// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Sat Sep 12 22:59:27 2020
// Host        : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ FIFO_10_sim_netlist.v
// Design      : FIFO_10
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu2cg-sfvc784-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "FIFO_10,fifo_generator_v13_2_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_5,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 160000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 320000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [31:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [31:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [15:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [15:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [15:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "16" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "9" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "16" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "17" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "65528" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "65526" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "16" *) 
  (* C_RD_DEPTH = "65536" *) 
  (* C_RD_FREQ = "320" *) 
  (* C_RD_PNTR_WIDTH = "16" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "16" *) 
  (* C_WR_DEPTH = "65536" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "160" *) 
  (* C_WR_PNTR_WIDTH = "16" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[15:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[15:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(rd_rst_busy),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[15:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth
   (emp,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    rd_clk_0,
    SR,
    full_i0_in_6,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    E);
  output [0:0]emp;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output rd_clk_0;
  output [0:0]SR;
  output full_i0_in_6;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_0 ;
  wire [3:0]\d[1]_1 ;
  wire [3:0]\d[2]_2 ;
  wire [3:0]\d[4]_4 ;
  wire [3:0]\d[5]_5 ;
  wire [3:0]\d[6]_6 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire [0:0]emp;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_6;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [1:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_0 ),
        .din(din),
        .ful_0(ful_0),
        .p_17_in(p_17_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_1 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17 ),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_0(we_0),
        .we_2(we_2),
        .we_3(we_3),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_2 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 }),
        .DOUT(\d[2]_2 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 (\d[1]_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 (\d[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_3(we_3),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_4 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(rd_clk_0),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_5 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_2(ful_2),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .full_i0_in_6(full_i0_in_6),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_6 ),
        .din(din),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_6(ful_6),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_6 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__62 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 (\d[5]_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 (\d[4]_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .Q(emp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0 ),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0
   (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ,
    SR,
    full_i0_in_5,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    wr_rst_busy_0,
    wr_rst_busy_1,
    wrst_busy_i,
    E);
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ;
  output [0:0]SR;
  output full_i0_in_5;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input [0:0]wr_rst_busy_0;
  input [0:0]wr_rst_busy_1;
  input [0:0]wrst_busy_i;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_8 ;
  wire [3:0]\d[1]_9 ;
  wire [3:0]\d[2]_10 ;
  wire [3:0]\d[4]_12 ;
  wire [3:0]\d[5]_13 ;
  wire [3:0]\d[6]_14 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_5;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [2:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;
  wire [0:0]wr_rst_busy_0;
  wire [0:0]wr_rst_busy_1;
  wire [0:0]wrst_busy_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_8 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_9 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_10 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .full_i0_in_5(full_i0_in_5),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 }),
        .DOUT(\d[2]_10 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 (\d[1]_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 (\d[0]_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_12 ),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_13 ),
        .din(din),
        .ful_5(ful_5),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_14 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_14 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__54 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 (\d[5]_13 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 (\d[4]_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0),
        .wr_rst_busy_1(wr_rst_busy_1),
        .wrst_busy_i(wrst_busy_i));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__0 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__0 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(plusOp[2]));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[2]),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1
   (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ,
    empty,
    rd_clk_0,
    full_i0_in_4,
    SR,
    rd_rst_busy,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    empty_0,
    empty_1,
    empty_2,
    rd_rst_busy_1,
    rrst_busy_i,
    rd_rst_busy_2,
    E);
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  output empty;
  output rd_clk_0;
  output full_i0_in_4;
  output [0:0]SR;
  output rd_rst_busy;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input empty_0;
  input empty_1;
  input empty_2;
  input [0:0]rd_rst_busy_1;
  input [1:0]rrst_busy_i;
  input rd_rst_busy_2;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_16 ;
  wire [3:0]\d[1]_17 ;
  wire [3:0]\d[2]_18 ;
  wire [3:0]\d[4]_20 ;
  wire [3:0]\d[5]_21 ;
  wire [3:0]\d[6]_22 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire empty;
  wire empty_0;
  wire empty_1;
  wire empty_2;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_4;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [2:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire [0:0]rd_rst_busy_1;
  wire rd_rst_busy_2;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [1:0]rrst_busy_i;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_INST_0
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I1(empty_0),
        .I2(empty_1),
        .I3(empty_2),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(empty));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_16 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_17 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .p_22_in(p_22_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_18 ),
        .Q(dout_mux_sel),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .full_i0_in_4(full_i0_in_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 (\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_rst_busy(rd_rst_busy),
        .rd_rst_busy_0(rd_rst_busy_0),
        .rd_rst_busy_1(rd_rst_busy_1),
        .rd_rst_busy_2(rd_rst_busy_2),
        .re_2(re_2),
        .rrst_busy_i(rrst_busy_i),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 }),
        .DOUT(\d[2]_18 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 (\d[1]_17 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 (\d[0]_16 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 (\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_20 ),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_21 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_5(ful_5),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_22 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_22 ),
        .Q(dout_mux_sel[1:0]),
        .SR(SR),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__46 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 (\d[5]_21 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 (\d[4]_20 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .p_20_in(p_20_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__1 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__1 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__0 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(plusOp[2]));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[2]),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2
   (emp,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ,
    rd_clk_0,
    full_i0_in_3,
    SR,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    E);
  output [0:0]emp;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  output rd_clk_0;
  output full_i0_in_3;
  output [0:0]SR;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_24 ;
  wire [3:0]\d[1]_25 ;
  wire [3:0]\d[2]_26 ;
  wire [3:0]\d[4]_28 ;
  wire [3:0]\d[5]_29 ;
  wire [3:0]\d[6]_30 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire [0:0]emp;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_3;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [2:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_24 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_25 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11 ),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_26 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .full_i0_in_3(full_i0_in_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 }),
        .DOUT(\d[2]_26 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 (\d[1]_25 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 (\d[0]_24 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_28 ),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_29 ),
        .din(din),
        .ful_5(ful_5),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_30 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_30 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__38 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 (\d[5]_29 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 (\d[4]_28 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .Q(emp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__2 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__2 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__1 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(plusOp[2]));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[2]),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3
   (emp,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    rd_clk_0,
    E,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ,
    full_i0_in_2,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    SR,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7 ,
    wr_en);
  output [0:0]emp;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output rd_clk_0;
  output [0:0]E;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ;
  output full_i0_in_2;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ;
  output [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  output [0:0]SR;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6 ;
  input [6:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7 ;
  input wr_en;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_32 ;
  wire [3:0]\d[1]_33 ;
  wire [3:0]\d[2]_34 ;
  wire [3:0]\d[4]_36 ;
  wire [3:0]\d[5]_37 ;
  wire [3:0]\d[6]_38 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire [0:0]emp;
  wire fifo_prim_rd_en0;
  wire fifo_prim_wr_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_2;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ;
  wire [0:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6 ;
  wire [6:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [1:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire wr_en;
  wire [6:0]wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_32 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .p_17_in(p_17_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_33 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_34 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .full_i0_in_2(full_i0_in_2),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 }),
        .DOUT(\d[2]_34 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 (\d[1]_33 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 (\d[0]_32 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_36 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(rd_clk_0),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_37 ),
        .din(din),
        .ful_5(ful_5),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_38 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_38 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .ful(ful),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__30 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 (\d[5]_37 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 (\d[4]_36 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .Q(emp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__3 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__3 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0 ),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .O(fifo_prim_wr_en0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(fifo_prim_wr_en0),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4
   (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    rd_clk_0,
    full_i0_in_1,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    rrst_busy_i,
    E);
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output rd_clk_0;
  output full_i0_in_1;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input [2:0]rrst_busy_i;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_40 ;
  wire [3:0]\d[1]_41 ;
  wire [3:0]\d[2]_42 ;
  wire [3:0]\d[4]_44 ;
  wire [3:0]\d[5]_45 ;
  wire [3:0]\d[6]_46 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_1;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [1:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [2:0]rrst_busy_i;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_40 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_41 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_42 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .full_i0_in_1(full_i0_in_1),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .rrst_busy_i(rrst_busy_i),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 }),
        .DOUT(\d[2]_42 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 (\d[1]_41 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 (\d[0]_40 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_44 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_45 ),
        .din(din),
        .ful_5(ful_5),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_46 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_46 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__22 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 (\d[5]_45 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 (\d[4]_44 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__4 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__4 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0 ),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5
   (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    rd_clk_0,
    full_i0_in_0,
    SR,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ,
    emp,
    E);
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output rd_clk_0;
  output full_i0_in_0;
  output [0:0]SR;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  input [0:0]emp;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_48 ;
  wire [3:0]\d[1]_49 ;
  wire [3:0]\d[2]_50 ;
  wire [3:0]\d[4]_52 ;
  wire [3:0]\d[5]_53 ;
  wire [3:0]\d[6]_54 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire [0:0]emp;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_0;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [1:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [6:0]wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_48 ),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_49 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 (dout_mux_sel),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_0(we_0),
        .we_2(we_2),
        .we_3(we_3),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_50 ),
        .Q(dout_mux_sel_wr),
        .SR(rd_clk_1),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_7(ful_7),
        .full_i0_in_0(full_i0_in_0),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 }),
        .DOUT(\d[2]_50 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel),
        .din(din),
        .ful_3(ful_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 (\d[1]_49 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 (\d[0]_48 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2 ),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_3(we_3),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_52 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[6],wr_rst_busy[3],wr_rst_busy[1]}),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .p_20_in(p_20_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_53 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7 ),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_54 ),
        .din(din),
        .ful_6(ful_6),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy[6]),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_54 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .emp(emp),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gf36e2_inst.sngfifo36e2_i_2__14 (dout_mux_sel_wr[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 (\d[5]_53 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 (\d[4]_52 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy[5],wr_rst_busy[2],wr_rst_busy[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__5 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__5 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0 ),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6
   (emp,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    ful,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    rd_clk_0,
    wr_rst_busy,
    SR,
    full_i0_in,
    full,
    rd_clk_1,
    dout,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    wrst_busy_i,
    wr_rst_busy_1,
    full_0,
    full_1,
    E);
  output [0:0]emp;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output [0:0]ful;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output rd_clk_0;
  output wr_rst_busy;
  output [0:0]SR;
  output full_i0_in;
  output full;
  output [0:0]rd_clk_1;
  output [3:0]dout;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input [6:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input [2:0]wrst_busy_i;
  input wr_rst_busy_1;
  input [2:0]full_0;
  input full_1;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire [3:0]\d[0]_56 ;
  wire [3:0]\d[1]_57 ;
  wire [3:0]\d[2]_58 ;
  wire [3:0]\d[4]_60 ;
  wire [3:0]\d[5]_61 ;
  wire [3:0]\d[6]_62 ;
  wire [3:0]din;
  wire [3:0]dout;
  wire [2:0]dout_mux_sel;
  wire [2:0]dout_mux_sel_dly;
  wire [2:0]dout_mux_sel_wr;
  wire [0:0]emp;
  wire fifo_prim_rd_en0;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full;
  wire [2:0]full_0;
  wire full_1;
  wire full_i0_in;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3 ;
  wire \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ;
  wire \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ;
  wire [6:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in20_in;
  wire p_0_in22_in;
  wire p_0_in24_in;
  wire p_0_in26_in;
  wire p_0_in28_in;
  wire p_0_in30_in;
  wire p_0_in32_in;
  wire p_0_in34_in;
  wire p_0_in6_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire [1:0]plusOp;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_qr;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire wr_rst_busy;
  wire [6:0]wr_rst_busy_0;
  wire wr_rst_busy_1;
  wire [2:0]wrst_busy_i;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_INST_0
       (.I0(ful),
        .I1(full_0[2]),
        .I2(full_0[1]),
        .I3(full_0[0]),
        .I4(full_1),
        .O(full));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim 
       (.DOUT(\d[0]_56 ),
        .Q(dout_mux_sel_wr),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .p_16_in(p_16_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_0(re_0),
        .srst(srst),
        .we_0(we_0),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7 \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim 
       (.DOUT(\d[1]_57 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .re_1(re_1),
        .srst(srst),
        .we_1(we_1),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8 \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim 
       (.DOUT(\d[2]_58 ),
        .SR(rd_clk_1),
        .din(din),
        .ful_2(ful_2),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .p_21_in(p_21_in),
        .rd_clk(rd_clk),
        .rd_rst_busy_0(rd_rst_busy_0),
        .re_2(re_2),
        .srst(srst),
        .we_2(we_2),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9 \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim 
       (.D({\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ,\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 }),
        .DOUT(\d[2]_58 ),
        .E(fifo_prim_rd_en0),
        .Q(dout_mux_sel),
        .din(din),
        .ful_0(ful_0),
        .ful_1(ful_1),
        .ful_2(ful_2),
        .ful_3(ful_3),
        .\gf36e2_inst.sngfifo36e2_0 ({p_0_in34_in,p_0_in32_in,p_0_in28_in,p_0_in24_in,p_0_in20_in,p_0_in16_in,p_0_in12_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ({p_0_in6_in,p_0_in30_in,p_0_in26_in,p_0_in22_in,p_0_in18_in,p_0_in14_in,p_0_in10_in,\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] }),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 (dout_mux_sel_dly),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 (\d[1]_57 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 (\d[0]_56 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .p_23_in(p_23_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1 ),
        .rd_clk_1(rd_clk_0),
        .rd_en(rd_en),
        .rd_rst_busy_0_dly(rd_rst_busy_0_dly),
        .re_0(re_0),
        .re_1(re_1),
        .re_2(re_2),
        .re_4(re_4),
        .re_5(re_5),
        .re_6(re_6),
        .re_7(re_7),
        .srst(srst),
        .we_0(we_0),
        .we_1(we_1),
        .we_2(we_2),
        .we_4(we_4),
        .we_5(we_5),
        .we_6(we_6),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10 \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim 
       (.DOUT(\d[4]_60 ),
        .Q(dout_mux_sel),
        .din(din),
        .ful_4(ful_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0 (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy_0[6],wr_rst_busy_0[3],wr_rst_busy_0[1]}),
        .p_17_in(p_17_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .re_4(re_4),
        .srst(srst),
        .we_4(we_4),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11 \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim 
       (.DOUT(\d[5]_61 ),
        .din(din),
        .ful_0(ful_0),
        .ful_2(ful_2),
        .ful_5(ful_5),
        .ful_7(ful_7),
        .full_i0_in(full_i0_in),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .p_18_in(p_18_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8 ),
        .re_5(re_5),
        .srst(srst),
        .we_5(we_5),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wr_rst_busy_0[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12 \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_62 ),
        .din(din),
        .ful_1(ful_1),
        .ful_3(ful_3),
        .ful_4(ful_4),
        .ful_6(ful_6),
        .p_17_in(p_17_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2 ),
        .rd_clk_1(wr_rst_busy_0[6]),
        .rd_clk_2(\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8 ),
        .re_6(re_6),
        .srst(srst),
        .we_6(we_6),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13 \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim 
       (.DOUT(\d[6]_62 ),
        .Q(dout_mux_sel),
        .SR(SR),
        .din(din),
        .emp(emp),
        .ful_4(ful_4),
        .ful_5(ful_5),
        .ful_6(ful_6),
        .ful_7(ful_7),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 (dout_mux_sel_dly[1:0]),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 (\d[5]_61 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 (\d[4]_60 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 (dout_mux_sel_wr),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ({\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [4:3],\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] (\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ({wr_rst_busy_0[5],wr_rst_busy_0[2],wr_rst_busy_0[0]}),
        .\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 (\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9 ),
        .p_16_in(p_16_in),
        .p_17_in(p_17_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .rd_clk(rd_clk),
        .rd_clk_0(\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2 ),
        .re_7(re_7),
        .srst(srst),
        .we_7(we_7),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy),
        .wr_rst_busy_1(wr_rst_busy_1),
        .wrst_busy_i(wrst_busy_i));
  LUT2 #(
    .INIT(4'hB)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [6]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [5]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 [2]),
        .I5(rd_en),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16 ),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15 ),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14 ),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] 
       (.C(rd_clk),
        .CE(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0 ),
        .D(\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13 ),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .Q(ful),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6 
       (.I0(dout_mux_sel[1]),
        .I1(dout_mux_sel[0]),
        .I2(dout_mux_sel[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .Q(emp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .Q(\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_busy_0),
        .Q(rd_rst_busy_0_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__6 
       (.I0(dout_mux_sel[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__6 
       (.I0(dout_mux_sel[0]),
        .I1(dout_mux_sel[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6 
       (.I0(dout_mux_sel[2]),
        .I1(dout_mux_sel[1]),
        .I2(dout_mux_sel[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[0]),
        .Q(dout_mux_sel_dly[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[1]),
        .Q(dout_mux_sel_dly[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(dout_mux_sel[2]),
        .Q(dout_mux_sel_dly[2]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[0]),
        .Q(dout_mux_sel[0]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(plusOp[1]),
        .Q(dout_mux_sel[1]),
        .R(rd_clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0 ),
        .Q(dout_mux_sel[2]),
        .R(rd_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4 
       (.I0(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6 
       (.I0(dout_mux_sel_wr[0]),
        .I1(dout_mux_sel_wr[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6 
       (.I0(dout_mux_sel_wr[2]),
        .I1(dout_mux_sel_wr[1]),
        .I2(dout_mux_sel_wr[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0 ),
        .Q(dout_mux_sel_wr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0 ),
        .Q(dout_mux_sel_wr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0 ),
        .Q(dout_mux_sel_wr[2]),
        .R(SR));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in6_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .S(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0] ),
        .Q(p_0_in10_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in10_in),
        .Q(p_0_in14_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in14_in),
        .Q(p_0_in18_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in18_in),
        .Q(p_0_in22_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in22_in),
        .Q(p_0_in26_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in26_in),
        .Q(p_0_in30_in),
        .R(rd_clk_1));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7] 
       (.C(rd_clk),
        .CE(fifo_prim_rd_en0),
        .D(p_0_in30_in),
        .Q(p_0_in6_in),
        .R(rd_clk_1));
  FDSE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in34_in),
        .Q(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .S(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0] ),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in12_in),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in16_in),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in20_in),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in24_in),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in28_in),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(p_0_in32_in),
        .Q(p_0_in34_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_qr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_qr[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy_0,
    DOUT,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    ful_3,
    p_22_in,
    p_16_in,
    p_21_in,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 );
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy_0;
  output [3:0]DOUT;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input ful_3;
  input p_22_in;
  input p_16_in;
  input p_21_in;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_16_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__6 
       (.I0(p_23_in),
        .I1(p_22_in),
        .I2(p_16_in),
        .I3(p_21_in),
        .O(rd_clk_0));
  LUT6 #(
    .INIT(64'h40C0404040445040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0 ),
        .I1(ful_4),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h00040404FFFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .I5(ful_3),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    rd_clk_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    Q,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1 );
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output rd_clk_1;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input [2:0]Q;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_17_in;
  wire p_19_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT5 #(
    .INIT(32'hDFFF0C00)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777577)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6 
       (.I0(p_19_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_INST_0_i_6
       (.I0(wr_rst_busy_0),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_1));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11
   (p_18_in,
    ful_5,
    wr_rst_busy_0,
    DOUT,
    full_i0_in,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_0,
    ful_2,
    ful_7,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy_0;
  output [3:0]DOUT;
  output full_i0_in;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_0;
  input ful_2;
  input ful_7;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_2;
  wire ful_5;
  wire ful_7;
  wire full_i0_in;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6 
       (.I0(ful_5),
        .I1(ful_0),
        .I2(ful_2),
        .I3(ful_7),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__6 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    rd_clk_2,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    ful_1,
    ful_4,
    ful_3);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output rd_clk_2;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input ful_1;
  input ful_4;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire ful_6;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_clk_2;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__6 
       (.I0(ful_6),
        .I1(ful_1),
        .I2(ful_4),
        .I3(ful_3),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    wr_rst_busy,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    emp,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ,
    wrst_busy_i,
    wr_rst_busy_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ,
    ful_5,
    ful_4);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input [0:0]emp;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ;
  input [2:0]wrst_busy_i;
  input wr_rst_busy_1;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;
  input ful_5;
  input ful_4;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_63 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire [0:0]emp;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire wr_rst_busy;
  wire [7:7]wr_rst_busy_0;
  wire wr_rst_busy_1;
  wire [2:0]wrst_busy_i;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_INST_0_i_1
       (.I0(emp),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ));
  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_63 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__6 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [1]),
        .I3(ful_5),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__6 
       (.I0(\d[7]_63 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__6 
       (.I0(\d[7]_63 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__6 
       (.I0(\d[7]_63 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__6 
       (.I0(\d[7]_63 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__6 
       (.I0(\d[7]_63 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__6 
       (.I0(\d[7]_63 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_11 
       (.I0(\d[7]_63 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__6 
       (.I0(\d[7]_63 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h007F)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'h1555F7FFFF7FFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__6 
       (.I0(ful_7),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [0]),
        .I4(ful_5),
        .I5(ful_6),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__2 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wr_rst_busy_INST_0
       (.I0(SR),
        .I1(wrst_busy_i[1]),
        .I2(wrst_busy_i[2]),
        .I3(wrst_busy_i[0]),
        .I4(wr_rst_busy_1),
        .O(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wr_rst_busy_INST_0_i_1
       (.I0(wr_rst_busy_0),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    ful_1,
    ful_6,
    ful_5);
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input ful_1;
  input ful_6;
  input ful_5;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_5;
  wire ful_6;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire ov_0;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__5 
       (.I0(ful_0),
        .I1(ful_1),
        .I2(ful_6),
        .I3(ful_5),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    we_0,
    we_2,
    we_3,
    we_4,
    we_5,
    we_6,
    we_7,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 ,
    p_21_in,
    ful_0,
    ful_3,
    ful_2);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output we_0;
  output we_2;
  output we_3;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 ;
  input p_21_in;
  input ful_0;
  input ful_3;
  input ful_2;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__5_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire ov_1;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__10 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__11 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__12 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__13 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__14 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__7 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__8 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__9 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \gf36e2_inst.sngfifo36e2_i_4__5 
       (.I0(ful_1),
        .I1(ful_0),
        .I2(ful_3),
        .I3(Q[0]),
        .I4(ful_2),
        .I5(Q[1]),
        .O(\gf36e2_inst.sngfifo36e2_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__5 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 [2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    full_i0_in_0,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    p_17_in,
    p_18_in,
    p_16_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    ful_3,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1 ,
    Q,
    ful_1,
    ful_0,
    ful_7,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  output full_i0_in_0;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input p_17_in;
  input p_18_in;
  input p_16_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input ful_3;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1 ;
  input [2:0]Q;
  input ful_1;
  input ful_0;
  input ful_7;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_7;
  wire full_i0_in_0;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__5 
       (.I0(p_21_in),
        .I1(p_17_in),
        .I2(p_18_in),
        .I3(p_16_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .O(rd_clk_0));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0 ),
        .O(full_i0_in_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5 
       (.I0(ful_2),
        .I1(ful_7),
        .I2(ful_3),
        .I3(ful_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h00070000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0 ),
        .I1(ful_3),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0008080FFFF8888)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5 
       (.I0(ful_3),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0 ),
        .I2(ful_4),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF04100001000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_2),
        .I4(ful_1),
        .I5(ful_0),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080A08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0 
       (.I0(ful_2),
        .I1(ful_1),
        .I2(ful_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    E,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    rd_clk,
    srst,
    wr_clk,
    we_3,
    din,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ,
    p_18_in,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 );
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]E;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  input rd_clk;
  input srst;
  input wr_clk;
  input we_3;
  input [3:0]din;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ;
  input p_18_in;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_51 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_3;
  wire \gf36e2_inst.sngfifo36e2_i_3__0_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire ov_3;
  wire p_11_in;
  wire p_18_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_3;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_51 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__10 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__11 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__12 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__13 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__14 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_7));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__7 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__8 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__9 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .O(re_2));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__0 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5 
       (.I0(\d[3]_51 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5 
       (.I0(\d[3]_51 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5 
       (.I0(\d[3]_51 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5 
       (.I0(\d[3]_51 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5 
       (.I0(\d[3]_51 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5 
       (.I0(\d[3]_51 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0F0E)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I2(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__0_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5 
       (.I0(\d[3]_51 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5 
       (.I0(\d[3]_51 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__5 
       (.I0(p_20_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h02000300F3FFF3FF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ),
        .I5(p_18_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__4 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(Q[1]),
        .I3(p_22_in),
        .I4(Q[0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    Q,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ,
    p_20_in,
    p_23_in,
    p_22_in);
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input [2:0]Q;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ;
  input p_20_in;
  input p_23_in;
  input p_22_in;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_17_in;
  wire p_19_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hDFFF0C00)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777577)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__5 
       (.I0(p_19_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__5 
       (.I0(p_19_in),
        .I1(p_20_in),
        .I2(p_23_in),
        .I3(p_22_in),
        .O(rd_clk_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_INST_0_i_8
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    Q,
    ful_6,
    ful_7,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input [2:0]Q;
  input ful_6;
  input ful_7;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__5 
       (.I0(ful_5),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ful_6),
        .I5(ful_7),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__5 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_6;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    emp,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__14 ,
    ful_5,
    ful_4);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input [0:0]emp;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__14 ;
  input ful_5;
  input ful_4;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_55 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire [0:0]emp;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__14 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_55 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__5 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__14 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__14 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__5 
       (.I0(\d[7]_55 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__5 
       (.I0(\d[7]_55 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__5 
       (.I0(\d[7]_55 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__5 
       (.I0(\d[7]_55 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__5 
       (.I0(\d[7]_55 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__5 
       (.I0(\d[7]_55 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__5 
       (.I0(\d[7]_55 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__5 
       (.I0(\d[7]_55 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h007F)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .I3(emp),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__1 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wr_rst_busy_INST_0_i_3
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk_0,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    ful_3,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 ,
    ful_6,
    ful_7);
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  output rd_clk_0;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input ful_3;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 ;
  input ful_6;
  input ful_7;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'hFBFF404040444040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0 ),
        .I4(ful_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__4 
       (.I0(ful_0),
        .I1(ful_6),
        .I2(ful_7),
        .I3(ful_1),
        .O(rd_clk_0));
  LUT5 #(
    .INIT(32'h00FEFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    p_23_in,
    Q,
    p_21_in,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 ,
    ful_4,
    ful_2,
    ful_0);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input p_23_in;
  input [2:0]Q;
  input p_21_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 ;
  input ful_4;
  input ful_2;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire ov_1;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__4 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'h0008EFEF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [0]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I4(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__4 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    full_i0_in_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    p_17_in,
    p_18_in,
    p_16_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_4,
    ful_3,
    ful_5,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0 ,
    rrst_busy_i,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  output full_i0_in_1;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input p_17_in;
  input p_18_in;
  input p_16_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_4;
  input ful_3;
  input ful_5;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0 ;
  input [2:0]rrst_busy_i;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire full_i0_in_1;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:0]rrst_busy_i;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__4 
       (.I0(p_21_in),
        .I1(p_17_in),
        .I2(p_18_in),
        .I3(p_16_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .O(rd_clk_0));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4 
       (.I0(ful_2),
        .I1(ful_4),
        .I2(ful_3),
        .I3(ful_5),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__0 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_rst_busy_INST_0_i_5
       (.I0(SR),
        .I1(rrst_busy_i[0]),
        .I2(rrst_busy_i[2]),
        .I3(rrst_busy_i[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    rd_clk,
    srst,
    wr_clk,
    din,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ,
    p_18_in,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    ful_2,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ;
  input p_18_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_43 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3__1_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__4_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire ov_3;
  wire p_11_in;
  wire p_18_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_43 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__15 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__16 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__17 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__18 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__19 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__20 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__21 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__22 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__15 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__16 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__17 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__18 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__19 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__20 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__21 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__22 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__1 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__4 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [1]),
        .I3(ful_1),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4 
       (.I0(\d[3]_43 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4 
       (.I0(\d[3]_43 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4 
       (.I0(\d[3]_43 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4 
       (.I0(\d[3]_43 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4 
       (.I0(\d[3]_43 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4 
       (.I0(\d[3]_43 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4 
       (.I0(\d[3]_43 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4 
       (.I0(\d[3]_43 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__4 
       (.I0(p_20_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h02000300F3FFF3FF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ),
        .I5(p_18_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__5 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(Q[1]),
        .I3(p_22_in),
        .I4(Q[0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    Q,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ,
    p_20_in,
    p_23_in,
    p_22_in);
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input [2:0]Q;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ;
  input p_20_in;
  input p_23_in;
  input p_22_in;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_17_in;
  wire p_19_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hDFFF0C00)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777577)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__4 
       (.I0(p_19_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__4 
       (.I0(p_19_in),
        .I1(p_20_in),
        .I2(p_23_in),
        .I3(p_22_in),
        .O(rd_clk_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_INST_0_i_7
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__4 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    Q,
    ful_7,
    ful_5);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input [2:0]Q;
  input ful_7;
  input ful_5;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT6 #(
    .INIT(64'h51557FFFFF7FFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__4 
       (.I0(ful_6),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ful_7),
        .I5(ful_5),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__22 ,
    ful_5,
    ful_4);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__22 ;
  input ful_5;
  input ful_4;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_47 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__22 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_47 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__4 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__22 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__22 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__4 
       (.I0(\d[7]_47 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__4 
       (.I0(\d[7]_47 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__4 
       (.I0(\d[7]_47 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__4 
       (.I0(\d[7]_47 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__4 
       (.I0(\d[7]_47 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__4 
       (.I0(\d[7]_47 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__4 
       (.I0(\d[7]_47 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__4 
       (.I0(\d[7]_47 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h007F)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__0 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wr_rst_busy_INST_0_i_2
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    ful_3,
    p_22_in,
    p_17_in,
    p_20_in,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 );
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input ful_3;
  input p_22_in;
  input p_17_in;
  input p_20_in;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_17_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__3 
       (.I0(p_23_in),
        .I1(p_22_in),
        .I2(p_17_in),
        .I3(p_20_in),
        .O(rd_clk_0));
  LUT6 #(
    .INIT(64'h40C0404040445040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0 ),
        .I1(ful_4),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h00040404FFFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .I5(ful_3),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    p_23_in,
    Q,
    p_21_in,
    ful_2,
    ful_0,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ,
    ful_3);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input p_23_in;
  input [2:0]Q;
  input p_21_in;
  input ful_2;
  input ful_0;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_1;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__3 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__5 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I1(ful_3),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__3 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    full_i0_in_2,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_5,
    ful_3,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output full_i0_in_2;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_5;
  input ful_3;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire full_i0_in_2;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3 
       (.I0(ful_2),
        .I1(ful_5),
        .I2(ful_3),
        .I3(ful_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    rd_clk,
    srst,
    wr_clk,
    din,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 ,
    p_18_in,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    ful_2,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 ;
  input p_18_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_35 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3__2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__3_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire ov_3;
  wire p_11_in;
  wire p_18_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_35 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__23 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__24 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__25 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__26 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__27 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__28 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__29 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__30 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__23 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__24 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__25 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__26 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__27 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__28 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__29 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__30 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__2 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__3 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [1]),
        .I3(ful_1),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3 
       (.I0(\d[3]_35 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3 
       (.I0(\d[3]_35 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3 
       (.I0(\d[3]_35 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3 
       (.I0(\d[3]_35 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3 
       (.I0(\d[3]_35 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3 
       (.I0(\d[3]_35 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ),
        .I3(rd_rst_busy_0_dly),
        .I4(re_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0F0E)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I2(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__2_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3 
       (.I0(\d[3]_35 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3 
       (.I0(\d[3]_35 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__3 
       (.I0(p_20_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'h02000300F3FFF3FF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__3 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 ),
        .I5(p_18_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__6 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(Q[1]),
        .I3(p_22_in),
        .I4(Q[0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    Q,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1 ,
    p_18_in,
    p_21_in,
    p_16_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 );
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input [2:0]Q;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1 ;
  input p_18_in;
  input p_21_in;
  input p_16_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_21_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hDFFF0C00)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__3 
       (.I0(p_19_in),
        .I1(p_18_in),
        .I2(p_21_in),
        .I3(p_16_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777577)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3 
       (.I0(p_19_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_INST_0_i_9
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__3 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    Q,
    ful_5,
    ful_7);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input [2:0]Q;
  input ful_5;
  input ful_7;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__3 
       (.I0(ful_6),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ful_5),
        .I5(ful_7),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    rd_clk_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    wr_en,
    ful,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__30 ,
    ful_5,
    ful_4,
    ful_0,
    ful_1);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  output \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output rd_clk_1;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ;
  input [6:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input wr_en;
  input [0:0]ful;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__30 ;
  input ful_5;
  input ful_4;
  input ful_0;
  input ful_1;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_39 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire [0:0]ful;
  wire ful_0;
  wire ful_1;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__30 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [6:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire wr_en;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    full_INST_0_i_1
       (.I0(ful),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [5]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ));
  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_39 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \gf36e2_inst.sngfifo36e2_i_4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [0]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [2]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [4]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] [6]),
        .I5(wr_en),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__3 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__30 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__30 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__3 
       (.I0(\d[7]_39 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__3 
       (.I0(\d[7]_39 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__3 
       (.I0(\d[7]_39 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__3 
       (.I0(\d[7]_39 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__3 
       (.I0(\d[7]_39 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__3 
       (.I0(\d[7]_39 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__3 
       (.I0(\d[7]_39 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__3 
       (.I0(\d[7]_39 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h007F)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__3 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(ful_0),
        .I3(ful_1),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wr_rst_busy_INST_0_i_4
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk_0,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    p_20_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 ,
    p_22_in,
    ful_3,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 ,
    ful_6,
    ful_7);
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  output rd_clk_0;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input p_20_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 ;
  input p_22_in;
  input ful_3;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 ;
  input ful_6;
  input ful_7;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'h5554FFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2 
       (.I0(p_23_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [0]),
        .I4(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h33333B33FFFFFBFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0 ),
        .I1(p_20_in),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'hFBFF404040444040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0 ),
        .I4(ful_3),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__2 
       (.I0(ful_0),
        .I1(ful_6),
        .I2(ful_7),
        .I3(ful_1),
        .O(rd_clk_0));
  LUT5 #(
    .INIT(32'h00FEFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ,
    Q,
    p_19_in,
    p_23_in,
    p_21_in,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 ,
    ful_4,
    ful_2,
    ful_0);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  input [2:0]Q;
  input p_19_in;
  input p_23_in;
  input p_21_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 ;
  input ful_4;
  input ful_2;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire ov_1;
  wire p_19_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__2 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT6 #(
    .INIT(64'h0004000500000005)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'h0040FDFD)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ),
        .I4(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h0008EFEF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [0]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I4(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__2 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    full_i0_in_3,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_4,
    ful_3,
    ful_5,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output full_i0_in_3;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_4;
  input ful_3;
  input ful_5;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire full_i0_in_3;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2 
       (.I0(ful_2),
        .I1(ful_4),
        .I2(ful_3),
        .I3(ful_5),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0_i_2
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    D,
    re_7,
    re_6,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    rd_rst_busy_0_dly,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1 ,
    ful_2,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output [3:0]D;
  output re_7;
  output re_6;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input rd_rst_busy_0_dly;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1 ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_27 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3__3_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  wire ov_3;
  wire p_11_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_27 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__31 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__32 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__33 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__34 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__35 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__36 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__37 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__38 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__31 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__32 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__33 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__34 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__35 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__36 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__37 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__38 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__3 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__2 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(Q[1]),
        .I3(ful_1),
        .I4(Q[0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ),
        .I2(re_7),
        .I3(re_6),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2 
       (.I0(\d[3]_27 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2 
       (.I0(\d[3]_27 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ),
        .I2(re_7),
        .I3(re_6),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2 
       (.I0(\d[3]_27 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2 
       (.I0(\d[3]_27 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ),
        .I2(re_7),
        .I3(re_6),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2 
       (.I0(\d[3]_27 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2 
       (.I0(\d[3]_27 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ),
        .I2(re_7),
        .I3(re_6),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [0]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hAFAE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3 
       (.I0(rd_rst_busy_0_dly),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [4]),
        .I2(\gf36e2_inst.sngfifo36e2_i_3__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2 
       (.I0(\d[3]_27 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2 
       (.I0(\d[3]_27 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__3 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(p_22_in),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    p_21_in,
    p_16_in,
    p_17_in);
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input p_21_in;
  input p_16_in;
  input p_17_in;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_16_in;
  wire p_17_in;
  wire p_19_in;
  wire p_21_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__2 
       (.I0(p_19_in),
        .I1(p_21_in),
        .I2(p_16_in),
        .I3(p_17_in),
        .O(rd_clk_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__0 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk_1,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    p_23_in,
    p_22_in,
    p_20_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  output rd_clk_1;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input p_23_in;
  input p_22_in;
  input p_20_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__6 
       (.I0(p_18_in),
        .I1(p_23_in),
        .I2(p_22_in),
        .I3(p_20_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .O(rd_clk_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_rst_busy_INST_0_i_7
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_1));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    Q,
    ful_7,
    ful_5);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input [2:0]Q;
  input ful_7;
  input ful_5;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT6 #(
    .INIT(64'h51557FFFFF7FFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__2 
       (.I0(ful_6),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ful_7),
        .I5(ful_5),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__38 ,
    ful_5,
    ful_4);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__38 ;
  input ful_5;
  input ful_4;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_31 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__38 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_31 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__2 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__38 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__38 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__2 
       (.I0(\d[7]_31 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__2 
       (.I0(\d[7]_31 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__2 
       (.I0(\d[7]_31 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__2 
       (.I0(\d[7]_31 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__2 
       (.I0(\d[7]_31 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__2 
       (.I0(\d[7]_31 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__2 
       (.I0(\d[7]_31 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__2 
       (.I0(\d[7]_31 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1555F7FFFF7FFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__1 
       (.I0(p_16_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_18_in),
        .I5(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__4 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    ful_3,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 );
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input ful_3;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h40C0404040445040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0 ),
        .I1(ful_4),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h00040404FFFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .I5(ful_3),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    ful_2,
    ful_0,
    Q,
    ful_3);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input ful_2;
  input ful_0;
  input [2:0]Q;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_1;
  wire p_22_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'h00000070)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__4 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I1(ful_3),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__1 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ,
    rd_clk_0,
    full_i0_in_4,
    rd_rst_busy,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ,
    Q,
    p_19_in,
    p_23_in,
    p_22_in,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_5,
    ful_3,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0 ,
    rd_rst_busy_1,
    rrst_busy_i,
    rd_rst_busy_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  output rd_clk_0;
  output full_i0_in_4;
  output rd_rst_busy;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  input [2:0]Q;
  input p_19_in;
  input p_23_in;
  input p_22_in;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_5;
  input ful_3;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0 ;
  input [0:0]rd_rst_busy_1;
  input [1:0]rrst_busy_i;
  input rd_rst_busy_2;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire full_i0_in_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  wire ov_2;
  wire p_10_in;
  wire p_17_in;
  wire p_19_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire pf_2;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy;
  wire rd_rst_busy_0;
  wire [0:0]rd_rst_busy_1;
  wire rd_rst_busy_2;
  wire re_2;
  wire [1:0]rrst_busy_i;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h80808080808880A0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1 
       (.I0(p_21_in),
        .I1(p_23_in),
        .I2(p_22_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF04010010000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_21_in),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0004000500000005)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__5 
       (.I0(p_21_in),
        .I1(p_17_in),
        .I2(p_22_in),
        .I3(p_23_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ),
        .O(rd_clk_0));
  LUT5 #(
    .INIT(32'h0040FDFD)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0 ),
        .I4(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in_4));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1 
       (.I0(ful_2),
        .I1(ful_5),
        .I2(ful_3),
        .I3(ful_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0
       (.I0(SR),
        .I1(rd_rst_busy_1),
        .I2(rrst_busy_i[0]),
        .I3(rrst_busy_i[1]),
        .I4(rd_rst_busy_2),
        .O(rd_rst_busy));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0_i_1
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    rd_clk_1,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 ,
    ful_2,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  output rd_clk_1;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_19 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3__4_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__1_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  wire ov_3;
  wire p_11_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_19 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__39 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__40 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__41 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__42 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__43 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__44 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__45 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__46 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__39 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__40 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__41 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__42 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__43 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__44 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__45 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__46 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__4 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__1 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(Q[1]),
        .I3(ful_1),
        .I4(Q[0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1 
       (.I0(\d[3]_19 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1 
       (.I0(\d[3]_19 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1 
       (.I0(\d[3]_19 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1 
       (.I0(\d[3]_19 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1 
       (.I0(\d[3]_19 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1 
       (.I0(\d[3]_19 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__4_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1 
       (.I0(\d[3]_19 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1 
       (.I0(\d[3]_19 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h7)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__1 
       (.I0(p_20_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0 ),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__4 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [1]),
        .I3(p_22_in),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 [0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    rd_clk_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din);
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output rd_clk_1;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_19_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__1 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_1));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    Q,
    p_17_in,
    p_16_in,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input [2:0]Q;
  input p_17_in;
  input p_16_in;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire ov_5;
  wire p_13_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__0 
       (.I0(p_18_in),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_17_in),
        .I5(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_rst_busy_INST_0_i_6
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    Q,
    ful_5,
    ful_7);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input [2:0]Q;
  input ful_5;
  input ful_7;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__1 
       (.I0(ful_6),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ful_5),
        .I5(ful_7),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    rd_clk_1,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ,
    p_20_in,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__46 ,
    ful_5,
    ful_4,
    ful_0,
    ful_1);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output rd_clk_1;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [1:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ;
  input p_20_in;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__46 ;
  input ful_5;
  input ful_4;
  input ful_0;
  input ful_1;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_23 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__46 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_23 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__1 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__46 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__46 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__1 
       (.I0(\d[7]_23 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__1 
       (.I0(\d[7]_23 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__1 
       (.I0(\d[7]_23 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__1 
       (.I0(\d[7]_23 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__1 
       (.I0(\d[7]_23 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__1 
       (.I0(\d[7]_23 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__1 
       (.I0(\d[7]_23 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__1 
       (.I0(\d[7]_23 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__1 
       (.I0(p_16_in),
        .I1(p_19_in),
        .I2(p_18_in),
        .I3(p_20_in),
        .O(rd_clk_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__1 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(ful_0),
        .I3(ful_1),
        .O(rd_clk_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__1 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__5 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    Q,
    ful_1,
    ful_3,
    p_20_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 ,
    p_22_in,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 );
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input [2:0]Q;
  input ful_1;
  input ful_3;
  input p_20_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 ;
  input p_22_in;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_0;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'h5554FFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0 
       (.I0(p_23_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [0]),
        .I4(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h33333B33FFFFFBFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0 ),
        .I1(p_20_in),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'h40C0404040445040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0 ),
        .I1(ful_4),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h00040404FFFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ful_0),
        .I4(ful_1),
        .I5(ful_3),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ,
    Q,
    p_19_in,
    p_23_in,
    p_21_in,
    ful_2,
    ful_0,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ,
    ful_3);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  input [2:0]Q;
  input p_19_in;
  input p_23_in;
  input p_21_in;
  input ful_2;
  input ful_0;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_1;
  wire p_19_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__0 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT6 #(
    .INIT(64'h0004000500000005)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'h0040FDFD)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ),
        .I4(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__3 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I1(ful_3),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__0 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    full_i0_in_5,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    ful_5,
    ful_3,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output full_i0_in_5;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input ful_5;
  input ful_3;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire ful_3;
  wire ful_4;
  wire ful_5;
  wire full_i0_in_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .O(full_i0_in_5));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0 
       (.I0(ful_2),
        .I1(ful_5),
        .I2(ful_3),
        .I3(ful_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0_i_4
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ,
    rd_en,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    ful_2,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  input rd_en;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_11 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3__5_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__0_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ;
  wire ov_3;
  wire p_11_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_11 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__47 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__48 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__49 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__50 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__51 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__52 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__53 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__54 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__47 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__48 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__49 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__50 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__51 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__52 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__53 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__54 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFCAFFFFFFFF)) 
    \gf36e2_inst.sngfifo36e2_i_3__5 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .I5(rd_en),
        .O(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__0 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(Q[1]),
        .I3(ful_1),
        .I4(Q[0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_0),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0 
       (.I0(\d[3]_11 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0 
       (.I0(\d[3]_11 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_0),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0 
       (.I0(\d[3]_11 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0 
       (.I0(\d[3]_11 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_0),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0 
       (.I0(\d[3]_11 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0 
       (.I0(\d[3]_11 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_0),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I2(\gf36e2_inst.sngfifo36e2_i_3__5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0 
       (.I0(\d[3]_11 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0 
       (.I0(\d[3]_11 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h0000003500000000)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__5 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 ),
        .I5(rd_en),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [1]),
        .I3(p_22_in),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 [0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    p_21_in,
    p_16_in,
    p_17_in);
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input p_21_in;
  input p_16_in;
  input p_17_in;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_16_in;
  wire p_17_in;
  wire p_19_in;
  wire p_21_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__0 
       (.I0(p_19_in),
        .I1(p_21_in),
        .I2(p_16_in),
        .I3(p_17_in),
        .O(rd_clk_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__2 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk_1,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    p_23_in,
    p_22_in,
    p_20_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  output rd_clk_1;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input p_23_in;
  input p_22_in;
  input p_20_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_5;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__4 
       (.I0(p_18_in),
        .I1(p_23_in),
        .I2(p_22_in),
        .I3(p_20_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .O(rd_clk_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_rst_busy_INST_0_i_9
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_1));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    Q,
    ful_5,
    ful_7);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input [2:0]Q;
  input ful_5;
  input ful_7;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__0 
       (.I0(ful_6),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ful_5),
        .I5(ful_7),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    rd_clk_1,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ,
    wr_rst_busy_0,
    wr_rst_busy_1,
    wrst_busy_i,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__54 ,
    ful_5,
    ful_4,
    ful_1,
    ful_0);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output rd_clk_1;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ;
  input [0:0]wr_rst_busy_0;
  input [0:0]wr_rst_busy_1;
  input [0:0]wrst_busy_i;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__54 ;
  input ful_5;
  input ful_4;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_15 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__54 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [0:0]wr_rst_busy_0;
  wire [0:0]wr_rst_busy_1;
  wire [0:0]wrst_busy_i;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_15 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_5__0 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__54 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__54 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__0 
       (.I0(\d[7]_15 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__0 
       (.I0(\d[7]_15 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__0 
       (.I0(\d[7]_15 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__0 
       (.I0(\d[7]_15 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__0 
       (.I0(\d[7]_15 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__0 
       (.I0(\d[7]_15 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__0 
       (.I0(\d[7]_15 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__0 
       (.I0(\d[7]_15 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1555F7FFFF7FFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6 
       (.I0(p_16_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_18_in),
        .I5(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__0 
       (.I0(ful_7),
        .I1(ful_1),
        .I2(ful_0),
        .I3(ful_6),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__0 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__6 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_INST_0_i_5
       (.I0(SR),
        .I1(wr_rst_busy_0),
        .I2(wr_rst_busy_1),
        .I3(wrst_busy_i),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62
   (p_23_in,
    ful_0,
    rd_rst_busy_0,
    wr_rst_busy,
    DOUT,
    rd_clk_0,
    rd_clk,
    re_0,
    srst,
    wr_clk,
    we_0,
    din,
    p_22_in,
    p_17_in,
    p_20_in);
  output p_23_in;
  output ful_0;
  output rd_rst_busy_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output rd_clk_0;
  input rd_clk;
  input re_0;
  input srst;
  input wr_clk;
  input we_0;
  input [3:0]din;
  input p_22_in;
  input p_17_in;
  input p_20_in;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]dbe;
  wire [3:0]din;
  wire ful_0;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire ov_0;
  wire p_17_in;
  wire p_20_in;
  wire p_22_in;
  wire p_23_in;
  wire p_7_in;
  wire p_8_in;
  wire pf_0;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_rst_busy_0;
  wire re_0;
  wire [0:0]sbe;
  wire srst;
  wire we_0;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_23_in),
        .FULL(ful_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_8_in),
        .PROGFULL(pf_0),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_0),
        .RDERR(p_7_in),
        .RDRSTBUSY(rd_rst_busy_0),
        .REGCE(re_0),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_0),
        .WRERR(ov_0),
        .WRRSTBUSY(wr_rst_busy));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9 
       (.I0(p_23_in),
        .I1(p_22_in),
        .I2(p_17_in),
        .I3(p_20_in),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy,
    DOUT,
    we_0,
    we_2,
    we_3,
    we_4,
    we_5,
    we_6,
    we_7,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 ,
    p_21_in,
    ful_0,
    ful_3,
    ful_2);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output we_0;
  output we_2;
  output we_3;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 ;
  input p_21_in;
  input ful_0;
  input ful_3;
  input ful_2;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_5_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_1;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__55 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__56 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__57 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__58 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__59 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__60 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__61 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__62 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \gf36e2_inst.sngfifo36e2_i_5 
       (.I0(ful_1),
        .I1(ful_0),
        .I2(ful_3),
        .I3(Q[0]),
        .I4(ful_2),
        .I5(Q[1]),
        .O(\gf36e2_inst.sngfifo36e2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 [2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__2 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I1(ful_3),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8 
       (.I0(ful_1),
        .I1(ful_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(ful_2),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64
   (p_21_in,
    ful_2,
    wr_rst_busy,
    DOUT,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0_i_3
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65
   (p_20_in,
    ful_3,
    rd_clk_0,
    wr_rst_busy,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    E,
    D,
    re_0,
    re_1,
    re_2,
    re_4,
    re_5,
    re_6,
    re_7,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    srst,
    wr_clk,
    we_3,
    din,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 ,
    p_18_in,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    ful_4,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 ,
    ful_1,
    ful_0);
  output p_20_in;
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]E;
  output [3:0]D;
  output re_0;
  output re_1;
  output re_2;
  output re_4;
  output re_5;
  output re_6;
  output re_7;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input srst;
  input wr_clk;
  input we_3;
  input [3:0]din;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 ;
  input p_18_in;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input ful_4;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 ;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_3 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_i_3__6_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_3;
  wire p_11_in;
  wire p_18_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_3;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_3 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__55 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__56 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__57 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__58 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__59 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__60 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__61 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__62 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3__6 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4 
       (.I0(\d[3]_3 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6 
       (.I0(\d[3]_3 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4 
       (.I0(\d[3]_3 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6 
       (.I0(\d[3]_3 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4 
       (.I0(\d[3]_3 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6 
       (.I0(\d[3]_3 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0 ),
        .I1(rd_rst_busy_0_dly),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3__6_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7 
       (.I0(\d[3]_3 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9 
       (.I0(\d[3]_3 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11 
       (.I0(p_20_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'h02000300F3FFF3FF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 ),
        .I5(p_18_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h40C0404040445040)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0 ),
        .I1(ful_4),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [1]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9 
       (.I0(ful_3),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0 [0]),
        .I4(ful_1),
        .I5(ful_0),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__6 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(Q[1]),
        .I3(p_22_in),
        .I4(Q[0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66
   (p_19_in,
    ful_4,
    rd_clk_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    rd_clk_1,
    rd_clk_2,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_4,
    srst,
    wr_clk,
    we_4,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    Q,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1 ,
    p_16_in,
    p_21_in,
    p_18_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 );
  output p_19_in;
  output ful_4;
  output rd_clk_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output rd_clk_1;
  output rd_clk_2;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_4;
  input srst;
  input wr_clk;
  input we_4;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input [2:0]Q;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1 ;
  input p_16_in;
  input p_21_in;
  input p_18_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [4:4]dbe;
  wire [3:0]din;
  wire ful_4;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire ov_4;
  wire p_12_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_21_in;
  wire p_3_in;
  wire pf_4;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire re_4;
  wire [4:4]sbe;
  wire srst;
  wire we_4;
  wire wr_clk;
  wire [4:4]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_19_in),
        .FULL(ful_4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_12_in),
        .PROGFULL(pf_4),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_4),
        .RDERR(p_3_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_4),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_4),
        .WRERR(ov_4),
        .WRRSTBUSY(wr_rst_busy));
  LUT5 #(
    .INIT(32'hDFFF0C00)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_17_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0 ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4 
       (.I0(p_19_in),
        .I1(p_16_in),
        .I2(p_21_in),
        .I3(p_18_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'hF7FFFFFF77777577)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5 
       (.I0(p_19_in),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67
   (p_18_in,
    ful_5,
    wr_rst_busy,
    DOUT,
    full_i0_in_6,
    rd_clk_0,
    rd_clk,
    re_5,
    srst,
    wr_clk,
    we_5,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    Q,
    ful_6,
    ful_7,
    ful_0,
    ful_2,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_18_in;
  output ful_5;
  output [0:0]wr_rst_busy;
  output [3:0]DOUT;
  output full_i0_in_6;
  output rd_clk_0;
  input rd_clk;
  input re_5;
  input srst;
  input wr_clk;
  input we_5;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input [2:0]Q;
  input ful_6;
  input ful_7;
  input ful_0;
  input ful_2;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [5:5]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_2;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire full_i0_in_6;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_5;
  wire p_13_in;
  wire p_18_in;
  wire p_2_in;
  wire pf_5;
  wire rd_clk;
  wire rd_clk_0;
  wire re_5;
  wire [5:5]sbe;
  wire srst;
  wire we_5;
  wire wr_clk;
  wire [0:0]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_18_in),
        .FULL(ful_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_13_in),
        .PROGFULL(pf_5),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_5),
        .RDERR(p_2_in),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_5),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_5),
        .WRERR(ov_5),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h5555550355555500)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .O(full_i0_in_6));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3 
       (.I0(ful_5),
        .I1(ful_0),
        .I2(ful_2),
        .I3(ful_7),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5515F7FF7FFFFFFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5 
       (.I0(ful_5),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ful_6),
        .I5(ful_7),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_rst_busy_INST_0_i_8
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(rd_clk_0));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68
   (p_17_in,
    ful_6,
    rd_clk_0,
    rd_clk_1,
    DOUT,
    rd_clk_2,
    rd_clk,
    re_6,
    srst,
    wr_clk,
    we_6,
    din,
    ful_1,
    ful_4,
    ful_3);
  output p_17_in;
  output ful_6;
  output rd_clk_0;
  output [0:0]rd_clk_1;
  output [3:0]DOUT;
  output rd_clk_2;
  input rd_clk;
  input re_6;
  input srst;
  input wr_clk;
  input we_6;
  input [3:0]din;
  input ful_1;
  input ful_4;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [6:6]dbe;
  wire [3:0]din;
  wire ful_1;
  wire ful_3;
  wire ful_4;
  wire ful_6;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire ov_6;
  wire p_14_in;
  wire p_17_in;
  wire p_1_in;
  wire pf_6;
  wire rd_clk;
  wire rd_clk_0;
  wire [0:0]rd_clk_1;
  wire rd_clk_2;
  wire re_6;
  wire [6:6]sbe;
  wire srst;
  wire we_6;
  wire wr_clk;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_17_in),
        .FULL(ful_6),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_14_in),
        .PROGFULL(pf_6),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_6),
        .RDERR(p_1_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_6),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_6),
        .WRERR(ov_6),
        .WRRSTBUSY(rd_clk_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7 
       (.I0(ful_6),
        .I1(ful_1),
        .I2(ful_4),
        .I3(ful_3),
        .O(rd_clk_2));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69
   (p_16_in,
    ful_7,
    rd_clk_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    SR,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ,
    rd_clk,
    re_7,
    srst,
    wr_clk,
    we_7,
    din,
    p_17_in,
    Q,
    p_18_in,
    p_19_in,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ,
    ful_6,
    \gf36e2_inst.sngfifo36e2_i_2__62 ,
    ful_5,
    ful_4);
  output p_16_in;
  output ful_7;
  output rd_clk_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output [0:0]SR;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  input [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  input rd_clk;
  input re_7;
  input srst;
  input wr_clk;
  input we_7;
  input [3:0]din;
  input p_17_in;
  input [2:0]Q;
  input p_18_in;
  input p_19_in;
  input [3:0]DOUT;
  input [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  input ful_6;
  input [1:0]\gf36e2_inst.sngfifo36e2_i_2__62 ;
  input ful_5;
  input ful_4;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]\d[7]_7 ;
  wire [7:7]dbe;
  wire [3:0]din;
  wire ful_4;
  wire ful_5;
  wire ful_6;
  wire ful_7;
  wire [1:0]\gf36e2_inst.sngfifo36e2_i_2__62 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [1:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ;
  wire ov_7;
  wire p_0_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire pf_7;
  wire rd_clk;
  wire rd_clk_0;
  wire re_7;
  wire [7:7]sbe;
  wire srst;
  wire we_7;
  wire wr_clk;
  wire [7:7]wr_rst_busy;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[7]_7 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_16_in),
        .FULL(ful_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_15_in),
        .PROGFULL(pf_7),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_7),
        .RDERR(p_0_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_7),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_7),
        .WRERR(ov_7),
        .WRRSTBUSY(wr_rst_busy));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_6 
       (.I0(ful_7),
        .I1(ful_6),
        .I2(\gf36e2_inst.sngfifo36e2_i_2__62 [1]),
        .I3(ful_5),
        .I4(\gf36e2_inst.sngfifo36e2_i_2__62 [0]),
        .I5(ful_4),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5 
       (.I0(\d[7]_7 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7 
       (.I0(\d[7]_7 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [0]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5 
       (.I0(\d[7]_7 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7 
       (.I0(\d[7]_7 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5 
       (.I0(\d[7]_7 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7 
       (.I0(\d[7]_7 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10 
       (.I0(\d[7]_7 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8 
       (.I0(\d[7]_7 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0 [3]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h007F)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_16_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5 
       (.I0(p_16_in),
        .I1(p_17_in),
        .I2(Q[1]),
        .I3(p_18_in),
        .I4(Q[0]),
        .I5(p_19_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 
       (.I0(wr_rst_busy),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [2]),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [1]),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1] [0]),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7
   (p_22_in,
    ful_1,
    rd_clk_0,
    wr_rst_busy_0,
    DOUT,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ,
    rd_clk,
    re_1,
    srst,
    wr_clk,
    we_1,
    din,
    p_23_in,
    Q,
    p_21_in,
    ful_2,
    ful_0,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ,
    ful_3);
  output p_22_in;
  output ful_1;
  output rd_clk_0;
  output [0:0]wr_rst_busy_0;
  output [3:0]DOUT;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  input rd_clk;
  input re_1;
  input srst;
  input wr_clk;
  input we_1;
  input [3:0]din;
  input p_23_in;
  input [2:0]Q;
  input p_21_in;
  input ful_2;
  input ful_0;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;
  input ful_3;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [2:0]Q;
  wire [1:1]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ;
  wire ov_1;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_6_in;
  wire p_9_in;
  wire pf_1;
  wire rd_clk;
  wire rd_clk_0;
  wire re_1;
  wire [1:1]sbe;
  wire srst;
  wire we_1;
  wire wr_clk;
  wire [0:0]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_22_in),
        .FULL(ful_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_9_in),
        .PROGFULL(pf_1),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_1),
        .RDERR(p_6_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_1),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_1),
        .WRERR(ov_1),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT6 #(
    .INIT(64'h88888C8A00000000)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__6 
       (.I0(p_22_in),
        .I1(p_23_in),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(p_21_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ));
  LUT5 #(
    .INIT(32'h00000070)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__6 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ),
        .I1(ful_3),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [2]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [1]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2] ));
  LUT6 #(
    .INIT(64'h8080808080C08088)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__6 
       (.I0(ful_1),
        .I1(ful_2),
        .I2(ful_0),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2 [2]),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1] ));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8
   (p_21_in,
    ful_2,
    wr_rst_busy_0,
    DOUT,
    SR,
    rd_clk,
    re_2,
    srst,
    wr_clk,
    we_2,
    din,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    rd_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 );
  output p_21_in;
  output ful_2;
  output [0:0]wr_rst_busy_0;
  output [3:0]DOUT;
  output [0:0]SR;
  input rd_clk;
  input re_2;
  input srst;
  input wr_clk;
  input we_2;
  input [3:0]din;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input rd_rst_busy_0;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;

  wire [63:4]CASDOUT;
  wire [3:0]DOUT;
  wire [0:0]SR;
  wire [2:2]dbe;
  wire [3:0]din;
  wire ful_2;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gf36e2_inst.sngfifo36e2_n_8 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire ov_2;
  wire p_10_in;
  wire p_21_in;
  wire pf_2;
  wire rd_clk;
  wire rd_rst_busy_0;
  wire re_2;
  wire [2:2]sbe;
  wire srst;
  wire und_2;
  wire we_2;
  wire wr_clk;
  wire [0:0]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,DOUT}),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_21_in),
        .FULL(ful_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_10_in),
        .PROGFULL(pf_2),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_2),
        .RDERR(und_2),
        .RDRSTBUSY(\gf36e2_inst.sngfifo36e2_n_8 ),
        .REGCE(re_2),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_2),
        .WRERR(ov_2),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__2 
       (.I0(\gf36e2_inst.sngfifo36e2_n_8 ),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(rd_rst_busy_0),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "builtin_prim" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9
   (ful_3,
    rd_clk_0,
    wr_rst_busy_0,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    we_0,
    we_1,
    we_2,
    we_4,
    we_5,
    we_6,
    we_7,
    E,
    D,
    re_4,
    re_0,
    re_1,
    re_2,
    re_5,
    re_6,
    re_7,
    rd_clk_1,
    rd_clk,
    srst,
    wr_clk,
    din,
    Q,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 ,
    p_18_in,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ,
    \gf36e2_inst.sngfifo36e2_0 ,
    rd_en,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ,
    rd_rst_busy_0_dly,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ,
    p_21_in,
    p_22_in,
    p_23_in,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ,
    DOUT,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ,
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ,
    p_19_in,
    p_17_in,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    ful_2,
    ful_1,
    ful_0);
  output ful_3;
  output rd_clk_0;
  output [0:0]wr_rst_busy_0;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output we_0;
  output we_1;
  output we_2;
  output we_4;
  output we_5;
  output we_6;
  output we_7;
  output [0:0]E;
  output [3:0]D;
  output re_4;
  output re_0;
  output re_1;
  output re_2;
  output re_5;
  output re_6;
  output re_7;
  output rd_clk_1;
  input rd_clk;
  input srst;
  input wr_clk;
  input [3:0]din;
  input [2:0]Q;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 ;
  input p_18_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  input [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  input rd_en;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  input \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  input rd_rst_busy_0_dly;
  input [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  input p_21_in;
  input p_22_in;
  input p_23_in;
  input [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  input [3:0]DOUT;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ;
  input [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  input \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  input p_19_in;
  input p_17_in;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  input ful_2;
  input ful_1;
  input ful_0;

  wire [63:4]CASDOUT;
  wire [3:0]D;
  wire [3:0]DOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]\d[3]_59 ;
  wire [3:3]dbe;
  wire [3:0]din;
  wire ful_0;
  wire ful_1;
  wire ful_2;
  wire ful_3;
  wire [7:0]\gf36e2_inst.sngfifo36e2_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_3_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_i_4__6_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_0 ;
  wire \gf36e2_inst.sngfifo36e2_n_1 ;
  wire \gf36e2_inst.sngfifo36e2_n_100 ;
  wire \gf36e2_inst.sngfifo36e2_n_101 ;
  wire \gf36e2_inst.sngfifo36e2_n_102 ;
  wire \gf36e2_inst.sngfifo36e2_n_103 ;
  wire \gf36e2_inst.sngfifo36e2_n_104 ;
  wire \gf36e2_inst.sngfifo36e2_n_105 ;
  wire \gf36e2_inst.sngfifo36e2_n_106 ;
  wire \gf36e2_inst.sngfifo36e2_n_107 ;
  wire \gf36e2_inst.sngfifo36e2_n_108 ;
  wire \gf36e2_inst.sngfifo36e2_n_109 ;
  wire \gf36e2_inst.sngfifo36e2_n_110 ;
  wire \gf36e2_inst.sngfifo36e2_n_111 ;
  wire \gf36e2_inst.sngfifo36e2_n_112 ;
  wire \gf36e2_inst.sngfifo36e2_n_113 ;
  wire \gf36e2_inst.sngfifo36e2_n_114 ;
  wire \gf36e2_inst.sngfifo36e2_n_115 ;
  wire \gf36e2_inst.sngfifo36e2_n_116 ;
  wire \gf36e2_inst.sngfifo36e2_n_117 ;
  wire \gf36e2_inst.sngfifo36e2_n_118 ;
  wire \gf36e2_inst.sngfifo36e2_n_119 ;
  wire \gf36e2_inst.sngfifo36e2_n_12 ;
  wire \gf36e2_inst.sngfifo36e2_n_120 ;
  wire \gf36e2_inst.sngfifo36e2_n_121 ;
  wire \gf36e2_inst.sngfifo36e2_n_122 ;
  wire \gf36e2_inst.sngfifo36e2_n_123 ;
  wire \gf36e2_inst.sngfifo36e2_n_124 ;
  wire \gf36e2_inst.sngfifo36e2_n_125 ;
  wire \gf36e2_inst.sngfifo36e2_n_126 ;
  wire \gf36e2_inst.sngfifo36e2_n_127 ;
  wire \gf36e2_inst.sngfifo36e2_n_128 ;
  wire \gf36e2_inst.sngfifo36e2_n_129 ;
  wire \gf36e2_inst.sngfifo36e2_n_13 ;
  wire \gf36e2_inst.sngfifo36e2_n_130 ;
  wire \gf36e2_inst.sngfifo36e2_n_131 ;
  wire \gf36e2_inst.sngfifo36e2_n_132 ;
  wire \gf36e2_inst.sngfifo36e2_n_133 ;
  wire \gf36e2_inst.sngfifo36e2_n_134 ;
  wire \gf36e2_inst.sngfifo36e2_n_135 ;
  wire \gf36e2_inst.sngfifo36e2_n_136 ;
  wire \gf36e2_inst.sngfifo36e2_n_137 ;
  wire \gf36e2_inst.sngfifo36e2_n_138 ;
  wire \gf36e2_inst.sngfifo36e2_n_139 ;
  wire \gf36e2_inst.sngfifo36e2_n_14 ;
  wire \gf36e2_inst.sngfifo36e2_n_140 ;
  wire \gf36e2_inst.sngfifo36e2_n_141 ;
  wire \gf36e2_inst.sngfifo36e2_n_142 ;
  wire \gf36e2_inst.sngfifo36e2_n_143 ;
  wire \gf36e2_inst.sngfifo36e2_n_144 ;
  wire \gf36e2_inst.sngfifo36e2_n_145 ;
  wire \gf36e2_inst.sngfifo36e2_n_146 ;
  wire \gf36e2_inst.sngfifo36e2_n_147 ;
  wire \gf36e2_inst.sngfifo36e2_n_148 ;
  wire \gf36e2_inst.sngfifo36e2_n_149 ;
  wire \gf36e2_inst.sngfifo36e2_n_15 ;
  wire \gf36e2_inst.sngfifo36e2_n_150 ;
  wire \gf36e2_inst.sngfifo36e2_n_151 ;
  wire \gf36e2_inst.sngfifo36e2_n_152 ;
  wire \gf36e2_inst.sngfifo36e2_n_153 ;
  wire \gf36e2_inst.sngfifo36e2_n_154 ;
  wire \gf36e2_inst.sngfifo36e2_n_155 ;
  wire \gf36e2_inst.sngfifo36e2_n_156 ;
  wire \gf36e2_inst.sngfifo36e2_n_157 ;
  wire \gf36e2_inst.sngfifo36e2_n_158 ;
  wire \gf36e2_inst.sngfifo36e2_n_159 ;
  wire \gf36e2_inst.sngfifo36e2_n_16 ;
  wire \gf36e2_inst.sngfifo36e2_n_160 ;
  wire \gf36e2_inst.sngfifo36e2_n_161 ;
  wire \gf36e2_inst.sngfifo36e2_n_162 ;
  wire \gf36e2_inst.sngfifo36e2_n_163 ;
  wire \gf36e2_inst.sngfifo36e2_n_17 ;
  wire \gf36e2_inst.sngfifo36e2_n_18 ;
  wire \gf36e2_inst.sngfifo36e2_n_184 ;
  wire \gf36e2_inst.sngfifo36e2_n_185 ;
  wire \gf36e2_inst.sngfifo36e2_n_186 ;
  wire \gf36e2_inst.sngfifo36e2_n_187 ;
  wire \gf36e2_inst.sngfifo36e2_n_188 ;
  wire \gf36e2_inst.sngfifo36e2_n_189 ;
  wire \gf36e2_inst.sngfifo36e2_n_19 ;
  wire \gf36e2_inst.sngfifo36e2_n_190 ;
  wire \gf36e2_inst.sngfifo36e2_n_191 ;
  wire \gf36e2_inst.sngfifo36e2_n_20 ;
  wire \gf36e2_inst.sngfifo36e2_n_21 ;
  wire \gf36e2_inst.sngfifo36e2_n_22 ;
  wire \gf36e2_inst.sngfifo36e2_n_23 ;
  wire \gf36e2_inst.sngfifo36e2_n_24 ;
  wire \gf36e2_inst.sngfifo36e2_n_25 ;
  wire \gf36e2_inst.sngfifo36e2_n_26 ;
  wire \gf36e2_inst.sngfifo36e2_n_27 ;
  wire \gf36e2_inst.sngfifo36e2_n_28 ;
  wire \gf36e2_inst.sngfifo36e2_n_29 ;
  wire \gf36e2_inst.sngfifo36e2_n_30 ;
  wire \gf36e2_inst.sngfifo36e2_n_31 ;
  wire \gf36e2_inst.sngfifo36e2_n_32 ;
  wire \gf36e2_inst.sngfifo36e2_n_33 ;
  wire \gf36e2_inst.sngfifo36e2_n_34 ;
  wire \gf36e2_inst.sngfifo36e2_n_35 ;
  wire \gf36e2_inst.sngfifo36e2_n_36 ;
  wire \gf36e2_inst.sngfifo36e2_n_37 ;
  wire \gf36e2_inst.sngfifo36e2_n_38 ;
  wire \gf36e2_inst.sngfifo36e2_n_39 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0 ;
  wire [7:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 ;
  wire [3:0]\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ;
  wire [2:0]\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire ov_3;
  wire p_11_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_4_in;
  wire pf_3;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_en;
  wire rd_rst_busy_0_dly;
  wire re_0;
  wire re_1;
  wire re_2;
  wire re_3;
  wire re_4;
  wire re_5;
  wire re_6;
  wire re_7;
  wire [3:3]sbe;
  wire srst;
  wire we_0;
  wire we_1;
  wire we_2;
  wire we_3;
  wire we_4;
  wire we_5;
  wire we_6;
  wire we_7;
  wire wr_clk;
  wire [0:0]wr_rst_busy_0;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FIFO36E2 #(
    .CASCADE_ORDER("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .PROG_EMPTY_THRESH(2),
    .PROG_FULL_THRESH(8191),
    .RDCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .READ_WIDTH(4),
    .REGISTER_MODE("UNREGISTERED"),
    .RSTREG_PRIORITY("REGCE"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL(72'h000000000000000000),
    .WRCOUNT_TYPE("EXTENDED_DATACOUNT"),
    .WRITE_WIDTH(4)) 
    \gf36e2_inst.sngfifo36e2 
       (.CASDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUX(1'b0),
        .CASDOMUXEN(1'b1),
        .CASDOUT({CASDOUT,\gf36e2_inst.sngfifo36e2_n_100 ,\gf36e2_inst.sngfifo36e2_n_101 ,\gf36e2_inst.sngfifo36e2_n_102 ,\gf36e2_inst.sngfifo36e2_n_103 }),
        .CASDOUTP(\NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED [7:0]),
        .CASNXTEMPTY(\gf36e2_inst.sngfifo36e2_n_0 ),
        .CASNXTRDEN(1'b0),
        .CASOREGIMUX(1'b0),
        .CASOREGIMUXEN(1'b1),
        .CASPRVEMPTY(1'b0),
        .CASPRVRDEN(\gf36e2_inst.sngfifo36e2_n_1 ),
        .DBITERR(dbe),
        .DIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DINP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DOUT({\gf36e2_inst.sngfifo36e2_n_104 ,\gf36e2_inst.sngfifo36e2_n_105 ,\gf36e2_inst.sngfifo36e2_n_106 ,\gf36e2_inst.sngfifo36e2_n_107 ,\gf36e2_inst.sngfifo36e2_n_108 ,\gf36e2_inst.sngfifo36e2_n_109 ,\gf36e2_inst.sngfifo36e2_n_110 ,\gf36e2_inst.sngfifo36e2_n_111 ,\gf36e2_inst.sngfifo36e2_n_112 ,\gf36e2_inst.sngfifo36e2_n_113 ,\gf36e2_inst.sngfifo36e2_n_114 ,\gf36e2_inst.sngfifo36e2_n_115 ,\gf36e2_inst.sngfifo36e2_n_116 ,\gf36e2_inst.sngfifo36e2_n_117 ,\gf36e2_inst.sngfifo36e2_n_118 ,\gf36e2_inst.sngfifo36e2_n_119 ,\gf36e2_inst.sngfifo36e2_n_120 ,\gf36e2_inst.sngfifo36e2_n_121 ,\gf36e2_inst.sngfifo36e2_n_122 ,\gf36e2_inst.sngfifo36e2_n_123 ,\gf36e2_inst.sngfifo36e2_n_124 ,\gf36e2_inst.sngfifo36e2_n_125 ,\gf36e2_inst.sngfifo36e2_n_126 ,\gf36e2_inst.sngfifo36e2_n_127 ,\gf36e2_inst.sngfifo36e2_n_128 ,\gf36e2_inst.sngfifo36e2_n_129 ,\gf36e2_inst.sngfifo36e2_n_130 ,\gf36e2_inst.sngfifo36e2_n_131 ,\gf36e2_inst.sngfifo36e2_n_132 ,\gf36e2_inst.sngfifo36e2_n_133 ,\gf36e2_inst.sngfifo36e2_n_134 ,\gf36e2_inst.sngfifo36e2_n_135 ,\gf36e2_inst.sngfifo36e2_n_136 ,\gf36e2_inst.sngfifo36e2_n_137 ,\gf36e2_inst.sngfifo36e2_n_138 ,\gf36e2_inst.sngfifo36e2_n_139 ,\gf36e2_inst.sngfifo36e2_n_140 ,\gf36e2_inst.sngfifo36e2_n_141 ,\gf36e2_inst.sngfifo36e2_n_142 ,\gf36e2_inst.sngfifo36e2_n_143 ,\gf36e2_inst.sngfifo36e2_n_144 ,\gf36e2_inst.sngfifo36e2_n_145 ,\gf36e2_inst.sngfifo36e2_n_146 ,\gf36e2_inst.sngfifo36e2_n_147 ,\gf36e2_inst.sngfifo36e2_n_148 ,\gf36e2_inst.sngfifo36e2_n_149 ,\gf36e2_inst.sngfifo36e2_n_150 ,\gf36e2_inst.sngfifo36e2_n_151 ,\gf36e2_inst.sngfifo36e2_n_152 ,\gf36e2_inst.sngfifo36e2_n_153 ,\gf36e2_inst.sngfifo36e2_n_154 ,\gf36e2_inst.sngfifo36e2_n_155 ,\gf36e2_inst.sngfifo36e2_n_156 ,\gf36e2_inst.sngfifo36e2_n_157 ,\gf36e2_inst.sngfifo36e2_n_158 ,\gf36e2_inst.sngfifo36e2_n_159 ,\gf36e2_inst.sngfifo36e2_n_160 ,\gf36e2_inst.sngfifo36e2_n_161 ,\gf36e2_inst.sngfifo36e2_n_162 ,\gf36e2_inst.sngfifo36e2_n_163 ,\d[3]_59 }),
        .DOUTP(\NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED [7:0]),
        .ECCPARITY({\gf36e2_inst.sngfifo36e2_n_184 ,\gf36e2_inst.sngfifo36e2_n_185 ,\gf36e2_inst.sngfifo36e2_n_186 ,\gf36e2_inst.sngfifo36e2_n_187 ,\gf36e2_inst.sngfifo36e2_n_188 ,\gf36e2_inst.sngfifo36e2_n_189 ,\gf36e2_inst.sngfifo36e2_n_190 ,\gf36e2_inst.sngfifo36e2_n_191 }),
        .EMPTY(p_20_in),
        .FULL(ful_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .PROGEMPTY(p_11_in),
        .PROGFULL(pf_3),
        .RDCLK(rd_clk),
        .RDCOUNT({\gf36e2_inst.sngfifo36e2_n_12 ,\gf36e2_inst.sngfifo36e2_n_13 ,\gf36e2_inst.sngfifo36e2_n_14 ,\gf36e2_inst.sngfifo36e2_n_15 ,\gf36e2_inst.sngfifo36e2_n_16 ,\gf36e2_inst.sngfifo36e2_n_17 ,\gf36e2_inst.sngfifo36e2_n_18 ,\gf36e2_inst.sngfifo36e2_n_19 ,\gf36e2_inst.sngfifo36e2_n_20 ,\gf36e2_inst.sngfifo36e2_n_21 ,\gf36e2_inst.sngfifo36e2_n_22 ,\gf36e2_inst.sngfifo36e2_n_23 ,\gf36e2_inst.sngfifo36e2_n_24 ,\gf36e2_inst.sngfifo36e2_n_25 }),
        .RDEN(re_3),
        .RDERR(p_4_in),
        .RDRSTBUSY(rd_clk_0),
        .REGCE(re_3),
        .RST(srst),
        .RSTREG(srst),
        .SBITERR(sbe),
        .SLEEP(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\gf36e2_inst.sngfifo36e2_n_26 ,\gf36e2_inst.sngfifo36e2_n_27 ,\gf36e2_inst.sngfifo36e2_n_28 ,\gf36e2_inst.sngfifo36e2_n_29 ,\gf36e2_inst.sngfifo36e2_n_30 ,\gf36e2_inst.sngfifo36e2_n_31 ,\gf36e2_inst.sngfifo36e2_n_32 ,\gf36e2_inst.sngfifo36e2_n_33 ,\gf36e2_inst.sngfifo36e2_n_34 ,\gf36e2_inst.sngfifo36e2_n_35 ,\gf36e2_inst.sngfifo36e2_n_36 ,\gf36e2_inst.sngfifo36e2_n_37 ,\gf36e2_inst.sngfifo36e2_n_38 ,\gf36e2_inst.sngfifo36e2_n_39 }),
        .WREN(we_3),
        .WRERR(ov_3),
        .WRRSTBUSY(wr_rst_busy_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_1));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_2));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_3));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [4]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_4));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_5));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_6));
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e2_inst.sngfifo36e2_i_1__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .I1(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .O(re_7));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [0]),
        .O(we_0));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__0 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [1]),
        .O(we_1));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [2]),
        .O(we_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [3]),
        .O(we_3));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__3 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [4]),
        .O(we_4));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [5]),
        .O(we_5));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [6]),
        .O(we_6));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \gf36e2_inst.sngfifo36e2_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 ),
        .I2(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2 ),
        .I5(\gf36e2_inst.sngfifo36e2_0 [7]),
        .O(we_7));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \gf36e2_inst.sngfifo36e2_i_3 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(\gf36e2_inst.sngfifo36e2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \gf36e2_inst.sngfifo36e2_i_4__6 
       (.I0(ful_3),
        .I1(ful_2),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [1]),
        .I3(ful_1),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1 [0]),
        .I5(ful_0),
        .O(\gf36e2_inst.sngfifo36e2_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6 
       (.I0(\d[3]_59 [0]),
        .I1(DOUT[0]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [0]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6 
       (.I0(\d[3]_59 [0]),
        .I1(DOUT[0]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [0]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [0]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6 
       (.I0(\d[3]_59 [1]),
        .I1(DOUT[1]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [1]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6 
       (.I0(\d[3]_59 [1]),
        .I1(DOUT[1]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [1]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6 
       (.I0(\d[3]_59 [2]),
        .I1(DOUT[2]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [2]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6 
       (.I0(\d[3]_59 [2]),
        .I1(DOUT[2]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6 
       (.I0(\d[3]_59 [3]),
        .I1(DOUT[3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [3]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ),
        .I2(rd_rst_busy_0_dly),
        .I3(re_4),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0F0E)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [5]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [6]),
        .I2(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [2]),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [3]),
        .I2(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [0]),
        .I3(\gf36e2_inst.sngfifo36e2_i_3_n_0 ),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3] [1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6 
       (.I0(\d[3]_59 [3]),
        .I1(DOUT[3]),
        .I2(Q[1]),
        .I3(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0 [3]),
        .I4(Q[0]),
        .I5(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1 [3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0 ));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2] ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0 ),
        .S(Q[2]));
  MUXF7 \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7 
       (.I0(\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0 ),
        .I1(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1 ),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0 ),
        .S(\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h5555557555755575)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__6 
       (.I0(p_20_in),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_23_in),
        .I5(p_22_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__6 
       (.I0(p_20_in),
        .I1(p_19_in),
        .I2(p_18_in),
        .I3(p_17_in),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .O(rd_clk_1));
  LUT6 #(
    .INIT(64'h02000300F3FFF3FF)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__6 
       (.I0(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3 ),
        .I5(p_18_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__3 
       (.I0(rd_en),
        .I1(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0] ),
        .I2(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 ),
        .I3(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0 ),
        .I4(Q[2]),
        .I5(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3 
       (.I0(p_20_in),
        .I1(p_21_in),
        .I2(Q[1]),
        .I3(p_22_in),
        .I4(Q[0]),
        .I5(p_23_in),
        .O(\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top
   (emp,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg ,
    ful,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ,
    rrst_busy_i,
    dout,
    wrst_busy_i,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1 ,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ,
    empty,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ,
    rd_clk_0,
    rd_clk_1,
    rd_clk_2,
    rd_clk_3,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ,
    rd_clk_4,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4 ,
    rd_clk_5,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5 ,
    rd_clk_6,
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6 ,
    rd_clk_7,
    wr_rst_busy,
    full_i0_in,
    full_i0_in_0,
    full_i0_in_1,
    full_i0_in_2,
    full_i0_in_3,
    full_i0_in_4,
    full_i0_in_5,
    full_i0_in_6,
    full,
    rd_rst_busy,
    rd_clk,
    srst,
    wr_clk,
    din,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6 ,
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7 ,
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14 ,
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7 ,
    rd_en,
    wr_en);
  output [8:1]emp;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg ;
  output [8:1]ful;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ;
  output \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  output [8:1]rrst_busy_i;
  output [31:0]dout;
  output [8:1]wrst_busy_i;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  output \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1 ;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  output empty;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  output rd_clk_0;
  output rd_clk_1;
  output rd_clk_2;
  output rd_clk_3;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  output rd_clk_4;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4 ;
  output rd_clk_5;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5 ;
  output rd_clk_6;
  output \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6 ;
  output rd_clk_7;
  output wr_rst_busy;
  output full_i0_in;
  output full_i0_in_0;
  output full_i0_in_1;
  output full_i0_in_2;
  output full_i0_in_3;
  output full_i0_in_4;
  output full_i0_in_5;
  output full_i0_in_6;
  output full;
  output rd_rst_busy;
  input rd_clk;
  input srst;
  input wr_clk;
  input [31:0]din;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14 ;
  input \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7 ;
  input rd_en;
  input wr_en;

  wire [31:0]din;
  wire [31:0]dout;
  wire [8:1]emp;
  wire empty;
  wire fifo_prim_wr_en0;
  wire fifo_prim_wr_en0_0;
  wire fifo_prim_wr_en0_1;
  wire fifo_prim_wr_en0_2;
  wire fifo_prim_wr_en0_3;
  wire fifo_prim_wr_en0_4;
  wire fifo_prim_wr_en0_5;
  wire [8:1]ful;
  wire full;
  wire full_i0_in;
  wire full_i0_in_0;
  wire full_i0_in_1;
  wire full_i0_in_2;
  wire full_i0_in_3;
  wire full_i0_in_4;
  wire full_i0_in_5;
  wire full_i0_in_6;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ;
  wire \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1 ;
  wire rd_clk;
  wire rd_clk_0;
  wire rd_clk_1;
  wire rd_clk_2;
  wire rd_clk_3;
  wire rd_clk_4;
  wire rd_clk_5;
  wire rd_clk_6;
  wire rd_clk_7;
  wire rd_en;
  wire rd_rst_busy;
  wire [8:1]rrst_busy_i;
  wire \rst_val_sym.gextw_sym[2].inst_extd_n_5 ;
  wire \rst_val_sym.gextw_sym[5].inst_extd_n_15 ;
  wire \rst_val_sym.gextw_sym[6].inst_extd_n_8 ;
  wire \rst_val_sym.gextw_sym[7].inst_extd_n_3 ;
  wire \rst_val_sym.gextw_sym[8].inst_extd_n_3 ;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire [8:1]wrst_busy_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth \rst_val_sym.gextw_sym[1].inst_extd 
       (.E(fifo_prim_wr_en0),
        .SR(wrst_busy_i[1]),
        .din(din[3:0]),
        .dout(dout[3:0]),
        .emp(emp[1]),
        .ful(ful[1]),
        .full_i0_in_6(full_i0_in_6),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_0),
        .rd_clk_1(rrst_busy_i[1]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 \rst_val_sym.gextw_sym[2].inst_extd 
       (.E(fifo_prim_wr_en0_0),
        .SR(wrst_busy_i[2]),
        .din(din[7:4]),
        .dout(dout[7:4]),
        .ful(ful[2]),
        .full_i0_in_5(full_i0_in_5),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (emp[2]),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1 (\rst_val_sym.gextw_sym[2].inst_extd_n_5 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_1),
        .rd_clk_1(rrst_busy_i[2]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_rst_busy_0(wrst_busy_i[4]),
        .wr_rst_busy_1(wrst_busy_i[3]),
        .wrst_busy_i(wrst_busy_i[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 \rst_val_sym.gextw_sym[3].inst_extd 
       (.E(fifo_prim_wr_en0_1),
        .SR(wrst_busy_i[3]),
        .din(din[11:8]),
        .dout(dout[11:8]),
        .empty(empty),
        .empty_0(emp[6]),
        .empty_1(emp[2]),
        .empty_2(emp[7]),
        .ful(ful[3]),
        .full_i0_in_4(full_i0_in_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (emp[3]),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_2),
        .rd_clk_1(rrst_busy_i[3]),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rd_rst_busy_1(rrst_busy_i[4]),
        .rd_rst_busy_2(\rst_val_sym.gextw_sym[6].inst_extd_n_8 ),
        .rrst_busy_i(rrst_busy_i[2:1]),
        .srst(srst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 \rst_val_sym.gextw_sym[4].inst_extd 
       (.E(fifo_prim_wr_en0_2),
        .SR(wrst_busy_i[4]),
        .din(din[15:12]),
        .dout(dout[15:12]),
        .emp(emp[4]),
        .ful(ful[4]),
        .full_i0_in_3(full_i0_in_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_3),
        .rd_clk_1(rrst_busy_i[4]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 \rst_val_sym.gextw_sym[5].inst_extd 
       (.E(fifo_prim_wr_en0_5),
        .SR(wrst_busy_i[5]),
        .din(din[19:16]),
        .dout(dout[19:16]),
        .emp(emp[5]),
        .ful(ful[5]),
        .full_i0_in_2(full_i0_in_2),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\rst_val_sym.gextw_sym[5].inst_extd_n_15 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (fifo_prim_wr_en0_4),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 (fifo_prim_wr_en0_3),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 (fifo_prim_wr_en0_2),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 (fifo_prim_wr_en0_1),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 (fifo_prim_wr_en0_0),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 (fifo_prim_wr_en0),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7 ({ful[8:6],ful[4:1]}),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_4),
        .rd_clk_1(rrst_busy_i[5]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 \rst_val_sym.gextw_sym[6].inst_extd 
       (.E(fifo_prim_wr_en0_3),
        .SR(wrst_busy_i[6]),
        .din(din[23:20]),
        .dout(dout[23:20]),
        .ful(ful[6]),
        .full_i0_in_1(full_i0_in_1),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (emp[6]),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1 (\rst_val_sym.gextw_sym[6].inst_extd_n_8 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_5),
        .rd_clk_1(rrst_busy_i[6]),
        .rd_en(rd_en),
        .rrst_busy_i({rrst_busy_i[8:7],rrst_busy_i[5]}),
        .srst(srst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 \rst_val_sym.gextw_sym[7].inst_extd 
       (.E(fifo_prim_wr_en0_4),
        .SR(wrst_busy_i[7]),
        .din(din[27:24]),
        .dout(dout[27:24]),
        .emp(emp[3]),
        .ful(ful[7]),
        .full_i0_in_0(full_i0_in_0),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (emp[7]),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1 (emp[2]),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2 (emp[6]),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_6),
        .rd_clk_1(rrst_busy_i[7]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 \rst_val_sym.gextw_sym[8].inst_extd 
       (.E(fifo_prim_wr_en0_5),
        .SR(wrst_busy_i[8]),
        .din(din[31:28]),
        .dout(dout[31:28]),
        .emp(emp[8]),
        .ful(ful[8]),
        .full(full),
        .full_0({ful[6],ful[3],ful[1]}),
        .full_1(\rst_val_sym.gextw_sym[5].inst_extd_n_15 ),
        .full_i0_in(full_i0_in),
        .\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0 (emp[7:1]),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\rst_val_sym.gextw_sym[8].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0 (\rst_val_sym.gextw_sym[7].inst_extd_n_3 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6 ),
        .rd_clk(rd_clk),
        .rd_clk_0(rd_clk_7),
        .rd_clk_1(rrst_busy_i[8]),
        .rd_en(rd_en),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy),
        .wr_rst_busy_1(\rst_val_sym.gextw_sym[2].inst_extd_n_5 ),
        .wrst_busy_i(wrst_busy_i[7:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (dout,
    empty,
    wr_rst_busy,
    full,
    rd_rst_busy,
    rd_en,
    rd_clk,
    srst,
    wr_clk,
    din,
    wr_en);
  output [31:0]dout;
  output empty;
  output wr_rst_busy;
  output full;
  output rd_rst_busy;
  input rd_en;
  input rd_clk;
  input srst;
  input wr_clk;
  input [31:0]din;
  input wr_en;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin \gbi.bi 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "16" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "9" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "2" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "2" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "4" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "16" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "17" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "65528" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "65526" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "16" *) 
(* C_RD_DEPTH = "65536" *) (* C_RD_FREQ = "320" *) (* C_RD_PNTR_WIDTH = "16" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "16" *) 
(* C_WR_DEPTH = "65536" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "160" *) (* C_WR_PNTR_WIDTH = "16" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [31:0]din;
  input wr_en;
  input rd_en;
  input [15:0]prog_empty_thresh;
  input [15:0]prog_empty_thresh_assert;
  input [15:0]prog_empty_thresh_negate;
  input [15:0]prog_full_thresh;
  input [15:0]prog_full_thresh_assert;
  input [15:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [31:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [15:0]data_count;
  output [15:0]rd_data_count;
  output [15:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[15] = \<const0> ;
  assign data_count[14] = \<const0> ;
  assign data_count[13] = \<const0> ;
  assign data_count[12] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[15] = \<const0> ;
  assign rd_data_count[14] = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[15] = \<const0> ;
  assign wr_data_count[14] = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin
   (dout,
    empty,
    wr_rst_busy,
    full,
    rd_rst_busy,
    rd_en,
    rd_clk,
    srst,
    wr_clk,
    din,
    wr_en);
  output [31:0]dout;
  output empty;
  output wr_rst_busy;
  output full;
  output rd_rst_busy;
  input rd_en;
  input rd_clk;
  input srst;
  input wr_clk;
  input [31:0]din;
  input wr_en;

  wire [31:0]din;
  wire [31:0]dout;
  wire [8:1]emp;
  wire empty;
  wire [8:1]ful;
  wire full;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0 ;
  wire \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0 ;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire [8:1]rrst_busy_i;
  wire \rst_val_sym.gextw_sym[1].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[2].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[3].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[4].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[5].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[6].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[7].inst_extd/full_i0_in ;
  wire \rst_val_sym.gextw_sym[8].inst_extd/full_i0_in ;
  wire srst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]srst_q;
  wire \v8_fifo.fblk_n_17 ;
  wire \v8_fifo.fblk_n_18 ;
  wire \v8_fifo.fblk_n_19 ;
  wire \v8_fifo.fblk_n_20 ;
  wire \v8_fifo.fblk_n_21 ;
  wire \v8_fifo.fblk_n_22 ;
  wire \v8_fifo.fblk_n_23 ;
  wire \v8_fifo.fblk_n_24 ;
  wire \v8_fifo.fblk_n_73 ;
  wire \v8_fifo.fblk_n_74 ;
  wire \v8_fifo.fblk_n_75 ;
  wire \v8_fifo.fblk_n_76 ;
  wire \v8_fifo.fblk_n_77 ;
  wire \v8_fifo.fblk_n_78 ;
  wire \v8_fifo.fblk_n_79 ;
  wire \v8_fifo.fblk_n_8 ;
  wire \v8_fifo.fblk_n_80 ;
  wire \v8_fifo.fblk_n_81 ;
  wire \v8_fifo.fblk_n_83 ;
  wire \v8_fifo.fblk_n_84 ;
  wire \v8_fifo.fblk_n_85 ;
  wire \v8_fifo.fblk_n_86 ;
  wire \v8_fifo.fblk_n_87 ;
  wire \v8_fifo.fblk_n_88 ;
  wire \v8_fifo.fblk_n_89 ;
  wire \v8_fifo.fblk_n_90 ;
  wire \v8_fifo.fblk_n_91 ;
  wire \v8_fifo.fblk_n_92 ;
  wire \v8_fifo.fblk_n_93 ;
  wire \v8_fifo.fblk_n_94 ;
  wire \v8_fifo.fblk_n_95 ;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire [8:1]wrst_busy_i;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1 
       (.I0(ful[1]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_8 ),
        .I3(\rst_val_sym.gextw_sym[1].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0 
       (.I0(ful[2]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_17 ),
        .I3(\rst_val_sym.gextw_sym[2].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1 
       (.I0(ful[3]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_18 ),
        .I3(\rst_val_sym.gextw_sym[3].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2 
       (.I0(ful[4]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_19 ),
        .I3(\rst_val_sym.gextw_sym[4].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[4]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3 
       (.I0(ful[5]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_20 ),
        .I3(\rst_val_sym.gextw_sym[5].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4 
       (.I0(ful[6]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_21 ),
        .I3(\rst_val_sym.gextw_sym[6].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[6]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5 
       (.I0(ful[7]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_22 ),
        .I3(\rst_val_sym.gextw_sym[7].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6 
       (.I0(ful[8]),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_23 ),
        .I3(\rst_val_sym.gextw_sym[8].inst_extd/full_i0_in ),
        .I4(wrst_busy_i[8]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D088D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[1]),
        .I2(\v8_fifo.fblk_n_83 ),
        .I3(\v8_fifo.fblk_n_81 ),
        .I4(\v8_fifo.fblk_n_84 ),
        .I5(rrst_busy_i[1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[2]),
        .I2(\v8_fifo.fblk_n_80 ),
        .I3(\v8_fifo.fblk_n_85 ),
        .I4(rrst_busy_i[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[3]),
        .I2(\v8_fifo.fblk_n_79 ),
        .I3(\v8_fifo.fblk_n_86 ),
        .I4(rrst_busy_i[3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[4]),
        .I2(\v8_fifo.fblk_n_78 ),
        .I3(\v8_fifo.fblk_n_87 ),
        .I4(rrst_busy_i[4]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D088D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[5]),
        .I2(\v8_fifo.fblk_n_88 ),
        .I3(\v8_fifo.fblk_n_77 ),
        .I4(\v8_fifo.fblk_n_89 ),
        .I5(rrst_busy_i[5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D088D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[6]),
        .I2(\v8_fifo.fblk_n_90 ),
        .I3(\v8_fifo.fblk_n_76 ),
        .I4(\v8_fifo.fblk_n_91 ),
        .I5(rrst_busy_i[6]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D088D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[7]),
        .I2(\v8_fifo.fblk_n_92 ),
        .I3(\v8_fifo.fblk_n_75 ),
        .I4(\v8_fifo.fblk_n_93 ),
        .I5(rrst_busy_i[7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D088D8)) 
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6 
       (.I0(\v8_fifo.fblk_n_74 ),
        .I1(emp[8]),
        .I2(\v8_fifo.fblk_n_94 ),
        .I3(\v8_fifo.fblk_n_73 ),
        .I4(\v8_fifo.fblk_n_95 ),
        .I5(rrst_busy_i[8]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1 
       (.I0(\rst_val_sym.gextw_sym[1].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_8 ),
        .I3(wrst_busy_i[1]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0 
       (.I0(\rst_val_sym.gextw_sym[2].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_17 ),
        .I3(wrst_busy_i[2]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1 
       (.I0(\rst_val_sym.gextw_sym[3].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_18 ),
        .I3(wrst_busy_i[3]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2 
       (.I0(\rst_val_sym.gextw_sym[4].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_19 ),
        .I3(wrst_busy_i[4]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3 
       (.I0(\rst_val_sym.gextw_sym[5].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_20 ),
        .I3(wrst_busy_i[5]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4 
       (.I0(\rst_val_sym.gextw_sym[6].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_21 ),
        .I3(wrst_busy_i[6]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5 
       (.I0(\rst_val_sym.gextw_sym[7].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_22 ),
        .I3(wrst_busy_i[7]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF0A2)) 
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6 
       (.I0(\rst_val_sym.gextw_sym[8].inst_extd/full_i0_in ),
        .I1(\v8_fifo.fblk_n_24 ),
        .I2(\v8_fifo.fblk_n_23 ),
        .I3(wrst_busy_i[8]),
        .O(\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(srst_q[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(srst_q[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top \v8_fifo.fblk 
       (.din(din),
        .dout(dout),
        .emp(emp),
        .empty(empty),
        .ful(ful),
        .full(full),
        .full_i0_in(\rst_val_sym.gextw_sym[8].inst_extd/full_i0_in ),
        .full_i0_in_0(\rst_val_sym.gextw_sym[7].inst_extd/full_i0_in ),
        .full_i0_in_1(\rst_val_sym.gextw_sym[6].inst_extd/full_i0_in ),
        .full_i0_in_2(\rst_val_sym.gextw_sym[5].inst_extd/full_i0_in ),
        .full_i0_in_3(\rst_val_sym.gextw_sym[4].inst_extd/full_i0_in ),
        .full_i0_in_4(\rst_val_sym.gextw_sym[3].inst_extd/full_i0_in ),
        .full_i0_in_5(\rst_val_sym.gextw_sym[2].inst_extd/full_i0_in ),
        .full_i0_in_6(\rst_val_sym.gextw_sym[1].inst_extd/full_i0_in ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg (\v8_fifo.fblk_n_24 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7 (\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg (\v8_fifo.fblk_n_74 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7 (\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg (\v8_fifo.fblk_n_8 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0 (\v8_fifo.fblk_n_17 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1 (\v8_fifo.fblk_n_18 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2 (\v8_fifo.fblk_n_19 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3 (\v8_fifo.fblk_n_20 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4 (\v8_fifo.fblk_n_21 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5 (\v8_fifo.fblk_n_22 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6 (\v8_fifo.fblk_n_23 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0 ),
        .\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9 (\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0] (\v8_fifo.fblk_n_75 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0 (\v8_fifo.fblk_n_76 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1] (\v8_fifo.fblk_n_73 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0 (\v8_fifo.fblk_n_77 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1 (\v8_fifo.fblk_n_81 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2 (\v8_fifo.fblk_n_83 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3 (\v8_fifo.fblk_n_88 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4 (\v8_fifo.fblk_n_90 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5 (\v8_fifo.fblk_n_92 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6 (\v8_fifo.fblk_n_94 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2] (\v8_fifo.fblk_n_78 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0 (\v8_fifo.fblk_n_79 ),
        .\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1 (\v8_fifo.fblk_n_80 ),
        .rd_clk(rd_clk),
        .rd_clk_0(\v8_fifo.fblk_n_84 ),
        .rd_clk_1(\v8_fifo.fblk_n_85 ),
        .rd_clk_2(\v8_fifo.fblk_n_86 ),
        .rd_clk_3(\v8_fifo.fblk_n_87 ),
        .rd_clk_4(\v8_fifo.fblk_n_89 ),
        .rd_clk_5(\v8_fifo.fblk_n_91 ),
        .rd_clk_6(\v8_fifo.fblk_n_93 ),
        .rd_clk_7(\v8_fifo.fblk_n_95 ),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rrst_busy_i(rrst_busy_i),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy_i(wrst_busy_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth
   (dout,
    empty,
    wr_rst_busy,
    full,
    rd_rst_busy,
    rd_en,
    rd_clk,
    srst,
    wr_clk,
    din,
    wr_en);
  output [31:0]dout;
  output empty;
  output wr_rst_busy;
  output full;
  output rd_rst_busy;
  input rd_en;
  input rd_clk;
  input srst;
  input wr_clk;
  input [31:0]din;
  input wr_en;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .srst(srst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
