
<RENDERBATCH>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\processing_system7_0.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\processing_system7_0.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\processing_system7_0.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\axi_interconnect_1.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\axi_interconnect_1.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\axi_interconnect_1.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\i2s_ctrl_0.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\i2s_ctrl_0.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\i2s_ctrl_0.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\axi_gpio_0.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\axi_gpio_0.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\axi_gpio_0.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\oled_bypass_ps2pl_0.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\oled_bypass_ps2pl_0.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\oled_bypass_ps2pl_0.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\fft_axi4_r_0.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\fft_axi4_r_0.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\fft_axi4_r_0.svg"/>

  <RENDERIMG RASNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\system_blkd.jpg" SVGNAME="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\SDK\SDK_Export\hw\imgs\system_blkd.svg" TMPSVGFN="D:\STUDIES\NTU_PROJECTS\EMBEDDED_SYSTEM_DESIGN\FFT_HARDWARE_PROJ\Backup\FFT8.0_FPGA_working_XPS\FFT8.0_FPGA_XPS\__xps\.dswkshop\system_blkd.svg"/>

</RENDERBATCH>