#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 23 09:27:12 2020
# Process ID: 9212
# Current directory: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.runs/synth_1
# Command line: vivado.exe -log top_block_ex03.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_ex03.tcl
# Log file: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.runs/synth_1/top_block_ex03.vds
# Journal file: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_block_ex03.tcl -notrace
Command: synth_design -top top_block_ex03 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.895 ; gain = 233.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_block_ex03' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/top_block_ex03.vhd:42]
INFO: [Synth 8-3491] module 'two_to_one_mux' declared at 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/two_to_one_mux.vhd:34' bound to instance 'SELECT_DATA' of component 'two_to_one_mux' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/top_block_ex03.vhd:63]
INFO: [Synth 8-638] synthesizing module 'two_to_one_mux' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/two_to_one_mux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'two_to_one_mux' (1#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/two_to_one_mux.vhd:41]
INFO: [Synth 8-3491] module 'hex_to_seg' declared at 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:34' bound to instance 'SEG_DISPLAY_DATA' of component 'hex_to_seg' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/top_block_ex03.vhd:69]
INFO: [Synth 8-638] synthesizing module 'hex_to_seg' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_to_seg' (2#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top_block_ex03' (3#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/sources_1/new/top_block_ex03.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.902 ; gain = 305.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.902 ; gain = 305.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.902 ; gain = 305.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/constrs_1/new/top_block_ex03_xdc.xdc]
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/constrs_1/new/top_block_ex03_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.srcs/constrs_1/new/top_block_ex03_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_ex03_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_ex03_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1039.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1039.336 ; gain = 324.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1039.336 ; gain = 324.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1039.336 ; gain = 324.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1039.336 ; gain = 324.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module two_to_one_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_block_ex03 has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_block_ex03 has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_block_ex03 has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_block_ex03 has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_block_ex03 has port seg[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1039.336 ; gain = 324.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.453 ; gain = 382.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.453 ; gain = 382.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1107.277 ; gain = 392.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     3|
|2     |LUT6 |     7|
|3     |IBUF |     9|
|4     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    31|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.074 ; gain = 389.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.074 ; gain = 408.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1133.965 ; gain = 708.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part3/Lecture04_Part3.runs/synth_1/top_block_ex03.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_ex03_utilization_synth.rpt -pb top_block_ex03_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 23 09:27:52 2020...
