<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\impl\gwsynthesis\MSX_hdmi_tn20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\src\MSX_hdmi_tn20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 13 21:09:16 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18748</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13262</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4216</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>75</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>ex_clk_3m6 </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_135 </td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdramp </td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdram </td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>denoise6/data_out_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1m8_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>79.053(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_3m6</td>
<td>3.600(MHz)</td>
<td>146.117(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_sdramp</td>
<td>108.000(MHz)</td>
<td>156.671(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_sdram</td>
<td>108.000(MHz)</td>
<td>508.666(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_3m6_gowin</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">77.420(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>vdp4/clk_audio</td>
<td>100.000(MHz)</td>
<td>438.249(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_1m8</td>
<td>100.000(MHz)</td>
<td>150.614(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>psg1/env_reset</td>
<td>100.000(MHz)</td>
<td>561.024(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>filtro_fm/clk_360k</td>
<td>100.000(MHz)</td>
<td>147.395(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>filtro_fm/clk_1m8</td>
<td>100.000(MHz)</td>
<td>134.596(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>filtro_fm/clk_36k</td>
<td>100.000(MHz)</td>
<td>129.171(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_135!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Setup</td>
<td>-184.726</td>
<td>147</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-10.276</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_c_s1/D</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.967</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-10.260</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_e_s1/D</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.951</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-10.260</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_b_s1/D</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.951</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-10.015</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_d_s1/D</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.705</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-9.772</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/D</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.462</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-9.712</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_c_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.402</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-9.712</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_c_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.402</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-9.706</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_c_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.396</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-9.670</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.361</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-9.664</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_ch_sel_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.354</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-9.664</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_ch_sel_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.354</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-9.664</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_ch_sel_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.354</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-9.563</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_d_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.253</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-9.540</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/ff_rst_ch_e_s1/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.231</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-9.535</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_d_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.225</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-9.533</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_freq_ch_e_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.223</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-9.533</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_freq_ch_e_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.223</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-9.501</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_freq_ch_e_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.191</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-9.501</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_freq_ch_e_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.191</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-9.484</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_b_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.175</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-9.484</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_b_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.175</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-9.481</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_b_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.171</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-9.481</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_b_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.171</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-9.473</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_a_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.164</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-9.473</td>
<td>denoise5/data_out_s0/Q</td>
<td>scc1/SccCh/reg_vol_ch_a_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.241</td>
<td>8.163</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.656</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.216</td>
<td>denoise6/data_prev_s1/D</td>
<td>denoise6/data_prev_s1/D</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.170</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.091</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>0.616</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.858</td>
<td>vdp4/cswn_filter/n10_s0/Q</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>0.850</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.845</td>
<td>filtro_fm/n36_s1/I0</td>
<td>filtro_fm/clk_36k_s0/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>0.000</td>
<td>-1.033</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.803</td>
<td>filtro_fm/interclock3/n13_s11/I3</td>
<td>filtro_fm/interclock3/state_0_s3/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.803</td>
<td>filtro_fm/interclock3/n12_s11/I3</td>
<td>filtro_fm/interclock3/state_1_s4/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.667</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/io_state_r_s6/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>1.041</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.648</td>
<td>audio_sample_15_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.490</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.566</td>
<td>n7_s2/I0</td>
<td>clk_1m8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.000</td>
<td>-0.754</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.544</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/cs_latch_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>1.163</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.514</td>
<td>audio_sample_13_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.514</td>
<td>audio_sample_12_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.514</td>
<td>audio_sample_8_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.500</td>
<td>filtro_fm/interclock1/n13_s11/I3</td>
<td>filtro_fm/interclock1/state_0_s3/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.390</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.499</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.639</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.469</td>
<td>vdp4/cswn_filter/n10_s0/Q</td>
<td>vdp4/cs_latch_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>1.239</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.404</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.734</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.404</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.734</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.377</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.362</td>
<td>audio_sample_10_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
<td>clk_3m6_gowin:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.092</td>
<td>0.776</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.302</td>
<td>filtro_fm/filter4/FF_OUT_1_s0/Q</td>
<td>filtro_fm/interclock3/data_out_1_s0/D</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.812</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.302</td>
<td>filtro_fm/filter2b/FF_OUT_0_s0/Q</td>
<td>filtro_fm/interclock2/data_out_0_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.812</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.292</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.800</td>
<td>0.553</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.292</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.800</td>
<td>0.553</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-11.118</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D8_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.180</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-11.118</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D8_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.180</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-11.118</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D7_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.180</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-11.118</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D5_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.180</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-11.027</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D8_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.089</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-11.027</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.089</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-11.027</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.089</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-11.027</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.089</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-11.021</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D3_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.084</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-11.021</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D2_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.084</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-11.021</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.084</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-11.021</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>10.084</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D4_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D4_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D3_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D3_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D2_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-10.869</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D2_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.932</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-10.786</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D7_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.849</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-10.786</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D6_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.849</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-10.786</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D3_23_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.849</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-10.786</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.849</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-10.786</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter2b/FF_D1_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>0.001</td>
<td>0.869</td>
<td>9.849</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.048</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.020</td>
</tr>
<tr>
<td>2</td>
<td>0.395</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.327</td>
<td>1.733</td>
</tr>
<tr>
<td>3</td>
<td>0.400</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.327</td>
<td>1.737</td>
</tr>
<tr>
<td>4</td>
<td>0.605</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.673</td>
</tr>
<tr>
<td>5</td>
<td>0.722</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.790</td>
</tr>
<tr>
<td>6</td>
<td>0.722</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.790</td>
</tr>
<tr>
<td>7</td>
<td>0.722</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.790</td>
</tr>
<tr>
<td>8</td>
<td>0.725</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.793</td>
</tr>
<tr>
<td>9</td>
<td>0.733</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.802</td>
</tr>
<tr>
<td>10</td>
<td>0.733</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.802</td>
</tr>
<tr>
<td>11</td>
<td>0.735</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.803</td>
</tr>
<tr>
<td>12</td>
<td>0.844</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>1.912</td>
</tr>
<tr>
<td>13</td>
<td>1.108</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>2.177</td>
</tr>
<tr>
<td>14</td>
<td>1.108</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>2.177</td>
</tr>
<tr>
<td>15</td>
<td>1.108</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.022</td>
<td>2.177</td>
</tr>
<tr>
<td>16</td>
<td>1.705</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>1.705</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>1.705</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>1.847</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/io_state_r_s6/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>3.431</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.762</td>
<td>1.858</td>
</tr>
<tr>
<td>21</td>
<td>3.431</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.762</td>
<td>1.858</td>
</tr>
<tr>
<td>22</td>
<td>3.431</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.762</td>
<td>1.858</td>
</tr>
<tr>
<td>23</td>
<td>7.132</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.756</td>
<td>1.858</td>
</tr>
<tr>
<td>24</td>
<td>7.132</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.756</td>
<td>1.858</td>
</tr>
<tr>
<td>25</td>
<td>7.132</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.756</td>
<td>1.858</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.311</td>
<td>4.311</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>vdp4/clk_audio</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.764</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/SccCh/n23_s10/I1</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s10/F</td>
</tr>
<tr>
<td>1011.281</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 31.449%; route: 5.915, 65.964%; tC2Q: 0.232, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.764</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/SccCh/n23_s10/I1</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s10/F</td>
</tr>
<tr>
<td>1011.265</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 31.506%; route: 5.899, 65.902%; tC2Q: 0.232, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.764</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/SccCh/n23_s10/I1</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s10/F</td>
</tr>
<tr>
<td>1011.265</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 31.506%; route: 5.899, 65.902%; tC2Q: 0.232, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.764</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/SccCh/n23_s10/I1</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s10/F</td>
</tr>
<tr>
<td>1011.019</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 32.395%; route: 5.653, 64.940%; tC2Q: 0.232, 2.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.764</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/SccCh/n23_s10/I1</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s10/F</td>
</tr>
<tr>
<td>1010.776</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 33.324%; route: 5.410, 63.934%; tC2Q: 0.232, 2.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.747</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[3][B]</td>
<td>scc1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>1010.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C25[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>1010.716</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 33.670%; route: 5.341, 63.569%; tC2Q: 0.232, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.747</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[3][B]</td>
<td>scc1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>1010.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C25[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>1010.716</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[2][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 33.670%; route: 5.341, 63.569%; tC2Q: 0.232, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.747</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[3][B]</td>
<td>scc1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>1010.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C25[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>1010.710</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[2][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C23[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 33.693%; route: 5.335, 63.544%; tC2Q: 0.232, 2.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.981</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>scc1/SccCh/ff_rst_ch_a_s3/I3</td>
</tr>
<tr>
<td>1010.530</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/ff_rst_ch_a_s3/F</td>
</tr>
<tr>
<td>1010.675</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.916, 34.877%; route: 5.213, 62.348%; tC2Q: 0.232, 2.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.370</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][B]</td>
<td>scc1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>1009.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C22[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>1010.668</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_ch_sel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][B]</td>
<td>scc1/SccCh/reg_ch_sel_0_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[0][B]</td>
<td>scc1/SccCh/reg_ch_sel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 34.701%; route: 5.223, 62.522%; tC2Q: 0.232, 2.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.370</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][B]</td>
<td>scc1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>1009.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C22[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>1010.668</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_ch_sel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][A]</td>
<td>scc1/SccCh/reg_ch_sel_1_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[1][A]</td>
<td>scc1/SccCh/reg_ch_sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 34.701%; route: 5.223, 62.522%; tC2Q: 0.232, 2.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.370</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][B]</td>
<td>scc1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>1009.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R47C22[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>1010.668</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_ch_sel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>scc1/SccCh/reg_ch_sel_2_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>scc1/SccCh/reg_ch_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 34.701%; route: 5.223, 62.522%; tC2Q: 0.232, 2.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.747</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[3][A]</td>
<td>scc1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>1010.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C25[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>1010.567</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 34.276%; route: 5.192, 62.913%; tC2Q: 0.232, 2.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.755</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[3][B]</td>
<td>scc1/SccCh/ff_rst_ch_e_s3/I3</td>
</tr>
<tr>
<td>1010.217</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C25[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/ff_rst_ch_e_s3/F</td>
</tr>
<tr>
<td>1010.545</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_e_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 34.371%; route: 5.170, 62.811%; tC2Q: 0.232, 2.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1008.494</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>scc1/SccCh/n179_s4/I1</td>
</tr>
<tr>
<td>1009.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s4/F</td>
</tr>
<tr>
<td>1009.747</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[3][A]</td>
<td>scc1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>1010.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C25[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>1010.539</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[1][A]</td>
<td>scc1/SccCh/reg_vol_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C23[1][A]</td>
<td>scc1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 34.394%; route: 5.164, 62.785%; tC2Q: 0.232, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.529</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[2][B]</td>
<td>scc1/SccCh/n161_s1/I3</td>
</tr>
<tr>
<td>1009.991</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C24[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>1010.537</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_e_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_e_5_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.791, 33.941%; route: 5.200, 63.237%; tC2Q: 0.232, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.529</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[2][B]</td>
<td>scc1/SccCh/n161_s1/I3</td>
</tr>
<tr>
<td>1009.991</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C24[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>1010.537</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[2][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_e_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[2][B]</td>
<td>scc1/SccCh/reg_freq_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[2][B]</td>
<td>scc1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.791, 33.941%; route: 5.200, 63.237%; tC2Q: 0.232, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.529</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[2][B]</td>
<td>scc1/SccCh/n161_s1/I3</td>
</tr>
<tr>
<td>1009.991</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C24[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>1010.505</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][B]</td>
<td>scc1/SccCh/reg_freq_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[1][B]</td>
<td>scc1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.791, 34.074%; route: 5.168, 63.094%; tC2Q: 0.232, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.529</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[2][B]</td>
<td>scc1/SccCh/n161_s1/I3</td>
</tr>
<tr>
<td>1009.991</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C24[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>1010.505</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.791, 34.074%; route: 5.168, 63.094%; tC2Q: 0.232, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.556</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[3][A]</td>
<td>scc1/SccCh/n175_s1/I3</td>
</tr>
<tr>
<td>1010.126</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C24[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n175_s1/F</td>
</tr>
<tr>
<td>1010.488</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][B]</td>
<td>scc1/SccCh/reg_vol_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[1][B]</td>
<td>scc1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.463%; route: 5.044, 61.699%; tC2Q: 0.232, 2.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.556</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[3][A]</td>
<td>scc1/SccCh/n175_s1/I3</td>
</tr>
<tr>
<td>1010.126</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C24[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n175_s1/F</td>
</tr>
<tr>
<td>1010.488</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[0][A]</td>
<td>scc1/SccCh/reg_vol_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[0][A]</td>
<td>scc1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.463%; route: 5.044, 61.699%; tC2Q: 0.232, 2.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.556</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[3][A]</td>
<td>scc1/SccCh/n175_s1/I3</td>
</tr>
<tr>
<td>1010.126</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C24[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n175_s1/F</td>
</tr>
<tr>
<td>1010.485</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>scc1/SccCh/reg_vol_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>scc1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.479%; route: 5.040, 61.681%; tC2Q: 0.232, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][A]</td>
<td>scc1/SccCh/n101_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n101_s2/F</td>
</tr>
<tr>
<td>1009.556</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[3][A]</td>
<td>scc1/SccCh/n175_s1/I3</td>
</tr>
<tr>
<td>1010.126</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C24[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n175_s1/F</td>
</tr>
<tr>
<td>1010.485</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[0][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C23[0][B]</td>
<td>scc1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.479%; route: 5.040, 61.681%; tC2Q: 0.232, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.362</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[3][A]</td>
<td>scc1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>1009.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>1010.478</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[2][B]</td>
<td>scc1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.510%; route: 5.033, 61.648%; tC2Q: 0.232, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.051</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>ex_busDataOut_0_s5/I2</td>
</tr>
<tr>
<td>1005.504</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">ex_busDataOut_0_s5/F</td>
</tr>
<tr>
<td>1005.928</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>scc1/WavReq_s2/I2</td>
</tr>
<tr>
<td>1006.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>1006.644</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>scc1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>1007.097</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>1007.348</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s1/I3</td>
</tr>
<tr>
<td>1007.801</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s1/F</td>
</tr>
<tr>
<td>1007.989</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>scc1/SccCh/n105_s2/I2</td>
</tr>
<tr>
<td>1008.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s2/F</td>
</tr>
<tr>
<td>1009.362</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[3][A]</td>
<td>scc1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>1009.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C23[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>1010.477</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_vol_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][B]</td>
<td>scc1/SccCh/reg_vol_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>1001.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td>1001.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[1][B]</td>
<td>scc1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 35.513%; route: 5.032, 61.645%; tC2Q: 0.232, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R13C42[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>312</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">denoise6/data_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.547</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>vdp4/n160_s2/I2</td>
</tr>
<tr>
<td>37.837</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">vdp4/n160_s2/F</td>
</tr>
<tr>
<td>37.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.065%; route: 0.125, 20.315%; tC2Q: 0.201, 32.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>vdp4/cswn_filter/n10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n10_s0/Q</td>
</tr>
<tr>
<td>37.839</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>vdp4/n159_s2/I2</td>
</tr>
<tr>
<td>38.071</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n159_s2/F</td>
</tr>
<tr>
<td>38.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.307%; route: 0.416, 48.916%; tC2Q: 0.202, 23.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/n36_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>138</td>
<td>R21C12[1][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/n36_s1/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">filtro_fm/n36_s1/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/clk_36k_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>440</td>
<td>R23C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>filtro_fm/clk_36k_s0/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td>1.079</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>138</td>
<td>R21C12[1][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1000.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n13_s11/I3</td>
</tr>
<tr>
<td>1001.087</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n13_s11/F</td>
</tr>
<tr>
<td>1001.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>filtro_fm/interclock3/state_0_s3/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 31.643%; route: 0.000, 0.000%; tC2Q: 0.743, 68.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>138</td>
<td>R21C12[1][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1000.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n12_s11/I3</td>
</tr>
<tr>
<td>1001.087</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n12_s11/F</td>
</tr>
<tr>
<td>1001.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 31.643%; route: 0.000, 0.000%; tC2Q: 0.743, 68.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.795</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>vdp4/io_state_r_s5/I2</td>
</tr>
<tr>
<td>38.027</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s5/F</td>
</tr>
<tr>
<td>38.030</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>vdp4/CpuDbo_7_s4/I3</td>
</tr>
<tr>
<td>38.262</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>38.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 44.575%; route: 0.375, 36.020%; tC2Q: 0.202, 19.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>audio_sample_15_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">audio_sample_15_s0/Q</td>
</tr>
<tr>
<td>1001.244</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 58.745%; tC2Q: 0.202, 41.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td style=" font-weight:bold;">n7_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td style=" background: #97FFFF;">n7_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td style=" font-weight:bold;">clk_1m8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/CLK</td>
</tr>
<tr>
<td>0.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>0.800</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.795</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[3][A]</td>
<td>vdp4/cswn_filter/cswn_w_s/I1</td>
</tr>
<tr>
<td>38.027</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C40[3][A]</td>
<td style=" background: #97FFFF;">vdp4/cswn_filter/cswn_w_s/F</td>
</tr>
<tr>
<td>38.384</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 19.947%; route: 0.729, 62.685%; tC2Q: 0.202, 17.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>audio_sample_13_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">audio_sample_13_s0/Q</td>
</tr>
<tr>
<td>1001.378</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>audio_sample_12_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">audio_sample_12_s0/Q</td>
</tr>
<tr>
<td>1001.378</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>audio_sample_8_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">audio_sample_8_s0/Q</td>
</tr>
<tr>
<td>1001.378</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock1/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.158</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/n13_s11/I3</td>
</tr>
<tr>
<td>1001.390</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock1/n13_s11/F</td>
</tr>
<tr>
<td>1001.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>filtro_fm/interclock1/state_0_s3/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 16.685%; route: 0.000, 0.000%; tC2Q: 1.158, 83.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>1001.393</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 68.383%; tC2Q: 0.202, 31.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>vdp4/cswn_filter/n10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n10_s0/Q</td>
</tr>
<tr>
<td>37.818</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>vdp4/csrn_filter/csrn_w_s/I0</td>
</tr>
<tr>
<td>38.108</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">vdp4/csrn_filter/csrn_w_s/F</td>
</tr>
<tr>
<td>38.460</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 23.405%; route: 0.747, 60.292%; tC2Q: 0.202, 16.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>1001.488</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 72.466%; tC2Q: 0.202, 27.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>1001.488</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 72.466%; tC2Q: 0.202, 27.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>1001.515</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1074</td>
<td>R49C54[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1000.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>audio_sample_10_s0/CLK</td>
</tr>
<tr>
<td>1000.956</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">audio_sample_10_s0/Q</td>
</tr>
<tr>
<td>1001.530</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>1001.892</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 73.971%; tC2Q: 0.202, 26.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter4/FF_OUT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>440</td>
<td>R23C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>filtro_fm/filter4/FF_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>1001.234</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter4/FF_OUT_1_s0/Q</td>
</tr>
<tr>
<td>1001.588</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>filtro_fm/interclock3/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/data_out_1_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>filtro_fm/interclock3/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>filtro_fm/filter2b/FF_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>1001.234</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_0_s0/Q</td>
</tr>
<tr>
<td>1001.588</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>filtro_fm/interclock2/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_0_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>filtro_fm/interclock2/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R13C42[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C53[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1001.599</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C53[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R13C42[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C42[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1001.599</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D8_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.494</td>
<td>6.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D8_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>filtro_fm/filter2b/FF_D8_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D8_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>filtro_fm/filter2b/FF_D8_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.644%; route: 9.577, 94.077%; tC2Q: 0.232, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D8_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.494</td>
<td>6.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D8_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>filtro_fm/filter2b/FF_D8_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D8_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>filtro_fm/filter2b/FF_D8_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.644%; route: 9.577, 94.077%; tC2Q: 0.232, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D7_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.494</td>
<td>6.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D7_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>filtro_fm/filter2b/FF_D7_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D7_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>filtro_fm/filter2b/FF_D7_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.644%; route: 9.577, 94.077%; tC2Q: 0.232, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D5_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.494</td>
<td>6.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D5_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>filtro_fm/filter2b/FF_D5_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D5_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>filtro_fm/filter2b/FF_D5_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.644%; route: 9.577, 94.077%; tC2Q: 0.232, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D8_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.403</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D8_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D8_13_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D8_13_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D8_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.677%; route: 9.486, 94.023%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.403</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D1_3_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_3_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.677%; route: 9.486, 94.023%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.403</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>filtro_fm/filter2b/FF_D1_7_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_7_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[0][B]</td>
<td>filtro_fm/filter2b/FF_D1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.677%; route: 9.486, 94.023%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.403</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>filtro_fm/filter2b/FF_D1_8_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_8_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>filtro_fm/filter2b/FF_D1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.677%; route: 9.486, 94.023%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.398</td>
<td>6.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D3_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D3_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D3_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.679%; route: 9.481, 94.020%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.398</td>
<td>6.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>filtro_fm/filter2b/FF_D2_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D2_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>filtro_fm/filter2b/FF_D2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.679%; route: 9.481, 94.020%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.398</td>
<td>6.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D1_2_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_2_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.679%; route: 9.481, 94.020%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.398</td>
<td>6.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>filtro_fm/filter2b/FF_D1_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>filtro_fm/filter2b/FF_D1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.679%; route: 9.481, 94.020%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_OUT_21_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_OUT_22_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D4_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D4_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>filtro_fm/filter2b/FF_D4_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D4_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>filtro_fm/filter2b/FF_D4_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D4_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D4_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>filtro_fm/filter2b/FF_D4_20_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D4_20_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>filtro_fm/filter2b/FF_D4_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D3_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>filtro_fm/filter2b/FF_D3_0_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D3_0_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>filtro_fm/filter2b/FF_D3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D3_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D3_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>filtro_fm/filter2b/FF_D3_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D3_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>filtro_fm/filter2b/FF_D3_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>filtro_fm/filter2b/FF_D2_0_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D2_0_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>filtro_fm/filter2b/FF_D2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.246</td>
<td>6.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D2_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>filtro_fm/filter2b/FF_D2_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D2_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>filtro_fm/filter2b/FF_D2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.735%; route: 9.329, 93.929%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D7_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.163</td>
<td>6.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D7_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>filtro_fm/filter2b/FF_D7_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D7_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>filtro_fm/filter2b/FF_D7_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.767%; route: 9.246, 93.877%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D6_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.163</td>
<td>6.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D6_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D6_19_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D6_19_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>filtro_fm/filter2b/FF_D6_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.767%; route: 9.246, 93.877%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D3_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.163</td>
<td>6.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D3_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>filtro_fm/filter2b/FF_D3_23_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D3_23_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>filtro_fm/filter2b/FF_D3_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.767%; route: 9.246, 93.877%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.163</td>
<td>6.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>filtro_fm/filter2b/FF_D1_0_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_0_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>filtro_fm/filter2b/FF_D1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.767%; route: 9.246, 93.877%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter2b/FF_D1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>266</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.542</td>
<td>2.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.914</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1981</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1012.163</td>
<td>6.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_D1_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>411</td>
<td>R11C19[0][B]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D1_9_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter2b/FF_D1_9_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>filtro_fm/filter2b/FF_D1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.767%; route: 9.246, 93.877%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.209</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>6.600</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>6.733</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.327</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>6.338</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.568%; route: 0.132, 7.637%; tC2Q: 1.209, 69.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.209</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>6.600</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>6.737</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.327</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[2][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>6.338</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C21[2][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.504%; route: 0.137, 7.901%; tC2Q: 1.209, 69.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.365%; route: 0.137, 8.204%; tC2Q: 1.145, 68.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.838%; route: 0.254, 14.204%; tC2Q: 1.145, 63.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.838%; route: 0.254, 14.204%; tC2Q: 1.145, 63.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.838%; route: 0.254, 14.204%; tC2Q: 1.145, 63.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.801%; route: 0.257, 14.347%; tC2Q: 1.145, 63.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.802</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.702%; route: 0.266, 14.737%; tC2Q: 1.145, 63.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.802</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.702%; route: 0.266, 14.737%; tC2Q: 1.145, 63.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.803</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.688%; route: 0.267, 14.792%; tC2Q: 1.145, 63.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.912</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.445%; route: 0.376, 19.677%; tC2Q: 1.145, 59.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.177</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.964%; route: 0.640, 29.424%; tC2Q: 1.145, 52.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.177</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.964%; route: 0.640, 29.424%; tC2Q: 1.145, 52.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.536</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.177</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R49C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>1.068</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.964%; route: 0.640, 29.424%; tC2Q: 1.145, 52.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>1.857</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.756</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.756</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2695</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.463</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.756</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.650%; route: 1.421, 76.476%; tC2Q: 0.202, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>6.735</td>
<td>1.735</td>
<td>tNET</td>
<td>FF</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2695</td>
<td>ex_clk_27m_d</td>
<td>-11.118</td>
<td>2.032</td>
</tr>
<tr>
<td>1981</td>
<td>reset_6</td>
<td>-11.118</td>
<td>6.581</td>
</tr>
<tr>
<td>1074</td>
<td>clk_3m6</td>
<td>-2.917</td>
<td>1.316</td>
</tr>
<tr>
<td>906</td>
<td>n196_3</td>
<td>2.361</td>
<td>2.957</td>
</tr>
<tr>
<td>440</td>
<td>clk_360k</td>
<td>-0.240</td>
<td>2.022</td>
</tr>
<tr>
<td>411</td>
<td>clk_1m8</td>
<td>-0.240</td>
<td>2.028</td>
</tr>
<tr>
<td>312</td>
<td>ex_clk_3m6_d</td>
<td>7.425</td>
<td>2.299</td>
</tr>
<tr>
<td>266</td>
<td>busReset_n</td>
<td>-11.118</td>
<td>5.091</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.243</td>
<td>3.149</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.493</td>
<td>1.497</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C49</td>
<td>91.67%</td>
</tr>
<tr>
<td>R30C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R36C3</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R7C46</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R42C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R32C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C36</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_3m6 -period 277.778 -waveform {0 138.889} [get_ports {ex_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {vdp4/clk_135}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdramp -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {vdp4/clk_sdramp}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdram -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {vdp4/clk_sdram}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
