
VMS semestralka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdfc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800bf84  0800bf84  0001bf84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bffc  0800bffc  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  0800bffc  0800bffc  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bffc  0800bffc  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bffc  0800bffc  0001bffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c000  0800c000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  0800c004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020180  2**0
                  CONTENTS
 10 .bss          00001398  20000180  20000180  00020180  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001518  20001518  00020180  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015e76  00000000  00000000  000201f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000036bb  00000000  00000000  00036069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001288  00000000  00000000  00039728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e21  00000000  00000000  0003a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000210fc  00000000  00000000  0003b7d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018bd9  00000000  00000000  0005c8cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bfa03  00000000  00000000  000754a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004cb4  00000000  00000000  00134eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00139b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000180 	.word	0x20000180
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bf6c 	.word	0x0800bf6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000184 	.word	0x20000184
 80001c4:	0800bf6c 	.word	0x0800bf6c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
	if (htim == &htim17)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	4a26      	ldr	r2, [pc, #152]	; (800027c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d10d      	bne.n	8000204 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		HAL_GPIO_TogglePin(LD10_GPIO_Port, LD10_Pin);
 80001e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ec:	4824      	ldr	r0, [pc, #144]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80001ee:	f002 ffa3 	bl	8003138 <HAL_GPIO_TogglePin>
		tim17 = HAL_GPIO_ReadPin(LD10_GPIO_Port, LD10_Pin);
 80001f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f6:	4822      	ldr	r0, [pc, #136]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80001f8:	f002 ff6e 	bl	80030d8 <HAL_GPIO_ReadPin>
 80001fc:	4603      	mov	r3, r0
 80001fe:	461a      	mov	r2, r3
 8000200:	4b20      	ldr	r3, [pc, #128]	; (8000284 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000202:	601a      	str	r2, [r3, #0]
	}
	if (htim == &htim16)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	4a20      	ldr	r2, [pc, #128]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000208:	4293      	cmp	r3, r2
 800020a:	d10b      	bne.n	8000224 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		HAL_GPIO_TogglePin(LD9_GPIO_Port, LD9_Pin);
 800020c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000210:	481b      	ldr	r0, [pc, #108]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000212:	f002 ff91 	bl	8003138 <HAL_GPIO_TogglePin>

		RPM=pulsu;
 8000216:	4b1d      	ldr	r3, [pc, #116]	; (800028c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000218:	881a      	ldrh	r2, [r3, #0]
 800021a:	4b1d      	ldr	r3, [pc, #116]	; (8000290 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800021c:	801a      	strh	r2, [r3, #0]
		pulsu=0;
 800021e:	4b1b      	ldr	r3, [pc, #108]	; (800028c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000220:	2200      	movs	r2, #0
 8000222:	801a      	strh	r2, [r3, #0]
	}
	if (htim == &htim2)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000228:	4293      	cmp	r3, r2
 800022a:	d122      	bne.n	8000272 <HAL_TIM_PeriodElapsedCallback+0x9a>
	{
		HAL_GPIO_TogglePin(LD8_GPIO_Port, LD8_Pin);
 800022c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000230:	4813      	ldr	r0, [pc, #76]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000232:	f002 ff81 	bl	8003138 <HAL_GPIO_TogglePin>
		tim2 = HAL_GPIO_ReadPin(LD8_GPIO_Port, LD8_Pin);
 8000236:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800023a:	4811      	ldr	r0, [pc, #68]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800023c:	f002 ff4c 	bl	80030d8 <HAL_GPIO_ReadPin>
 8000240:	4603      	mov	r3, r0
 8000242:	461a      	mov	r2, r3
 8000244:	4b14      	ldr	r3, [pc, #80]	; (8000298 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000246:	601a      	str	r2, [r3, #0]
		tim2 += 9;
 8000248:	4b13      	ldr	r3, [pc, #76]	; (8000298 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	3309      	adds	r3, #9
 800024e:	4a12      	ldr	r2, [pc, #72]	; (8000298 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000250:	6013      	str	r3, [r2, #0]

		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000256:	480a      	ldr	r0, [pc, #40]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000258:	f002 ff6e 	bl	8003138 <HAL_GPIO_TogglePin>
		tim2_ch2 = 1 + 3;
 800025c:	4b0f      	ldr	r3, [pc, #60]	; (800029c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800025e:	2204      	movs	r2, #4
 8000260:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 8000262:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000266:	4806      	ldr	r0, [pc, #24]	; (8000280 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000268:	f002 ff66 	bl	8003138 <HAL_GPIO_TogglePin>
		tim2_ch4 = 1 + 6;
 800026c:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800026e:	2207      	movs	r2, #7
 8000270:	601a      	str	r2, [r3, #0]
	}
}
 8000272:	bf00      	nop
 8000274:	3708      	adds	r7, #8
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	200002d4 	.word	0x200002d4
 8000280:	48001000 	.word	0x48001000
 8000284:	20000320 	.word	0x20000320
 8000288:	20000288 	.word	0x20000288
 800028c:	20000334 	.word	0x20000334
 8000290:	20000336 	.word	0x20000336
 8000294:	2000023c 	.word	0x2000023c
 8000298:	20000324 	.word	0x20000324
 800029c:	20000328 	.word	0x20000328
 80002a0:	2000032c 	.word	0x2000032c

080002a4 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	4a0f      	ldr	r2, [pc, #60]	; (80002ec <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 80002b0:	4293      	cmp	r3, r2
 80002b2:	d117      	bne.n	80002e4 <HAL_TIM_PWM_PulseFinishedCallback+0x40>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	7f1b      	ldrb	r3, [r3, #28]
 80002b8:	2b02      	cmp	r3, #2
 80002ba:	d107      	bne.n	80002cc <HAL_TIM_PWM_PulseFinishedCallback+0x28>
		{
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80002bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002c0:	480b      	ldr	r0, [pc, #44]	; (80002f0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80002c2:	f002 ff39 	bl	8003138 <HAL_GPIO_TogglePin>
			tim2_ch2 = 3;
 80002c6:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 80002c8:	2203      	movs	r2, #3
 80002ca:	601a      	str	r2, [r3, #0]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	7f1b      	ldrb	r3, [r3, #28]
 80002d0:	2b08      	cmp	r3, #8
 80002d2:	d107      	bne.n	80002e4 <HAL_TIM_PWM_PulseFinishedCallback+0x40>
		{
			HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 80002d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002d8:	4805      	ldr	r0, [pc, #20]	; (80002f0 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 80002da:	f002 ff2d 	bl	8003138 <HAL_GPIO_TogglePin>
			tim2_ch4 = 6;
 80002de:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80002e0:	2206      	movs	r2, #6
 80002e2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80002e4:	bf00      	nop
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	2000023c 	.word	0x2000023c
 80002f0:	48001000 	.word	0x48001000
 80002f4:	20000328 	.word	0x20000328
 80002f8:	2000032c 	.word	0x2000032c

080002fc <dutyCycle>:

uint16_t dutyCycle(uint8_t adc, uint16_t period)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b087      	sub	sp, #28
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	460a      	mov	r2, r1
 8000306:	71fb      	strb	r3, [r7, #7]
 8000308:	4613      	mov	r3, r2
 800030a:	80bb      	strh	r3, [r7, #4]
	uint8_t min = 211;
 800030c:	23d3      	movs	r3, #211	; 0xd3
 800030e:	74fb      	strb	r3, [r7, #19]
	float max = 255 - min;
 8000310:	7cfb      	ldrb	r3, [r7, #19]
 8000312:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8000316:	ee07 3a90 	vmov	s15, r3
 800031a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800031e:	edc7 7a03 	vstr	s15, [r7, #12]
	float val = adc - min;
 8000322:	79fa      	ldrb	r2, [r7, #7]
 8000324:	7cfb      	ldrb	r3, [r7, #19]
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	ee07 3a90 	vmov	s15, r3
 800032c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000330:	edc7 7a05 	vstr	s15, [r7, #20]

	if (val < 0){val = 0;}
 8000334:	edd7 7a05 	vldr	s15, [r7, #20]
 8000338:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800033c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000340:	d502      	bpl.n	8000348 <dutyCycle+0x4c>
 8000342:	f04f 0300 	mov.w	r3, #0
 8000346:	617b      	str	r3, [r7, #20]
	if (adc >= 252){val = max;} //pri spatnem kontaktu nedosahne na max
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	2bfb      	cmp	r3, #251	; 0xfb
 800034c:	d901      	bls.n	8000352 <dutyCycle+0x56>
 800034e:	68fb      	ldr	r3, [r7, #12]
 8000350:	617b      	str	r3, [r7, #20]

	float proc = val / max;
 8000352:	edd7 6a05 	vldr	s13, [r7, #20]
 8000356:	ed97 7a03 	vldr	s14, [r7, #12]
 800035a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800035e:	edc7 7a02 	vstr	s15, [r7, #8]
	p = proc * 100;
 8000362:	edd7 7a02 	vldr	s15, [r7, #8]
 8000366:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800039c <dutyCycle+0xa0>
 800036a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <dutyCycle+0xa4>)
 8000370:	edc3 7a00 	vstr	s15, [r3]
	return proc * period;
 8000374:	88bb      	ldrh	r3, [r7, #4]
 8000376:	ee07 3a90 	vmov	s15, r3
 800037a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800037e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800038a:	ee17 3a90 	vmov	r3, s15
 800038e:	b29b      	uxth	r3, r3
}
 8000390:	4618      	mov	r0, r3
 8000392:	371c      	adds	r7, #28
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	42c80000 	.word	0x42c80000
 80003a0:	2000033c 	.word	0x2000033c

080003a4 <updateDuty>:

void updateDuty(uint16_t duty)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	4603      	mov	r3, r0
 80003ac:	80fb      	strh	r3, [r7, #6]
	if (smer_otaceni == DOPRAVA)
 80003ae:	4b0e      	ldr	r3, [pc, #56]	; (80003e8 <updateDuty+0x44>)
 80003b0:	f993 3000 	ldrsb.w	r3, [r3]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d108      	bne.n	80003ca <updateDuty+0x26>
	{
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_2,duty);
 80003b8:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <updateDuty+0x48>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	88fa      	ldrh	r2, [r7, #6]
 80003be:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_4,0);
 80003c0:	4b0a      	ldr	r3, [pc, #40]	; (80003ec <updateDuty+0x48>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2200      	movs	r2, #0
 80003c6:	641a      	str	r2, [r3, #64]	; 0x40
	else
	{
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_2,0);
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_4,duty);
	}
}
 80003c8:	e007      	b.n	80003da <updateDuty+0x36>
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_2,0);
 80003ca:	4b08      	ldr	r3, [pc, #32]	; (80003ec <updateDuty+0x48>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2200      	movs	r2, #0
 80003d0:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_4,duty);
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <updateDuty+0x48>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	88fa      	ldrh	r2, [r7, #6]
 80003d8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80003da:	bf00      	nop
 80003dc:	370c      	adds	r7, #12
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	20000000 	.word	0x20000000
 80003ec:	2000023c 	.word	0x2000023c

080003f0 <zmenSmer>:
void zmenSmer()
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	if (smer_otaceni == DOPRAVA)
 80003f4:	4b09      	ldr	r3, [pc, #36]	; (800041c <zmenSmer+0x2c>)
 80003f6:	f993 3000 	ldrsb.w	r3, [r3]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d103      	bne.n	8000406 <zmenSmer+0x16>
	{
		smer_otaceni = DOLEVA;
 80003fe:	4b07      	ldr	r3, [pc, #28]	; (800041c <zmenSmer+0x2c>)
 8000400:	22ff      	movs	r2, #255	; 0xff
 8000402:	701a      	strb	r2, [r3, #0]
 8000404:	e002      	b.n	800040c <zmenSmer+0x1c>
	}
	else
	{
		smer_otaceni = DOPRAVA;
 8000406:	4b05      	ldr	r3, [pc, #20]	; (800041c <zmenSmer+0x2c>)
 8000408:	2201      	movs	r2, #1
 800040a:	701a      	strb	r2, [r3, #0]
	}

	updateDuty(duty);
 800040c:	4b04      	ldr	r3, [pc, #16]	; (8000420 <zmenSmer+0x30>)
 800040e:	881b      	ldrh	r3, [r3, #0]
 8000410:	4618      	mov	r0, r3
 8000412:	f7ff ffc7 	bl	80003a4 <updateDuty>
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	20000000 	.word	0x20000000
 8000420:	2000033a 	.word	0x2000033a

08000424 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b084      	sub	sp, #16
 8000428:	af00      	add	r7, sp, #0
 800042a:	4603      	mov	r3, r0
 800042c:	80fb      	strh	r3, [r7, #6]
	GPIO_PinState B1_old=HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800042e:	2101      	movs	r1, #1
 8000430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000434:	f002 fe50 	bl	80030d8 <HAL_GPIO_ReadPin>
 8000438:	4603      	mov	r3, r0
 800043a:	73fb      	strb	r3, [r7, #15]
	if ( B1_old== 1)
 800043c:	7bfb      	ldrb	r3, [r7, #15]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d101      	bne.n	8000446 <HAL_GPIO_EXTI_Callback+0x22>
	{
		zmenSmer();
 8000442:	f7ff ffd5 	bl	80003f0 <zmenSmer>
	}
}
 8000446:	bf00      	nop
 8000448:	3710      	adds	r7, #16
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <dec_ascii>:

void dec_ascii(uint16_t dec, char ret[],uint8_t len)
{
 8000450:	b480      	push	{r7}
 8000452:	b087      	sub	sp, #28
 8000454:	af00      	add	r7, sp, #0
 8000456:	4603      	mov	r3, r0
 8000458:	6039      	str	r1, [r7, #0]
 800045a:	80fb      	strh	r3, [r7, #6]
 800045c:	4613      	mov	r3, r2
 800045e:	717b      	strb	r3, [r7, #5]
	uint16_t temp = dec;
 8000460:	88fb      	ldrh	r3, [r7, #6]
 8000462:	82fb      	strh	r3, [r7, #22]
	uint8_t a=0;
 8000464:	2300      	movs	r3, #0
 8000466:	73bb      	strb	r3, [r7, #14]
	uint16_t rad = 1;
 8000468:	2301      	movs	r3, #1
 800046a:	82bb      	strh	r3, [r7, #20]

	for(int i=1;i<len;i++){rad*=10;}
 800046c:	2301      	movs	r3, #1
 800046e:	613b      	str	r3, [r7, #16]
 8000470:	e008      	b.n	8000484 <dec_ascii+0x34>
 8000472:	8abb      	ldrh	r3, [r7, #20]
 8000474:	461a      	mov	r2, r3
 8000476:	0092      	lsls	r2, r2, #2
 8000478:	4413      	add	r3, r2
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	82bb      	strh	r3, [r7, #20]
 800047e:	693b      	ldr	r3, [r7, #16]
 8000480:	3301      	adds	r3, #1
 8000482:	613b      	str	r3, [r7, #16]
 8000484:	797b      	ldrb	r3, [r7, #5]
 8000486:	693a      	ldr	r2, [r7, #16]
 8000488:	429a      	cmp	r2, r3
 800048a:	dbf2      	blt.n	8000472 <dec_ascii+0x22>

	for(uint8_t i=0;i<len;i++)
 800048c:	2300      	movs	r3, #0
 800048e:	73fb      	strb	r3, [r7, #15]
 8000490:	e01e      	b.n	80004d0 <dec_ascii+0x80>
	{
		a=temp/rad;
 8000492:	8afa      	ldrh	r2, [r7, #22]
 8000494:	8abb      	ldrh	r3, [r7, #20]
 8000496:	fbb2 f3f3 	udiv	r3, r2, r3
 800049a:	b29b      	uxth	r3, r3
 800049c:	73bb      	strb	r3, [r7, #14]
		ret[i]=a+48;//48 = '0' v ASCII
 800049e:	7bfb      	ldrb	r3, [r7, #15]
 80004a0:	683a      	ldr	r2, [r7, #0]
 80004a2:	4413      	add	r3, r2
 80004a4:	7bba      	ldrb	r2, [r7, #14]
 80004a6:	3230      	adds	r2, #48	; 0x30
 80004a8:	b2d2      	uxtb	r2, r2
 80004aa:	701a      	strb	r2, [r3, #0]
		temp=temp-a*rad;
 80004ac:	7bbb      	ldrb	r3, [r7, #14]
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	8aba      	ldrh	r2, [r7, #20]
 80004b2:	fb12 f303 	smulbb	r3, r2, r3
 80004b6:	b29b      	uxth	r3, r3
 80004b8:	8afa      	ldrh	r2, [r7, #22]
 80004ba:	1ad3      	subs	r3, r2, r3
 80004bc:	82fb      	strh	r3, [r7, #22]

		rad/=10;
 80004be:	8abb      	ldrh	r3, [r7, #20]
 80004c0:	4a09      	ldr	r2, [pc, #36]	; (80004e8 <dec_ascii+0x98>)
 80004c2:	fba2 2303 	umull	r2, r3, r2, r3
 80004c6:	08db      	lsrs	r3, r3, #3
 80004c8:	82bb      	strh	r3, [r7, #20]
	for(uint8_t i=0;i<len;i++)
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	3301      	adds	r3, #1
 80004ce:	73fb      	strb	r3, [r7, #15]
 80004d0:	7bfa      	ldrb	r2, [r7, #15]
 80004d2:	797b      	ldrb	r3, [r7, #5]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d3dc      	bcc.n	8000492 <dec_ascii+0x42>
	}
}
 80004d8:	bf00      	nop
 80004da:	bf00      	nop
 80004dc:	371c      	adds	r7, #28
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	cccccccd 	.word	0xcccccccd

080004ec <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	if(hadc==&hadc3)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	4a12      	ldr	r2, [pc, #72]	; (8000540 <HAL_ADC_ConvCpltCallback+0x54>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d11c      	bne.n	8000536 <HAL_ADC_ConvCpltCallback+0x4a>
	{
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 80004fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000500:	4810      	ldr	r0, [pc, #64]	; (8000544 <HAL_ADC_ConvCpltCallback+0x58>)
 8000502:	f002 fe19 	bl	8003138 <HAL_GPIO_TogglePin>
		adc_comp = HAL_GPIO_ReadPin(LD5_GPIO_Port, LD5_Pin)+12;
 8000506:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800050a:	480e      	ldr	r0, [pc, #56]	; (8000544 <HAL_ADC_ConvCpltCallback+0x58>)
 800050c:	f002 fde4 	bl	80030d8 <HAL_GPIO_ReadPin>
 8000510:	4603      	mov	r3, r0
 8000512:	330c      	adds	r3, #12
 8000514:	b2da      	uxtb	r2, r3
 8000516:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <HAL_ADC_ConvCpltCallback+0x5c>)
 8000518:	701a      	strb	r2, [r3, #0]

		uint16_t puls_new=HAL_ADC_GetValue(&hadc3);
 800051a:	4809      	ldr	r0, [pc, #36]	; (8000540 <HAL_ADC_ConvCpltCallback+0x54>)
 800051c:	f001 fad8 	bl	8001ad0 <HAL_ADC_GetValue>
 8000520:	4603      	mov	r3, r0
 8000522:	81fb      	strh	r3, [r7, #14]
		puls_old=puls_new;
 8000524:	4a09      	ldr	r2, [pc, #36]	; (800054c <HAL_ADC_ConvCpltCallback+0x60>)
 8000526:	89fb      	ldrh	r3, [r7, #14]
 8000528:	8013      	strh	r3, [r2, #0]

		pulsu++;
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <HAL_ADC_ConvCpltCallback+0x64>)
 800052c:	881b      	ldrh	r3, [r3, #0]
 800052e:	3301      	adds	r3, #1
 8000530:	b29a      	uxth	r2, r3
 8000532:	4b07      	ldr	r3, [pc, #28]	; (8000550 <HAL_ADC_ConvCpltCallback+0x64>)
 8000534:	801a      	strh	r2, [r3, #0]
	}
}
 8000536:	bf00      	nop
 8000538:	3710      	adds	r7, #16
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	200001ec 	.word	0x200001ec
 8000544:	48001000 	.word	0x48001000
 8000548:	20000330 	.word	0x20000330
 800054c:	20000332 	.word	0x20000332
 8000550:	20000334 	.word	0x20000334

08000554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055a:	f000 fcd1 	bl	8000f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055e:	f000 f877 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000562:	f000 fa85 	bl	8000a70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000566:	f000 f8cf 	bl	8000708 <MX_ADC1_Init>
  MX_ADC3_Init();
 800056a:	f000 f93d 	bl	80007e8 <MX_ADC3_Init>
  MX_TIM17_Init();
 800056e:	f000 fa57 	bl	8000a20 <MX_TIM17_Init>
  MX_USB_DEVICE_Init();
 8000572:	f00b f805 	bl	800b580 <MX_USB_DEVICE_Init>
  MX_TIM16_Init();
 8000576:	f000 fa2b 	bl	80009d0 <MX_TIM16_Init>
  MX_TIM2_Init();
 800057a:	f000 f9a7 	bl	80008cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_2);
 800057e:	2104      	movs	r1, #4
 8000580:	482c      	ldr	r0, [pc, #176]	; (8000634 <main+0xe0>)
 8000582:	f005 ffdd 	bl	8006540 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_4);
 8000586:	210c      	movs	r1, #12
 8000588:	482a      	ldr	r0, [pc, #168]	; (8000634 <main+0xe0>)
 800058a:	f005 ffd9 	bl	8006540 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2); //pro kontrolu
 800058e:	4829      	ldr	r0, [pc, #164]	; (8000634 <main+0xe0>)
 8000590:	f005 ff0a 	bl	80063a8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim17);
 8000594:	4828      	ldr	r0, [pc, #160]	; (8000638 <main+0xe4>)
 8000596:	f005 ff07 	bl	80063a8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);
 800059a:	4828      	ldr	r0, [pc, #160]	; (800063c <main+0xe8>)
 800059c:	f005 ff04 	bl	80063a8 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_IT(&hadc3);
 80005a0:	4827      	ldr	r0, [pc, #156]	; (8000640 <main+0xec>)
 80005a2:	f001 f955 	bl	8001850 <HAL_ADC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//HAL_StatusTypeDef s=HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
	while (1)
	{
		HAL_ADC_Start(&hadc1);
 80005a6:	4827      	ldr	r0, [pc, #156]	; (8000644 <main+0xf0>)
 80005a8:	f000 ff04 	bl	80013b4 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 80005ac:	210a      	movs	r1, #10
 80005ae:	4825      	ldr	r0, [pc, #148]	; (8000644 <main+0xf0>)
 80005b0:	f001 f84c 	bl	800164c <HAL_ADC_PollForConversion>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d106      	bne.n	80005c8 <main+0x74>
		{
			adc_hod = HAL_ADC_GetValue(&hadc1);
 80005ba:	4822      	ldr	r0, [pc, #136]	; (8000644 <main+0xf0>)
 80005bc:	f001 fa88 	bl	8001ad0 <HAL_ADC_GetValue>
 80005c0:	4603      	mov	r3, r0
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	4b20      	ldr	r3, [pc, #128]	; (8000648 <main+0xf4>)
 80005c6:	701a      	strb	r2, [r3, #0]
		}
		HAL_ADC_Stop(&hadc1);
 80005c8:	481e      	ldr	r0, [pc, #120]	; (8000644 <main+0xf0>)
 80005ca:	f001 f809 	bl	80015e0 <HAL_ADC_Stop>
		duty = dutyCycle(adc_hod, 1000);
 80005ce:	4b1e      	ldr	r3, [pc, #120]	; (8000648 <main+0xf4>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005d6:	4618      	mov	r0, r3
 80005d8:	f7ff fe90 	bl	80002fc <dutyCycle>
 80005dc:	4603      	mov	r3, r0
 80005de:	461a      	mov	r2, r3
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <main+0xf8>)
 80005e2:	801a      	strh	r2, [r3, #0]
		updateDuty(duty);
 80005e4:	4b19      	ldr	r3, [pc, #100]	; (800064c <main+0xf8>)
 80005e6:	881b      	ldrh	r3, [r3, #0]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff fedb 	bl	80003a4 <updateDuty>

		char bufferADC[4]={1,1,1,1};
 80005ee:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
 80005f2:	60fb      	str	r3, [r7, #12]
		dec_ascii(adc_hod, bufferADC,4);
 80005f4:	4b14      	ldr	r3, [pc, #80]	; (8000648 <main+0xf4>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	f107 010c 	add.w	r1, r7, #12
 80005fe:	2204      	movs	r2, #4
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff ff25 	bl	8000450 <dec_ascii>
		uint8_t bufferADC_[6]={bufferADC[0],bufferADC[1],bufferADC[2],bufferADC[3],'\r','\n'};
 8000606:	7b3b      	ldrb	r3, [r7, #12]
 8000608:	713b      	strb	r3, [r7, #4]
 800060a:	7b7b      	ldrb	r3, [r7, #13]
 800060c:	717b      	strb	r3, [r7, #5]
 800060e:	7bbb      	ldrb	r3, [r7, #14]
 8000610:	71bb      	strb	r3, [r7, #6]
 8000612:	7bfb      	ldrb	r3, [r7, #15]
 8000614:	71fb      	strb	r3, [r7, #7]
 8000616:	230d      	movs	r3, #13
 8000618:	723b      	strb	r3, [r7, #8]
 800061a:	230a      	movs	r3, #10
 800061c:	727b      	strb	r3, [r7, #9]
		//uint8_t bufferADC_[5]="ABC\r\n";
		CDC_Transmit_FS(bufferADC_,strlen(bufferADC_));
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff fdd1 	bl	80001c8 <strlen>
 8000626:	4602      	mov	r2, r0
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	4611      	mov	r1, r2
 800062c:	4618      	mov	r0, r3
 800062e:	f00b f865 	bl	800b6fc <CDC_Transmit_FS>
	{
 8000632:	e7b8      	b.n	80005a6 <main+0x52>
 8000634:	2000023c 	.word	0x2000023c
 8000638:	200002d4 	.word	0x200002d4
 800063c:	20000288 	.word	0x20000288
 8000640:	200001ec 	.word	0x200001ec
 8000644:	2000019c 	.word	0x2000019c
 8000648:	20000338 	.word	0x20000338
 800064c:	2000033a 	.word	0x2000033a

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b09e      	sub	sp, #120	; 0x78
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800065a:	2228      	movs	r2, #40	; 0x28
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f00b fc58 	bl	800bf14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000674:	463b      	mov	r3, r7
 8000676:	223c      	movs	r2, #60	; 0x3c
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f00b fc4a 	bl	800bf14 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000680:	2301      	movs	r3, #1
 8000682:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000684:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000688:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068e:	2301      	movs	r3, #1
 8000690:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000696:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800069c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80006a0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006a6:	4618      	mov	r0, r3
 80006a8:	f004 fa52 	bl	8004b50 <HAL_RCC_OscConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006b2:	f000 fa57 	bl	8000b64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b6:	230f      	movs	r3, #15
 80006b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2302      	movs	r3, #2
 80006bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006cc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006d0:	2101      	movs	r1, #1
 80006d2:	4618      	mov	r0, r3
 80006d4:	f005 fa7a 	bl	8005bcc <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006de:	f000 fa41 	bl	8000b64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80006e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80006e6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80006e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ec:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ee:	463b      	mov	r3, r7
 80006f0:	4618      	mov	r0, r3
 80006f2:	f005 fc51 	bl	8005f98 <HAL_RCCEx_PeriphCLKConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80006fc:	f000 fa32 	bl	8000b64 <Error_Handler>
  }
}
 8000700:	bf00      	nop
 8000702:	3778      	adds	r7, #120	; 0x78
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	; 0x28
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800070e:	f107 031c 	add.w	r3, r7, #28
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]
 8000728:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800072a:	4b2e      	ldr	r3, [pc, #184]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800072c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000730:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000732:	4b2c      	ldr	r3, [pc, #176]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000734:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000738:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800073a:	4b2a      	ldr	r3, [pc, #168]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800073c:	2210      	movs	r2, #16
 800073e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000740:	4b28      	ldr	r3, [pc, #160]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000746:	4b27      	ldr	r3, [pc, #156]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000748:	2200      	movs	r2, #0
 800074a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b25      	ldr	r3, [pc, #148]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000754:	4b23      	ldr	r3, [pc, #140]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800075a:	4b22      	ldr	r3, [pc, #136]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800075c:	2201      	movs	r2, #1
 800075e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000760:	4b20      	ldr	r3, [pc, #128]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000766:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000768:	2201      	movs	r2, #1
 800076a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800076c:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800076e:	2200      	movs	r2, #0
 8000770:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000774:	4b1b      	ldr	r3, [pc, #108]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000776:	2204      	movs	r2, #4
 8000778:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800077a:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <MX_ADC1_Init+0xdc>)
 800077c:	2200      	movs	r2, #0
 800077e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000782:	2200      	movs	r2, #0
 8000784:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000786:	4817      	ldr	r0, [pc, #92]	; (80007e4 <MX_ADC1_Init+0xdc>)
 8000788:	f000 fc34 	bl	8000ff4 <HAL_ADC_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000792:	f000 f9e7 	bl	8000b64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000796:	2300      	movs	r3, #0
 8000798:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	4810      	ldr	r0, [pc, #64]	; (80007e4 <MX_ADC1_Init+0xdc>)
 80007a2:	f001 ff9b 	bl	80026dc <HAL_ADCEx_MultiModeConfigChannel>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80007ac:	f000 f9da 	bl	8000b64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b4:	2301      	movs	r3, #1
 80007b6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b8:	2300      	movs	r3, #0
 80007ba:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007bc:	2300      	movs	r3, #0
 80007be:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	4619      	mov	r1, r3
 80007cc:	4805      	ldr	r0, [pc, #20]	; (80007e4 <MX_ADC1_Init+0xdc>)
 80007ce:	f001 fc9b 	bl	8002108 <HAL_ADC_ConfigChannel>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80007d8:	f000 f9c4 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007dc:	bf00      	nop
 80007de:	3728      	adds	r7, #40	; 0x28
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	2000019c 	.word	0x2000019c

080007e8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
 8000808:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800080a:	4b2e      	ldr	r3, [pc, #184]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800080c:	4a2e      	ldr	r2, [pc, #184]	; (80008c8 <MX_ADC3_Init+0xe0>)
 800080e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000810:	4b2c      	ldr	r3, [pc, #176]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000812:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000816:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000818:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800081e:	4b29      	ldr	r3, [pc, #164]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000824:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000826:	2201      	movs	r2, #1
 8000828:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800082a:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000832:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000834:	2200      	movs	r2, #0
 8000836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000838:	4b22      	ldr	r3, [pc, #136]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800083a:	2201      	movs	r2, #1
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083e:	4b21      	ldr	r3, [pc, #132]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000844:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000846:	2201      	movs	r2, #1
 8000848:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800084a:	4b1e      	ldr	r3, [pc, #120]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800084c:	2200      	movs	r2, #0
 800084e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000854:	2204      	movs	r2, #4
 8000856:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000858:	4b1a      	ldr	r3, [pc, #104]	; (80008c4 <MX_ADC3_Init+0xdc>)
 800085a:	2200      	movs	r2, #0
 800085c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800085e:	4b19      	ldr	r3, [pc, #100]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000860:	2200      	movs	r2, #0
 8000862:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000864:	4817      	ldr	r0, [pc, #92]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000866:	f000 fbc5 	bl	8000ff4 <HAL_ADC_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 8000870:	f000 f978 	bl	8000b64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	4619      	mov	r1, r3
 800087e:	4811      	ldr	r0, [pc, #68]	; (80008c4 <MX_ADC3_Init+0xdc>)
 8000880:	f001 ff2c 	bl	80026dc <HAL_ADCEx_MultiModeConfigChannel>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_ADC3_Init+0xa6>
  {
    Error_Handler();
 800088a:	f000 f96b 	bl	8000b64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800088e:	2301      	movs	r3, #1
 8000890:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000892:	2301      	movs	r3, #1
 8000894:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	4619      	mov	r1, r3
 80008aa:	4806      	ldr	r0, [pc, #24]	; (80008c4 <MX_ADC3_Init+0xdc>)
 80008ac:	f001 fc2c 	bl	8002108 <HAL_ADC_ConfigChannel>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_ADC3_Init+0xd2>
  {
    Error_Handler();
 80008b6:	f000 f955 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	3728      	adds	r7, #40	; 0x28
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200001ec 	.word	0x200001ec
 80008c8:	50000400 	.word	0x50000400

080008cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08e      	sub	sp, #56	; 0x38
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008ec:	463b      	mov	r3, r7
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]
 80008fa:	615a      	str	r2, [r3, #20]
 80008fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008fe:	4b33      	ldr	r3, [pc, #204]	; (80009cc <MX_TIM2_Init+0x100>)
 8000900:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000904:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48000;
 8000906:	4b31      	ldr	r3, [pc, #196]	; (80009cc <MX_TIM2_Init+0x100>)
 8000908:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800090c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090e:	4b2f      	ldr	r3, [pc, #188]	; (80009cc <MX_TIM2_Init+0x100>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000914:	4b2d      	ldr	r3, [pc, #180]	; (80009cc <MX_TIM2_Init+0x100>)
 8000916:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800091a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800091c:	4b2b      	ldr	r3, [pc, #172]	; (80009cc <MX_TIM2_Init+0x100>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000922:	4b2a      	ldr	r3, [pc, #168]	; (80009cc <MX_TIM2_Init+0x100>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000928:	4828      	ldr	r0, [pc, #160]	; (80009cc <MX_TIM2_Init+0x100>)
 800092a:	f005 fce5 	bl	80062f8 <HAL_TIM_Base_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000934:	f000 f916 	bl	8000b64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800093c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800093e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000942:	4619      	mov	r1, r3
 8000944:	4821      	ldr	r0, [pc, #132]	; (80009cc <MX_TIM2_Init+0x100>)
 8000946:	f006 f97b 	bl	8006c40 <HAL_TIM_ConfigClockSource>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000950:	f000 f908 	bl	8000b64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000954:	481d      	ldr	r0, [pc, #116]	; (80009cc <MX_TIM2_Init+0x100>)
 8000956:	f005 fd91 	bl	800647c <HAL_TIM_PWM_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000960:	f000 f900 	bl	8000b64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	4816      	ldr	r0, [pc, #88]	; (80009cc <MX_TIM2_Init+0x100>)
 8000974:	f006 fe72 	bl	800765c <HAL_TIMEx_MasterConfigSynchronization>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800097e:	f000 f8f1 	bl	8000b64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000982:	2360      	movs	r3, #96	; 0x60
 8000984:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000992:	463b      	mov	r3, r7
 8000994:	2204      	movs	r2, #4
 8000996:	4619      	mov	r1, r3
 8000998:	480c      	ldr	r0, [pc, #48]	; (80009cc <MX_TIM2_Init+0x100>)
 800099a:	f006 f83d 	bl	8006a18 <HAL_TIM_PWM_ConfigChannel>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80009a4:	f000 f8de 	bl	8000b64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009a8:	463b      	mov	r3, r7
 80009aa:	220c      	movs	r2, #12
 80009ac:	4619      	mov	r1, r3
 80009ae:	4807      	ldr	r0, [pc, #28]	; (80009cc <MX_TIM2_Init+0x100>)
 80009b0:	f006 f832 	bl	8006a18 <HAL_TIM_PWM_ConfigChannel>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80009ba:	f000 f8d3 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009be:	4803      	ldr	r0, [pc, #12]	; (80009cc <MX_TIM2_Init+0x100>)
 80009c0:	f000 f9c8 	bl	8000d54 <HAL_TIM_MspPostInit>

}
 80009c4:	bf00      	nop
 80009c6:	3738      	adds	r7, #56	; 0x38
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2000023c 	.word	0x2000023c

080009d0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80009d4:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009d6:	4a11      	ldr	r2, [pc, #68]	; (8000a1c <MX_TIM16_Init+0x4c>)
 80009d8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48000;
 80009da:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009dc:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80009e0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009ee:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_TIM16_Init+0x48>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <MX_TIM16_Init+0x48>)
 8000a04:	f005 fc78 	bl	80062f8 <HAL_TIM_Base_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8000a0e:	f000 f8a9 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000288 	.word	0x20000288
 8000a1c:	40014400 	.word	0x40014400

08000a20 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a26:	4a11      	ldr	r2, [pc, #68]	; (8000a6c <MX_TIM17_Init+0x4c>)
 8000a28:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48000;
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a2c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000a30:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000;
 8000a38:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a3e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a40:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_TIM17_Init+0x48>)
 8000a54:	f005 fc50 	bl	80062f8 <HAL_TIM_Base_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8000a5e:	f000 f881 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200002d4 	.word	0x200002d4
 8000a6c:	40014800 	.word	0x40014800

08000a70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08a      	sub	sp, #40	; 0x28
 8000a74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
 8000a7e:	605a      	str	r2, [r3, #4]
 8000a80:	609a      	str	r2, [r3, #8]
 8000a82:	60da      	str	r2, [r3, #12]
 8000a84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a86:	4b35      	ldr	r3, [pc, #212]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	4a34      	ldr	r2, [pc, #208]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000a8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a90:	6153      	str	r3, [r2, #20]
 8000a92:	4b32      	ldr	r3, [pc, #200]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000a94:	695b      	ldr	r3, [r3, #20]
 8000a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b2f      	ldr	r3, [pc, #188]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	4a2e      	ldr	r2, [pc, #184]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa8:	6153      	str	r3, [r2, #20]
 8000aaa:	4b2c      	ldr	r3, [pc, #176]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b29      	ldr	r3, [pc, #164]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	4a28      	ldr	r2, [pc, #160]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ac0:	6153      	str	r3, [r2, #20]
 8000ac2:	4b26      	ldr	r3, [pc, #152]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000ac4:	695b      	ldr	r3, [r3, #20]
 8000ac6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ace:	4b23      	ldr	r3, [pc, #140]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000ad0:	695b      	ldr	r3, [r3, #20]
 8000ad2:	4a22      	ldr	r2, [pc, #136]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000ad4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ad8:	6153      	str	r3, [r2, #20]
 8000ada:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae6:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	4a1c      	ldr	r2, [pc, #112]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000aec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000af0:	6153      	str	r3, [r2, #20]
 8000af2:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <MX_GPIO_Init+0xec>)
 8000af4:	695b      	ldr	r3, [r3, #20]
 8000af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000b04:	4816      	ldr	r0, [pc, #88]	; (8000b60 <MX_GPIO_Init+0xf0>)
 8000b06:	f002 faff 	bl	8003108 <HAL_GPIO_WritePin>
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b14:	2302      	movs	r3, #2
 8000b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b22:	f002 f95f 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD7_Pin
                           LD9_Pin LD10_Pin LD8_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 8000b26:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000b2a:	617b      	str	r3, [r7, #20]
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b34:	2300      	movs	r3, #0
 8000b36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4808      	ldr	r0, [pc, #32]	; (8000b60 <MX_GPIO_Init+0xf0>)
 8000b40:	f002 f950 	bl	8002de4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2100      	movs	r1, #0
 8000b48:	2006      	movs	r0, #6
 8000b4a:	f002 f914 	bl	8002d76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b4e:	2006      	movs	r0, #6
 8000b50:	f002 f92d 	bl	8002dae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b54:	bf00      	nop
 8000b56:	3728      	adds	r7, #40	; 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48001000 	.word	0x48001000

08000b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b68:	b672      	cpsid	i
}
 8000b6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b6c:	e7fe      	b.n	8000b6c <Error_Handler+0x8>
	...

08000b70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	6193      	str	r3, [r2, #24]
 8000b82:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b84:	699b      	ldr	r3, [r3, #24]
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	61d3      	str	r3, [r2, #28]
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f002 f8da 	bl	8002d60 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08c      	sub	sp, #48	; 0x30
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 031c 	add.w	r3, r7, #28
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bd8:	d125      	bne.n	8000c26 <HAL_ADC_MspInit+0x6e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000bda:	4b2d      	ldr	r3, [pc, #180]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	4a2c      	ldr	r2, [pc, #176]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be4:	6153      	str	r3, [r2, #20]
 8000be6:	4b2a      	ldr	r3, [pc, #168]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000bf4:	695b      	ldr	r3, [r3, #20]
 8000bf6:	4a26      	ldr	r2, [pc, #152]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bfc:	6153      	str	r3, [r2, #20]
 8000bfe:	4b24      	ldr	r3, [pc, #144]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c20:	f002 f8e0 	bl	8002de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8000c24:	e030      	b.n	8000c88 <HAL_ADC_MspInit+0xd0>
  else if(hadc->Instance==ADC3)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a1a      	ldr	r2, [pc, #104]	; (8000c94 <HAL_ADC_MspInit+0xdc>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d12b      	bne.n	8000c88 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c32:	695b      	ldr	r3, [r3, #20]
 8000c34:	4a16      	ldr	r2, [pc, #88]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c3a:	6153      	str	r3, [r2, #20]
 8000c3c:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c3e:	695b      	ldr	r3, [r3, #20]
 8000c40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c4a:	695b      	ldr	r3, [r3, #20]
 8000c4c:	4a10      	ldr	r2, [pc, #64]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c52:	6153      	str	r3, [r2, #20]
 8000c54:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <HAL_ADC_MspInit+0xd8>)
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c60:	2302      	movs	r3, #2
 8000c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c64:	2303      	movs	r3, #3
 8000c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6c:	f107 031c 	add.w	r3, r7, #28
 8000c70:	4619      	mov	r1, r3
 8000c72:	4809      	ldr	r0, [pc, #36]	; (8000c98 <HAL_ADC_MspInit+0xe0>)
 8000c74:	f002 f8b6 	bl	8002de4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	202f      	movs	r0, #47	; 0x2f
 8000c7e:	f002 f87a 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000c82:	202f      	movs	r0, #47	; 0x2f
 8000c84:	f002 f893 	bl	8002dae <HAL_NVIC_EnableIRQ>
}
 8000c88:	bf00      	nop
 8000c8a:	3730      	adds	r7, #48	; 0x30
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40021000 	.word	0x40021000
 8000c94:	50000400 	.word	0x50000400
 8000c98:	48000400 	.word	0x48000400

08000c9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cac:	d114      	bne.n	8000cd8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cae:	4b26      	ldr	r3, [pc, #152]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000cb0:	69db      	ldr	r3, [r3, #28]
 8000cb2:	4a25      	ldr	r2, [pc, #148]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	61d3      	str	r3, [r2, #28]
 8000cba:	4b23      	ldr	r3, [pc, #140]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2100      	movs	r1, #0
 8000cca:	201c      	movs	r0, #28
 8000ccc:	f002 f853 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cd0:	201c      	movs	r0, #28
 8000cd2:	f002 f86c 	bl	8002dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000cd6:	e032      	b.n	8000d3e <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM16)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a1b      	ldr	r2, [pc, #108]	; (8000d4c <HAL_TIM_Base_MspInit+0xb0>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d114      	bne.n	8000d0c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000ce2:	4b19      	ldr	r3, [pc, #100]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000ce4:	699b      	ldr	r3, [r3, #24]
 8000ce6:	4a18      	ldr	r2, [pc, #96]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cec:	6193      	str	r3, [r2, #24]
 8000cee:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2019      	movs	r0, #25
 8000d00:	f002 f839 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000d04:	2019      	movs	r0, #25
 8000d06:	f002 f852 	bl	8002dae <HAL_NVIC_EnableIRQ>
}
 8000d0a:	e018      	b.n	8000d3e <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM17)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <HAL_TIM_Base_MspInit+0xb4>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d113      	bne.n	8000d3e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d20:	6193      	str	r3, [r2, #24]
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <HAL_TIM_Base_MspInit+0xac>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2100      	movs	r1, #0
 8000d32:	201a      	movs	r0, #26
 8000d34:	f002 f81f 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000d38:	201a      	movs	r0, #26
 8000d3a:	f002 f838 	bl	8002dae <HAL_NVIC_EnableIRQ>
}
 8000d3e:	bf00      	nop
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40014400 	.word	0x40014400
 8000d50:	40014800 	.word	0x40014800

08000d54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b088      	sub	sp, #32
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 030c 	add.w	r3, r7, #12
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d74:	d11b      	bne.n	8000dae <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <HAL_TIM_MspPostInit+0x64>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	4a0f      	ldr	r2, [pc, #60]	; (8000db8 <HAL_TIM_MspPostInit+0x64>)
 8000d7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d80:	6153      	str	r3, [r2, #20]
 8000d82:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <HAL_TIM_MspPostInit+0x64>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000d8e:	2350      	movs	r3, #80	; 0x50
 8000d90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	4619      	mov	r1, r3
 8000da8:	4804      	ldr	r0, [pc, #16]	; (8000dbc <HAL_TIM_MspPostInit+0x68>)
 8000daa:	f002 f81b 	bl	8002de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000dae:	bf00      	nop
 8000db0:	3720      	adds	r7, #32
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	48000c00 	.word	0x48000c00

08000dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <NMI_Handler+0x4>

08000dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dca:	e7fe      	b.n	8000dca <HardFault_Handler+0x4>

08000dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <MemManage_Handler+0x4>

08000dd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd6:	e7fe      	b.n	8000dd6 <BusFault_Handler+0x4>

08000dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ddc:	e7fe      	b.n	8000ddc <UsageFault_Handler+0x4>

08000dde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dde:	b480      	push	{r7}
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0c:	f000 f8be 	bl	8000f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f002 f9a7 	bl	800316c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e28:	4802      	ldr	r0, [pc, #8]	; (8000e34 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000e2a:	f002 faaf 	bl	800338c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	2000100c 	.word	0x2000100c

08000e38 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000e3c:	4802      	ldr	r0, [pc, #8]	; (8000e48 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000e3e:	f005 fccb 	bl	80067d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000288 	.word	0x20000288

08000e4c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000e50:	4802      	ldr	r0, [pc, #8]	; (8000e5c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000e52:	f005 fcc1 	bl	80067d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200002d4 	.word	0x200002d4

08000e60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e64:	4802      	ldr	r0, [pc, #8]	; (8000e70 <TIM2_IRQHandler+0x10>)
 8000e66:	f005 fcb7 	bl	80067d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	2000023c 	.word	0x2000023c

08000e74 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000e78:	4802      	ldr	r0, [pc, #8]	; (8000e84 <ADC3_IRQHandler+0x10>)
 8000e7a:	f000 fe37 	bl	8001aec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200001ec 	.word	0x200001ec

08000e88 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <SystemInit+0x20>)
 8000e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e92:	4a05      	ldr	r2, [pc, #20]	; (8000ea8 <SystemInit+0x20>)
 8000e94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000eac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ee4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb0:	f7ff ffea 	bl	8000e88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eb4:	480c      	ldr	r0, [pc, #48]	; (8000ee8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eb6:	490d      	ldr	r1, [pc, #52]	; (8000eec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ef0 <LoopForever+0xe>)
  movs r3, #0
 8000eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ebc:	e002      	b.n	8000ec4 <LoopCopyDataInit>

08000ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec2:	3304      	adds	r3, #4

08000ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec8:	d3f9      	bcc.n	8000ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eca:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ecc:	4c0a      	ldr	r4, [pc, #40]	; (8000ef8 <LoopForever+0x16>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed0:	e001      	b.n	8000ed6 <LoopFillZerobss>

08000ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed4:	3204      	adds	r2, #4

08000ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed8:	d3fb      	bcc.n	8000ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eda:	f00b f823 	bl	800bf24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ede:	f7ff fb39 	bl	8000554 <main>

08000ee2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ee2:	e7fe      	b.n	8000ee2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ee4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000ee8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eec:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 8000ef0:	0800c004 	.word	0x0800c004
  ldr r2, =_sbss
 8000ef4:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8000ef8:	20001518 	.word	0x20001518

08000efc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000efc:	e7fe      	b.n	8000efc <ADC1_2_IRQHandler>
	...

08000f00 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_Init+0x28>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <HAL_Init+0x28>)
 8000f0a:	f043 0310 	orr.w	r3, r3, #16
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f10:	2003      	movs	r0, #3
 8000f12:	f001 ff25 	bl	8002d60 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f16:	2000      	movs	r0, #0
 8000f18:	f000 f808 	bl	8000f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1c:	f7ff fe28 	bl	8000b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40022000 	.word	0x40022000

08000f2c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_InitTick+0x54>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x58>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f001 ff3d 	bl	8002dca <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e00e      	b.n	8000f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d80a      	bhi.n	8000f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295
 8000f68:	f001 ff05 	bl	8002d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <HAL_InitTick+0x5c>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e000      	b.n	8000f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000004 	.word	0x20000004
 8000f84:	2000000c 	.word	0x2000000c
 8000f88:	20000008 	.word	0x20000008

08000f8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_IncTick+0x20>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	2000000c 	.word	0x2000000c
 8000fb0:	20000340 	.word	0x20000340

08000fb4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <HAL_GetTick+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000340 	.word	0x20000340

08000fcc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b09a      	sub	sp, #104	; 0x68
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001002:	2300      	movs	r3, #0
 8001004:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d101      	bne.n	8001014 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e1c9      	b.n	80013a8 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f003 0310 	and.w	r3, r3, #16
 8001022:	2b00      	cmp	r3, #0
 8001024:	d176      	bne.n	8001114 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	2b00      	cmp	r3, #0
 800102c:	d152      	bne.n	80010d4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2200      	movs	r2, #0
 8001044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fdb5 	bl	8000bb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d13b      	bne.n	80010d4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f001 fc93 	bl	8002988 <ADC_Disable>
 8001062:	4603      	mov	r3, r0
 8001064:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f003 0310 	and.w	r3, r3, #16
 8001070:	2b00      	cmp	r3, #0
 8001072:	d12f      	bne.n	80010d4 <HAL_ADC_Init+0xe0>
 8001074:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001078:	2b00      	cmp	r3, #0
 800107a:	d12b      	bne.n	80010d4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001080:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001084:	f023 0302 	bic.w	r3, r3, #2
 8001088:	f043 0202 	orr.w	r2, r3, #2
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	689a      	ldr	r2, [r3, #8]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800109e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	689a      	ldr	r2, [r3, #8]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010b0:	4b86      	ldr	r3, [pc, #536]	; (80012cc <HAL_ADC_Init+0x2d8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a86      	ldr	r2, [pc, #536]	; (80012d0 <HAL_ADC_Init+0x2dc>)
 80010b6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ba:	0c9a      	lsrs	r2, r3, #18
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010c6:	e002      	b.n	80010ce <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1f9      	bne.n	80010c8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d007      	beq.n	80010f2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80010ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010f0:	d110      	bne.n	8001114 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f6:	f023 0312 	bic.w	r3, r3, #18
 80010fa:	f043 0210 	orr.w	r2, r3, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	f043 0201 	orr.w	r2, r3, #1
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	2b00      	cmp	r3, #0
 800111e:	f040 8136 	bne.w	800138e <HAL_ADC_Init+0x39a>
 8001122:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001126:	2b00      	cmp	r3, #0
 8001128:	f040 8131 	bne.w	800138e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001136:	2b00      	cmp	r3, #0
 8001138:	f040 8129 	bne.w	800138e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001144:	f043 0202 	orr.w	r2, r3, #2
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001154:	d004      	beq.n	8001160 <HAL_ADC_Init+0x16c>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a5e      	ldr	r2, [pc, #376]	; (80012d4 <HAL_ADC_Init+0x2e0>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d101      	bne.n	8001164 <HAL_ADC_Init+0x170>
 8001160:	4b5d      	ldr	r3, [pc, #372]	; (80012d8 <HAL_ADC_Init+0x2e4>)
 8001162:	e000      	b.n	8001166 <HAL_ADC_Init+0x172>
 8001164:	4b5d      	ldr	r3, [pc, #372]	; (80012dc <HAL_ADC_Init+0x2e8>)
 8001166:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001170:	d102      	bne.n	8001178 <HAL_ADC_Init+0x184>
 8001172:	4b58      	ldr	r3, [pc, #352]	; (80012d4 <HAL_ADC_Init+0x2e0>)
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	e01a      	b.n	80011ae <HAL_ADC_Init+0x1ba>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a55      	ldr	r2, [pc, #340]	; (80012d4 <HAL_ADC_Init+0x2e0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d103      	bne.n	800118a <HAL_ADC_Init+0x196>
 8001182:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e011      	b.n	80011ae <HAL_ADC_Init+0x1ba>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a54      	ldr	r2, [pc, #336]	; (80012e0 <HAL_ADC_Init+0x2ec>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d102      	bne.n	800119a <HAL_ADC_Init+0x1a6>
 8001194:	4b53      	ldr	r3, [pc, #332]	; (80012e4 <HAL_ADC_Init+0x2f0>)
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	e009      	b.n	80011ae <HAL_ADC_Init+0x1ba>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a51      	ldr	r2, [pc, #324]	; (80012e4 <HAL_ADC_Init+0x2f0>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d102      	bne.n	80011aa <HAL_ADC_Init+0x1b6>
 80011a4:	4b4e      	ldr	r3, [pc, #312]	; (80012e0 <HAL_ADC_Init+0x2ec>)
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	e001      	b.n	80011ae <HAL_ADC_Init+0x1ba>
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d108      	bne.n	80011ce <HAL_ADC_Init+0x1da>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d101      	bne.n	80011ce <HAL_ADC_Init+0x1da>
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <HAL_ADC_Init+0x1dc>
 80011ce:	2300      	movs	r3, #0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d11c      	bne.n	800120e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80011d4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d010      	beq.n	80011fc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d107      	bne.n	80011f6 <HAL_ADC_Init+0x202>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d101      	bne.n	80011f6 <HAL_ADC_Init+0x202>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_ADC_Init+0x204>
 80011f6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d108      	bne.n	800120e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80011fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	431a      	orrs	r2, r3
 800120a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800120c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	7e5b      	ldrb	r3, [r3, #25]
 8001212:	035b      	lsls	r3, r3, #13
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001218:	2a01      	cmp	r2, #1
 800121a:	d002      	beq.n	8001222 <HAL_ADC_Init+0x22e>
 800121c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001220:	e000      	b.n	8001224 <HAL_ADC_Init+0x230>
 8001222:	2200      	movs	r2, #0
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	431a      	orrs	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	4313      	orrs	r3, r2
 8001232:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001234:	4313      	orrs	r3, r2
 8001236:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d11b      	bne.n	800127a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7e5b      	ldrb	r3, [r3, #25]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d109      	bne.n	800125e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124e:	3b01      	subs	r3, #1
 8001250:	045a      	lsls	r2, r3, #17
 8001252:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001254:	4313      	orrs	r3, r2
 8001256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125a:	663b      	str	r3, [r7, #96]	; 0x60
 800125c:	e00d      	b.n	800127a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001266:	f043 0220 	orr.w	r2, r3, #32
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	f043 0201 	orr.w	r2, r3, #1
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127e:	2b01      	cmp	r3, #1
 8001280:	d03a      	beq.n	80012f8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a16      	ldr	r2, [pc, #88]	; (80012e0 <HAL_ADC_Init+0x2ec>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d004      	beq.n	8001296 <HAL_ADC_Init+0x2a2>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a14      	ldr	r2, [pc, #80]	; (80012e4 <HAL_ADC_Init+0x2f0>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d128      	bne.n	80012e8 <HAL_ADC_Init+0x2f4>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800129e:	d012      	beq.n	80012c6 <HAL_ADC_Init+0x2d2>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012a8:	d00a      	beq.n	80012c0 <HAL_ADC_Init+0x2cc>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ae:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80012b2:	d002      	beq.n	80012ba <HAL_ADC_Init+0x2c6>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b8:	e018      	b.n	80012ec <HAL_ADC_Init+0x2f8>
 80012ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012be:	e015      	b.n	80012ec <HAL_ADC_Init+0x2f8>
 80012c0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80012c4:	e012      	b.n	80012ec <HAL_ADC_Init+0x2f8>
 80012c6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80012ca:	e00f      	b.n	80012ec <HAL_ADC_Init+0x2f8>
 80012cc:	20000004 	.word	0x20000004
 80012d0:	431bde83 	.word	0x431bde83
 80012d4:	50000100 	.word	0x50000100
 80012d8:	50000300 	.word	0x50000300
 80012dc:	50000700 	.word	0x50000700
 80012e0:	50000400 	.word	0x50000400
 80012e4:	50000500 	.word	0x50000500
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80012f0:	4313      	orrs	r3, r2
 80012f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80012f4:	4313      	orrs	r3, r2
 80012f6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 030c 	and.w	r3, r3, #12
 8001302:	2b00      	cmp	r3, #0
 8001304:	d114      	bne.n	8001330 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6812      	ldr	r2, [r2, #0]
 8001310:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001314:	f023 0302 	bic.w	r3, r3, #2
 8001318:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7e1b      	ldrb	r3, [r3, #24]
 800131e:	039a      	lsls	r2, r3, #14
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	4313      	orrs	r3, r2
 800132a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800132c:	4313      	orrs	r3, r2
 800132e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <HAL_ADC_Init+0x3bc>)
 8001338:	4013      	ands	r3, r2
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001340:	430b      	orrs	r3, r1
 8001342:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d10c      	bne.n	8001366 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f023 010f 	bic.w	r1, r3, #15
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	1e5a      	subs	r2, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	430a      	orrs	r2, r1
 8001362:	631a      	str	r2, [r3, #48]	; 0x30
 8001364:	e007      	b.n	8001376 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f022 020f 	bic.w	r2, r2, #15
 8001374:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	f023 0303 	bic.w	r3, r3, #3
 8001384:	f043 0201 	orr.w	r2, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	641a      	str	r2, [r3, #64]	; 0x40
 800138c:	e00a      	b.n	80013a4 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001392:	f023 0312 	bic.w	r3, r3, #18
 8001396:	f043 0210 	orr.w	r2, r3, #16
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800139e:	2301      	movs	r3, #1
 80013a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80013a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3768      	adds	r7, #104	; 0x68
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	fff0c007 	.word	0xfff0c007

080013b4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013bc:	2300      	movs	r3, #0
 80013be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f040 80f9 	bne.w	80015c2 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d101      	bne.n	80013de <HAL_ADC_Start+0x2a>
 80013da:	2302      	movs	r3, #2
 80013dc:	e0f4      	b.n	80015c8 <HAL_ADC_Start+0x214>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2201      	movs	r2, #1
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f001 fa6a 	bl	80028c0 <ADC_Enable>
 80013ec:	4603      	mov	r3, r0
 80013ee:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 80e0 	bne.w	80015b8 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001400:	f023 0301 	bic.w	r3, r3, #1
 8001404:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001414:	d004      	beq.n	8001420 <HAL_ADC_Start+0x6c>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a6d      	ldr	r2, [pc, #436]	; (80015d0 <HAL_ADC_Start+0x21c>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d106      	bne.n	800142e <HAL_ADC_Start+0x7a>
 8001420:	4b6c      	ldr	r3, [pc, #432]	; (80015d4 <HAL_ADC_Start+0x220>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	2b00      	cmp	r3, #0
 800142a:	d010      	beq.n	800144e <HAL_ADC_Start+0x9a>
 800142c:	e005      	b.n	800143a <HAL_ADC_Start+0x86>
 800142e:	4b6a      	ldr	r3, [pc, #424]	; (80015d8 <HAL_ADC_Start+0x224>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 031f 	and.w	r3, r3, #31
 8001436:	2b00      	cmp	r3, #0
 8001438:	d009      	beq.n	800144e <HAL_ADC_Start+0x9a>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001442:	d004      	beq.n	800144e <HAL_ADC_Start+0x9a>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a64      	ldr	r2, [pc, #400]	; (80015dc <HAL_ADC_Start+0x228>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d115      	bne.n	800147a <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d036      	beq.n	80014d6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001470:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001478:	e02d      	b.n	80014d6 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800148e:	d004      	beq.n	800149a <HAL_ADC_Start+0xe6>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a4e      	ldr	r2, [pc, #312]	; (80015d0 <HAL_ADC_Start+0x21c>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d10a      	bne.n	80014b0 <HAL_ADC_Start+0xfc>
 800149a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bf14      	ite	ne
 80014a8:	2301      	movne	r3, #1
 80014aa:	2300      	moveq	r3, #0
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	e008      	b.n	80014c2 <HAL_ADC_Start+0x10e>
 80014b0:	4b4a      	ldr	r3, [pc, #296]	; (80015dc <HAL_ADC_Start+0x228>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bf14      	ite	ne
 80014bc:	2301      	movne	r3, #1
 80014be:	2300      	moveq	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014e2:	d106      	bne.n	80014f2 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e8:	f023 0206 	bic.w	r2, r3, #6
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	645a      	str	r2, [r3, #68]	; 0x44
 80014f0:	e002      	b.n	80014f8 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	221c      	movs	r2, #28
 8001506:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001510:	d004      	beq.n	800151c <HAL_ADC_Start+0x168>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a2e      	ldr	r2, [pc, #184]	; (80015d0 <HAL_ADC_Start+0x21c>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d106      	bne.n	800152a <HAL_ADC_Start+0x176>
 800151c:	4b2d      	ldr	r3, [pc, #180]	; (80015d4 <HAL_ADC_Start+0x220>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 031f 	and.w	r3, r3, #31
 8001524:	2b00      	cmp	r3, #0
 8001526:	d03e      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001528:	e005      	b.n	8001536 <HAL_ADC_Start+0x182>
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <HAL_ADC_Start+0x224>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	2b00      	cmp	r3, #0
 8001534:	d037      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800153e:	d004      	beq.n	800154a <HAL_ADC_Start+0x196>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a22      	ldr	r2, [pc, #136]	; (80015d0 <HAL_ADC_Start+0x21c>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d106      	bne.n	8001558 <HAL_ADC_Start+0x1a4>
 800154a:	4b22      	ldr	r3, [pc, #136]	; (80015d4 <HAL_ADC_Start+0x220>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 031f 	and.w	r3, r3, #31
 8001552:	2b05      	cmp	r3, #5
 8001554:	d027      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001556:	e005      	b.n	8001564 <HAL_ADC_Start+0x1b0>
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <HAL_ADC_Start+0x224>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f003 031f 	and.w	r3, r3, #31
 8001560:	2b05      	cmp	r3, #5
 8001562:	d020      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800156c:	d004      	beq.n	8001578 <HAL_ADC_Start+0x1c4>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a17      	ldr	r2, [pc, #92]	; (80015d0 <HAL_ADC_Start+0x21c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d106      	bne.n	8001586 <HAL_ADC_Start+0x1d2>
 8001578:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <HAL_ADC_Start+0x220>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 031f 	and.w	r3, r3, #31
 8001580:	2b09      	cmp	r3, #9
 8001582:	d010      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001584:	e005      	b.n	8001592 <HAL_ADC_Start+0x1de>
 8001586:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <HAL_ADC_Start+0x224>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 031f 	and.w	r3, r3, #31
 800158e:	2b09      	cmp	r3, #9
 8001590:	d009      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800159a:	d004      	beq.n	80015a6 <HAL_ADC_Start+0x1f2>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <HAL_ADC_Start+0x228>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d10f      	bne.n	80015c6 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f042 0204 	orr.w	r2, r2, #4
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	e006      	b.n	80015c6 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80015c0:	e001      	b.n	80015c6 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015c2:	2302      	movs	r3, #2
 80015c4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	50000100 	.word	0x50000100
 80015d4:	50000300 	.word	0x50000300
 80015d8:	50000700 	.word	0x50000700
 80015dc:	50000400 	.word	0x50000400

080015e0 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e8:	2300      	movs	r3, #0
 80015ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d101      	bne.n	80015fa <HAL_ADC_Stop+0x1a>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e023      	b.n	8001642 <HAL_ADC_Stop+0x62>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001602:	216c      	movs	r1, #108	; 0x6c
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f001 fa25 	bl	8002a54 <ADC_ConversionStop>
 800160a:	4603      	mov	r3, r0
 800160c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d111      	bne.n	8001638 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f001 f9b7 	bl	8002988 <ADC_Disable>
 800161a:	4603      	mov	r3, r0
 800161c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d109      	bne.n	8001638 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800162c:	f023 0301 	bic.w	r3, r3, #1
 8001630:	f043 0201 	orr.w	r2, r3, #1
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001640:	7bfb      	ldrb	r3, [r7, #15]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	695b      	ldr	r3, [r3, #20]
 800165e:	2b08      	cmp	r3, #8
 8001660:	d102      	bne.n	8001668 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001662:	2308      	movs	r3, #8
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e03a      	b.n	80016de <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001670:	d004      	beq.n	800167c <HAL_ADC_PollForConversion+0x30>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a72      	ldr	r2, [pc, #456]	; (8001840 <HAL_ADC_PollForConversion+0x1f4>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d101      	bne.n	8001680 <HAL_ADC_PollForConversion+0x34>
 800167c:	4b71      	ldr	r3, [pc, #452]	; (8001844 <HAL_ADC_PollForConversion+0x1f8>)
 800167e:	e000      	b.n	8001682 <HAL_ADC_PollForConversion+0x36>
 8001680:	4b71      	ldr	r3, [pc, #452]	; (8001848 <HAL_ADC_PollForConversion+0x1fc>)
 8001682:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f003 031f 	and.w	r3, r3, #31
 800168c:	2b00      	cmp	r3, #0
 800168e:	d112      	bne.n	80016b6 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b01      	cmp	r3, #1
 800169c:	d11d      	bne.n	80016da <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f043 0220 	orr.w	r2, r3, #32
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e0bf      	b.n	8001836 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00b      	beq.n	80016da <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	f043 0220 	orr.w	r2, r3, #32
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e0ad      	b.n	8001836 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80016da:	230c      	movs	r3, #12
 80016dc:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016e6:	d004      	beq.n	80016f2 <HAL_ADC_PollForConversion+0xa6>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a54      	ldr	r2, [pc, #336]	; (8001840 <HAL_ADC_PollForConversion+0x1f4>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d106      	bne.n	8001700 <HAL_ADC_PollForConversion+0xb4>
 80016f2:	4b54      	ldr	r3, [pc, #336]	; (8001844 <HAL_ADC_PollForConversion+0x1f8>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 031f 	and.w	r3, r3, #31
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d010      	beq.n	8001720 <HAL_ADC_PollForConversion+0xd4>
 80016fe:	e005      	b.n	800170c <HAL_ADC_PollForConversion+0xc0>
 8001700:	4b51      	ldr	r3, [pc, #324]	; (8001848 <HAL_ADC_PollForConversion+0x1fc>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f003 031f 	and.w	r3, r3, #31
 8001708:	2b00      	cmp	r3, #0
 800170a:	d009      	beq.n	8001720 <HAL_ADC_PollForConversion+0xd4>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001714:	d004      	beq.n	8001720 <HAL_ADC_PollForConversion+0xd4>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a4c      	ldr	r2, [pc, #304]	; (800184c <HAL_ADC_PollForConversion+0x200>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d104      	bne.n	800172a <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	e00f      	b.n	800174a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001732:	d004      	beq.n	800173e <HAL_ADC_PollForConversion+0xf2>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a41      	ldr	r2, [pc, #260]	; (8001840 <HAL_ADC_PollForConversion+0x1f4>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d102      	bne.n	8001744 <HAL_ADC_PollForConversion+0xf8>
 800173e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001742:	e000      	b.n	8001746 <HAL_ADC_PollForConversion+0xfa>
 8001744:	4b41      	ldr	r3, [pc, #260]	; (800184c <HAL_ADC_PollForConversion+0x200>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800174a:	f7ff fc33 	bl	8000fb4 <HAL_GetTick>
 800174e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001750:	e021      	b.n	8001796 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d01d      	beq.n	8001796 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d007      	beq.n	8001770 <HAL_ADC_PollForConversion+0x124>
 8001760:	f7ff fc28 	bl	8000fb4 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	429a      	cmp	r2, r3
 800176e:	d212      	bcs.n	8001796 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	4013      	ands	r3, r2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10b      	bne.n	8001796 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f043 0204 	orr.w	r2, r3, #4
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e04f      	b.n	8001836 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	4013      	ands	r3, r2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0d6      	beq.n	8001752 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d131      	bne.n	8001822 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d12c      	bne.n	8001822 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b08      	cmp	r3, #8
 80017d4:	d125      	bne.n	8001822 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d112      	bne.n	800180a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d112      	bne.n	8001822 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	f043 0201 	orr.w	r2, r3, #1
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	641a      	str	r2, [r3, #64]	; 0x40
 8001808:	e00b      	b.n	8001822 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f043 0220 	orr.w	r2, r3, #32
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d103      	bne.n	8001834 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001834:	2300      	movs	r3, #0
}
 8001836:	4618      	mov	r0, r3
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	50000100 	.word	0x50000100
 8001844:	50000300 	.word	0x50000300
 8001848:	50000700 	.word	0x50000700
 800184c:	50000400 	.word	0x50000400

08001850 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001858:	2300      	movs	r3, #0
 800185a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	2b00      	cmp	r3, #0
 8001868:	f040 8123 	bne.w	8001ab2 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <HAL_ADC_Start_IT+0x2a>
 8001876:	2302      	movs	r3, #2
 8001878:	e11e      	b.n	8001ab8 <HAL_ADC_Start_IT+0x268>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f001 f81c 	bl	80028c0 <ADC_Enable>
 8001888:	4603      	mov	r3, r0
 800188a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	2b00      	cmp	r3, #0
 8001890:	f040 810a 	bne.w	8001aa8 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001898:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018b0:	d004      	beq.n	80018bc <HAL_ADC_Start_IT+0x6c>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a82      	ldr	r2, [pc, #520]	; (8001ac0 <HAL_ADC_Start_IT+0x270>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d106      	bne.n	80018ca <HAL_ADC_Start_IT+0x7a>
 80018bc:	4b81      	ldr	r3, [pc, #516]	; (8001ac4 <HAL_ADC_Start_IT+0x274>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 031f 	and.w	r3, r3, #31
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d010      	beq.n	80018ea <HAL_ADC_Start_IT+0x9a>
 80018c8:	e005      	b.n	80018d6 <HAL_ADC_Start_IT+0x86>
 80018ca:	4b7f      	ldr	r3, [pc, #508]	; (8001ac8 <HAL_ADC_Start_IT+0x278>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d009      	beq.n	80018ea <HAL_ADC_Start_IT+0x9a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018de:	d004      	beq.n	80018ea <HAL_ADC_Start_IT+0x9a>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a79      	ldr	r2, [pc, #484]	; (8001acc <HAL_ADC_Start_IT+0x27c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d115      	bne.n	8001916 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d036      	beq.n	8001972 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001908:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800190c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001914:	e02d      	b.n	8001972 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800192a:	d004      	beq.n	8001936 <HAL_ADC_Start_IT+0xe6>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a63      	ldr	r2, [pc, #396]	; (8001ac0 <HAL_ADC_Start_IT+0x270>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10a      	bne.n	800194c <HAL_ADC_Start_IT+0xfc>
 8001936:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	bf14      	ite	ne
 8001944:	2301      	movne	r3, #1
 8001946:	2300      	moveq	r3, #0
 8001948:	b2db      	uxtb	r3, r3
 800194a:	e008      	b.n	800195e <HAL_ADC_Start_IT+0x10e>
 800194c:	4b5f      	ldr	r3, [pc, #380]	; (8001acc <HAL_ADC_Start_IT+0x27c>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001954:	2b00      	cmp	r3, #0
 8001956:	bf14      	ite	ne
 8001958:	2301      	movne	r3, #1
 800195a:	2300      	moveq	r3, #0
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d007      	beq.n	8001972 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800196a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800197a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800197e:	d106      	bne.n	800198e <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001984:	f023 0206 	bic.w	r2, r3, #6
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	645a      	str	r2, [r3, #68]	; 0x44
 800198c:	e002      	b.n	8001994 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	221c      	movs	r2, #28
 80019a2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d110      	bne.n	80019ce <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0204 	bic.w	r2, r2, #4
 80019ba:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f042 0208 	orr.w	r2, r2, #8
 80019ca:	605a      	str	r2, [r3, #4]
          break;
 80019cc:	e008      	b.n	80019e0 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 020c 	orr.w	r2, r2, #12
 80019dc:	605a      	str	r2, [r3, #4]
          break;
 80019de:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d107      	bne.n	80019f8 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 0210 	bic.w	r2, r2, #16
 80019f6:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a00:	d004      	beq.n	8001a0c <HAL_ADC_Start_IT+0x1bc>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a2e      	ldr	r2, [pc, #184]	; (8001ac0 <HAL_ADC_Start_IT+0x270>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d106      	bne.n	8001a1a <HAL_ADC_Start_IT+0x1ca>
 8001a0c:	4b2d      	ldr	r3, [pc, #180]	; (8001ac4 <HAL_ADC_Start_IT+0x274>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 031f 	and.w	r3, r3, #31
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d03e      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a18:	e005      	b.n	8001a26 <HAL_ADC_Start_IT+0x1d6>
 8001a1a:	4b2b      	ldr	r3, [pc, #172]	; (8001ac8 <HAL_ADC_Start_IT+0x278>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 031f 	and.w	r3, r3, #31
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d037      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a2e:	d004      	beq.n	8001a3a <HAL_ADC_Start_IT+0x1ea>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a22      	ldr	r2, [pc, #136]	; (8001ac0 <HAL_ADC_Start_IT+0x270>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d106      	bne.n	8001a48 <HAL_ADC_Start_IT+0x1f8>
 8001a3a:	4b22      	ldr	r3, [pc, #136]	; (8001ac4 <HAL_ADC_Start_IT+0x274>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 031f 	and.w	r3, r3, #31
 8001a42:	2b05      	cmp	r3, #5
 8001a44:	d027      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a46:	e005      	b.n	8001a54 <HAL_ADC_Start_IT+0x204>
 8001a48:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <HAL_ADC_Start_IT+0x278>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 031f 	and.w	r3, r3, #31
 8001a50:	2b05      	cmp	r3, #5
 8001a52:	d020      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a5c:	d004      	beq.n	8001a68 <HAL_ADC_Start_IT+0x218>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a17      	ldr	r2, [pc, #92]	; (8001ac0 <HAL_ADC_Start_IT+0x270>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d106      	bne.n	8001a76 <HAL_ADC_Start_IT+0x226>
 8001a68:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <HAL_ADC_Start_IT+0x274>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 031f 	and.w	r3, r3, #31
 8001a70:	2b09      	cmp	r3, #9
 8001a72:	d010      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a74:	e005      	b.n	8001a82 <HAL_ADC_Start_IT+0x232>
 8001a76:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <HAL_ADC_Start_IT+0x278>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2b09      	cmp	r3, #9
 8001a80:	d009      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a8a:	d004      	beq.n	8001a96 <HAL_ADC_Start_IT+0x246>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0e      	ldr	r2, [pc, #56]	; (8001acc <HAL_ADC_Start_IT+0x27c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d10f      	bne.n	8001ab6 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f042 0204 	orr.w	r2, r2, #4
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	e006      	b.n	8001ab6 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001ab0:	e001      	b.n	8001ab6 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	50000100 	.word	0x50000100
 8001ac4:	50000300 	.word	0x50000300
 8001ac8:	50000700 	.word	0x50000700
 8001acc:	50000400 	.word	0x50000400

08001ad0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d004      	beq.n	8001b24 <HAL_ADC_IRQHandler+0x38>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10b      	bne.n	8001b3c <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 80bc 	beq.w	8001ca8 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 80b6 	beq.w	8001ca8 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f003 0310 	and.w	r3, r3, #16
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b5c:	d004      	beq.n	8001b68 <HAL_ADC_IRQHandler+0x7c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a90      	ldr	r2, [pc, #576]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d106      	bne.n	8001b76 <HAL_ADC_IRQHandler+0x8a>
 8001b68:	4b8f      	ldr	r3, [pc, #572]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 031f 	and.w	r3, r3, #31
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d03e      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001b74:	e005      	b.n	8001b82 <HAL_ADC_IRQHandler+0x96>
 8001b76:	4b8d      	ldr	r3, [pc, #564]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 031f 	and.w	r3, r3, #31
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d037      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b8a:	d004      	beq.n	8001b96 <HAL_ADC_IRQHandler+0xaa>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a84      	ldr	r2, [pc, #528]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d106      	bne.n	8001ba4 <HAL_ADC_IRQHandler+0xb8>
 8001b96:	4b84      	ldr	r3, [pc, #528]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	f003 031f 	and.w	r3, r3, #31
 8001b9e:	2b05      	cmp	r3, #5
 8001ba0:	d027      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001ba2:	e005      	b.n	8001bb0 <HAL_ADC_IRQHandler+0xc4>
 8001ba4:	4b81      	ldr	r3, [pc, #516]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 031f 	and.w	r3, r3, #31
 8001bac:	2b05      	cmp	r3, #5
 8001bae:	d020      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bb8:	d004      	beq.n	8001bc4 <HAL_ADC_IRQHandler+0xd8>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a79      	ldr	r2, [pc, #484]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d106      	bne.n	8001bd2 <HAL_ADC_IRQHandler+0xe6>
 8001bc4:	4b78      	ldr	r3, [pc, #480]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 031f 	and.w	r3, r3, #31
 8001bcc:	2b09      	cmp	r3, #9
 8001bce:	d010      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001bd0:	e005      	b.n	8001bde <HAL_ADC_IRQHandler+0xf2>
 8001bd2:	4b76      	ldr	r3, [pc, #472]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f003 031f 	and.w	r3, r3, #31
 8001bda:	2b09      	cmp	r3, #9
 8001bdc:	d009      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001be6:	d004      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x106>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a70      	ldr	r2, [pc, #448]	; (8001db0 <HAL_ADC_IRQHandler+0x2c4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d104      	bne.n	8001bfc <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	61bb      	str	r3, [r7, #24]
 8001bfa:	e00f      	b.n	8001c1c <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c04:	d004      	beq.n	8001c10 <HAL_ADC_IRQHandler+0x124>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a66      	ldr	r2, [pc, #408]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d102      	bne.n	8001c16 <HAL_ADC_IRQHandler+0x12a>
 8001c10:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001c14:	e000      	b.n	8001c18 <HAL_ADC_IRQHandler+0x12c>
 8001c16:	4b66      	ldr	r3, [pc, #408]	; (8001db0 <HAL_ADC_IRQHandler+0x2c4>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d137      	bne.n	8001c9a <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d132      	bne.n	8001c9a <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d02d      	beq.n	8001c9a <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d11a      	bne.n	8001c82 <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	685a      	ldr	r2, [r3, #4]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 020c 	bic.w	r2, r2, #12
 8001c5a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d112      	bne.n	8001c9a <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	f043 0201 	orr.w	r2, r3, #1
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	641a      	str	r2, [r3, #64]	; 0x40
 8001c80:	e00b      	b.n	8001c9a <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f043 0210 	orr.w	r2, r3, #16
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c92:	f043 0201 	orr.w	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7fe fc26 	bl	80004ec <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	220c      	movs	r2, #12
 8001ca6:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <HAL_ADC_IRQHandler+0x1d0>
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f003 0320 	and.w	r3, r3, #32
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10b      	bne.n	8001cd4 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 8138 	beq.w	8001f38 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	f000 8132 	beq.w	8001f38 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ce8:	d004      	beq.n	8001cf4 <HAL_ADC_IRQHandler+0x208>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a2d      	ldr	r2, [pc, #180]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d106      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x216>
 8001cf4:	4b2c      	ldr	r3, [pc, #176]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d03e      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d00:	e005      	b.n	8001d0e <HAL_ADC_IRQHandler+0x222>
 8001d02:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 031f 	and.w	r3, r3, #31
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d037      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d16:	d004      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x236>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a21      	ldr	r2, [pc, #132]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d106      	bne.n	8001d30 <HAL_ADC_IRQHandler+0x244>
 8001d22:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 031f 	and.w	r3, r3, #31
 8001d2a:	2b05      	cmp	r3, #5
 8001d2c:	d027      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d2e:	e005      	b.n	8001d3c <HAL_ADC_IRQHandler+0x250>
 8001d30:	4b1e      	ldr	r3, [pc, #120]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 031f 	and.w	r3, r3, #31
 8001d38:	2b05      	cmp	r3, #5
 8001d3a:	d020      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d44:	d004      	beq.n	8001d50 <HAL_ADC_IRQHandler+0x264>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a16      	ldr	r2, [pc, #88]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d106      	bne.n	8001d5e <HAL_ADC_IRQHandler+0x272>
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_ADC_IRQHandler+0x2bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f003 031f 	and.w	r3, r3, #31
 8001d58:	2b09      	cmp	r3, #9
 8001d5a:	d010      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d5c:	e005      	b.n	8001d6a <HAL_ADC_IRQHandler+0x27e>
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <HAL_ADC_IRQHandler+0x2c0>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 031f 	and.w	r3, r3, #31
 8001d66:	2b09      	cmp	r3, #9
 8001d68:	d009      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d72:	d004      	beq.n	8001d7e <HAL_ADC_IRQHandler+0x292>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0d      	ldr	r2, [pc, #52]	; (8001db0 <HAL_ADC_IRQHandler+0x2c4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d104      	bne.n	8001d88 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	e018      	b.n	8001dba <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d90:	d004      	beq.n	8001d9c <HAL_ADC_IRQHandler+0x2b0>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a03      	ldr	r2, [pc, #12]	; (8001da4 <HAL_ADC_IRQHandler+0x2b8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d10b      	bne.n	8001db4 <HAL_ADC_IRQHandler+0x2c8>
 8001d9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001da0:	e009      	b.n	8001db6 <HAL_ADC_IRQHandler+0x2ca>
 8001da2:	bf00      	nop
 8001da4:	50000100 	.word	0x50000100
 8001da8:	50000300 	.word	0x50000300
 8001dac:	50000700 	.word	0x50000700
 8001db0:	50000400 	.word	0x50000400
 8001db4:	4b92      	ldr	r3, [pc, #584]	; (8002000 <HAL_ADC_IRQHandler+0x514>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f040 80b0 	bne.w	8001f2a <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00d      	beq.n	8001df0 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 80a3 	bne.w	8001f2a <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f040 809d 	bne.w	8001f2a <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 8097 	beq.w	8001f2a <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e04:	d004      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x324>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a7e      	ldr	r2, [pc, #504]	; (8002004 <HAL_ADC_IRQHandler+0x518>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d106      	bne.n	8001e1e <HAL_ADC_IRQHandler+0x332>
 8001e10:	4b7d      	ldr	r3, [pc, #500]	; (8002008 <HAL_ADC_IRQHandler+0x51c>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d03e      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e1c:	e005      	b.n	8001e2a <HAL_ADC_IRQHandler+0x33e>
 8001e1e:	4b7b      	ldr	r3, [pc, #492]	; (800200c <HAL_ADC_IRQHandler+0x520>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 031f 	and.w	r3, r3, #31
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d037      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e32:	d004      	beq.n	8001e3e <HAL_ADC_IRQHandler+0x352>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a72      	ldr	r2, [pc, #456]	; (8002004 <HAL_ADC_IRQHandler+0x518>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d106      	bne.n	8001e4c <HAL_ADC_IRQHandler+0x360>
 8001e3e:	4b72      	ldr	r3, [pc, #456]	; (8002008 <HAL_ADC_IRQHandler+0x51c>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 031f 	and.w	r3, r3, #31
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d027      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e4a:	e005      	b.n	8001e58 <HAL_ADC_IRQHandler+0x36c>
 8001e4c:	4b6f      	ldr	r3, [pc, #444]	; (800200c <HAL_ADC_IRQHandler+0x520>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 031f 	and.w	r3, r3, #31
 8001e54:	2b06      	cmp	r3, #6
 8001e56:	d020      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e60:	d004      	beq.n	8001e6c <HAL_ADC_IRQHandler+0x380>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a67      	ldr	r2, [pc, #412]	; (8002004 <HAL_ADC_IRQHandler+0x518>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d106      	bne.n	8001e7a <HAL_ADC_IRQHandler+0x38e>
 8001e6c:	4b66      	ldr	r3, [pc, #408]	; (8002008 <HAL_ADC_IRQHandler+0x51c>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 031f 	and.w	r3, r3, #31
 8001e74:	2b07      	cmp	r3, #7
 8001e76:	d010      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e78:	e005      	b.n	8001e86 <HAL_ADC_IRQHandler+0x39a>
 8001e7a:	4b64      	ldr	r3, [pc, #400]	; (800200c <HAL_ADC_IRQHandler+0x520>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 031f 	and.w	r3, r3, #31
 8001e82:	2b07      	cmp	r3, #7
 8001e84:	d009      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e8e:	d004      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x3ae>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	; (8002000 <HAL_ADC_IRQHandler+0x514>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d104      	bne.n	8001ea4 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	e00f      	b.n	8001ec4 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001eac:	d004      	beq.n	8001eb8 <HAL_ADC_IRQHandler+0x3cc>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a54      	ldr	r2, [pc, #336]	; (8002004 <HAL_ADC_IRQHandler+0x518>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d102      	bne.n	8001ebe <HAL_ADC_IRQHandler+0x3d2>
 8001eb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ebc:	e000      	b.n	8001ec0 <HAL_ADC_IRQHandler+0x3d4>
 8001ebe:	4b50      	ldr	r3, [pc, #320]	; (8002000 <HAL_ADC_IRQHandler+0x514>)
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d12d      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d11a      	bne.n	8001f12 <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001eea:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d112      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f043 0201 	orr.w	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	; 0x40
 8001f10:	e00b      	b.n	8001f2a <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f043 0210 	orr.w	r2, r3, #16
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f22:	f043 0201 	orr.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f8c4 	bl	80020b8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2260      	movs	r2, #96	; 0x60
 8001f36:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d011      	beq.n	8001f66 <HAL_ADC_IRQHandler+0x47a>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00c      	beq.n	8001f66 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff f837 	bl	8000fcc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2280      	movs	r2, #128	; 0x80
 8001f64:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d012      	beq.n	8001f96 <HAL_ADC_IRQHandler+0x4aa>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00d      	beq.n	8001f96 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f8aa 	bl	80020e0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f94:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d012      	beq.n	8001fc6 <HAL_ADC_IRQHandler+0x4da>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00d      	beq.n	8001fc6 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f89c 	bl	80020f4 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fc4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d04f      	beq.n	8002070 <HAL_ADC_IRQHandler+0x584>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d04a      	beq.n	8002070 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d102      	bne.n	8001fe8 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	e02d      	b.n	8002044 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ff0:	d004      	beq.n	8001ffc <HAL_ADC_IRQHandler+0x510>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a03      	ldr	r2, [pc, #12]	; (8002004 <HAL_ADC_IRQHandler+0x518>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d109      	bne.n	8002010 <HAL_ADC_IRQHandler+0x524>
 8001ffc:	4b02      	ldr	r3, [pc, #8]	; (8002008 <HAL_ADC_IRQHandler+0x51c>)
 8001ffe:	e008      	b.n	8002012 <HAL_ADC_IRQHandler+0x526>
 8002000:	50000400 	.word	0x50000400
 8002004:	50000100 	.word	0x50000100
 8002008:	50000300 	.word	0x50000300
 800200c:	50000700 	.word	0x50000700
 8002010:	4b28      	ldr	r3, [pc, #160]	; (80020b4 <HAL_ADC_IRQHandler+0x5c8>)
 8002012:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 031f 	and.w	r3, r3, #31
 800201c:	2b00      	cmp	r3, #0
 800201e:	d109      	bne.n	8002034 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b01      	cmp	r3, #1
 800202c:	d10a      	bne.n	8002044 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 800202e:	2301      	movs	r3, #1
 8002030:	61fb      	str	r3, [r7, #28]
 8002032:	e007      	b.n	8002044 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002040:	2301      	movs	r3, #1
 8002042:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d10e      	bne.n	8002068 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205a:	f043 0202 	orr.w	r2, r3, #2
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7fe ffbc 	bl	8000fe0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2210      	movs	r2, #16
 800206e:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002076:	2b00      	cmp	r3, #0
 8002078:	d018      	beq.n	80020ac <HAL_ADC_IRQHandler+0x5c0>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002080:	2b00      	cmp	r3, #0
 8002082:	d013      	beq.n	80020ac <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002094:	f043 0208 	orr.w	r2, r3, #8
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f810 	bl	80020cc <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80020ac:	bf00      	nop
 80020ae:	3720      	adds	r7, #32
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	50000700 	.word	0x50000700

080020b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002108:	b480      	push	{r7}
 800210a:	b09b      	sub	sp, #108	; 0x6c
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_ADC_ConfigChannel+0x22>
 8002126:	2302      	movs	r3, #2
 8002128:	e2c8      	b.n	80026bc <HAL_ADC_ConfigChannel+0x5b4>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	f040 82ac 	bne.w	800269a <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b04      	cmp	r3, #4
 8002148:	d81c      	bhi.n	8002184 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	461a      	mov	r2, r3
 800215e:	231f      	movs	r3, #31
 8002160:	4093      	lsls	r3, r2
 8002162:	43db      	mvns	r3, r3
 8002164:	4019      	ands	r1, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	6818      	ldr	r0, [r3, #0]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	4413      	add	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	fa00 f203 	lsl.w	r2, r0, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	631a      	str	r2, [r3, #48]	; 0x30
 8002182:	e063      	b.n	800224c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2b09      	cmp	r3, #9
 800218a:	d81e      	bhi.n	80021ca <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	4613      	mov	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	4413      	add	r3, r2
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	3b1e      	subs	r3, #30
 80021a0:	221f      	movs	r2, #31
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43db      	mvns	r3, r3
 80021a8:	4019      	ands	r1, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	4413      	add	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	3b1e      	subs	r3, #30
 80021bc:	fa00 f203 	lsl.w	r2, r0, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	635a      	str	r2, [r3, #52]	; 0x34
 80021c8:	e040      	b.n	800224c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b0e      	cmp	r3, #14
 80021d0:	d81e      	bhi.n	8002210 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	3b3c      	subs	r3, #60	; 0x3c
 80021e6:	221f      	movs	r2, #31
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	43db      	mvns	r3, r3
 80021ee:	4019      	ands	r1, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	4413      	add	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	3b3c      	subs	r3, #60	; 0x3c
 8002202:	fa00 f203 	lsl.w	r2, r0, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	639a      	str	r2, [r3, #56]	; 0x38
 800220e:	e01d      	b.n	800224c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	4413      	add	r3, r2
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	3b5a      	subs	r3, #90	; 0x5a
 8002224:	221f      	movs	r2, #31
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	4019      	ands	r1, r3
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	6818      	ldr	r0, [r3, #0]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	3b5a      	subs	r3, #90	; 0x5a
 8002240:	fa00 f203 	lsl.w	r2, r0, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
 8002256:	2b00      	cmp	r3, #0
 8002258:	f040 80e5 	bne.w	8002426 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b09      	cmp	r3, #9
 8002262:	d91c      	bls.n	800229e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6999      	ldr	r1, [r3, #24]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	3b1e      	subs	r3, #30
 8002276:	2207      	movs	r2, #7
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	4019      	ands	r1, r3
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	6898      	ldr	r0, [r3, #8]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4613      	mov	r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4413      	add	r3, r2
 800228e:	3b1e      	subs	r3, #30
 8002290:	fa00 f203 	lsl.w	r2, r0, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	619a      	str	r2, [r3, #24]
 800229c:	e019      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6959      	ldr	r1, [r3, #20]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	2207      	movs	r2, #7
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	4019      	ands	r1, r3
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	6898      	ldr	r0, [r3, #8]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4613      	mov	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4413      	add	r3, r2
 80022c6:	fa00 f203 	lsl.w	r2, r0, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	695a      	ldr	r2, [r3, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	08db      	lsrs	r3, r3, #3
 80022de:	f003 0303 	and.w	r3, r3, #3
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d84f      	bhi.n	8002394 <HAL_ADC_ConfigChannel+0x28c>
 80022f4:	a201      	add	r2, pc, #4	; (adr r2, 80022fc <HAL_ADC_ConfigChannel+0x1f4>)
 80022f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fa:	bf00      	nop
 80022fc:	0800230d 	.word	0x0800230d
 8002300:	0800232f 	.word	0x0800232f
 8002304:	08002351 	.word	0x08002351
 8002308:	08002373 	.word	0x08002373
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002312:	4b99      	ldr	r3, [pc, #612]	; (8002578 <HAL_ADC_ConfigChannel+0x470>)
 8002314:	4013      	ands	r3, r2
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	0691      	lsls	r1, r2, #26
 800231c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800231e:	430a      	orrs	r2, r1
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800232a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800232c:	e07b      	b.n	8002426 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002334:	4b90      	ldr	r3, [pc, #576]	; (8002578 <HAL_ADC_ConfigChannel+0x470>)
 8002336:	4013      	ands	r3, r2
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	0691      	lsls	r1, r2, #26
 800233e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002340:	430a      	orrs	r2, r1
 8002342:	431a      	orrs	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800234c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800234e:	e06a      	b.n	8002426 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002356:	4b88      	ldr	r3, [pc, #544]	; (8002578 <HAL_ADC_ConfigChannel+0x470>)
 8002358:	4013      	ands	r3, r2
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	0691      	lsls	r1, r2, #26
 8002360:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002362:	430a      	orrs	r2, r1
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800236e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002370:	e059      	b.n	8002426 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002378:	4b7f      	ldr	r3, [pc, #508]	; (8002578 <HAL_ADC_ConfigChannel+0x470>)
 800237a:	4013      	ands	r3, r2
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	0691      	lsls	r1, r2, #26
 8002382:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002384:	430a      	orrs	r2, r1
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002390:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002392:	e048      	b.n	8002426 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800239a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	069b      	lsls	r3, r3, #26
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d107      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023b6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	069b      	lsls	r3, r3, #26
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d107      	bne.n	80023dc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023da:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	069b      	lsls	r3, r3, #26
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d107      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023fe:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002406:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	069b      	lsls	r3, r3, #26
 8002410:	429a      	cmp	r2, r3
 8002412:	d107      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002422:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002424:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0303 	and.w	r3, r3, #3
 8002430:	2b01      	cmp	r3, #1
 8002432:	d108      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x33e>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x33e>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <HAL_ADC_ConfigChannel+0x340>
 8002446:	2300      	movs	r3, #0
 8002448:	2b00      	cmp	r3, #0
 800244a:	f040 8131 	bne.w	80026b0 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d00f      	beq.n	8002476 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2201      	movs	r2, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43da      	mvns	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	400a      	ands	r2, r1
 8002470:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002474:	e049      	b.n	800250a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2201      	movs	r2, #1
 8002484:	409a      	lsls	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b09      	cmp	r3, #9
 8002496:	d91c      	bls.n	80024d2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6999      	ldr	r1, [r3, #24]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	4613      	mov	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	4413      	add	r3, r2
 80024a8:	3b1b      	subs	r3, #27
 80024aa:	2207      	movs	r2, #7
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	4019      	ands	r1, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	6898      	ldr	r0, [r3, #8]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	3b1b      	subs	r3, #27
 80024c4:	fa00 f203 	lsl.w	r2, r0, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	619a      	str	r2, [r3, #24]
 80024d0:	e01b      	b.n	800250a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6959      	ldr	r1, [r3, #20]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	4613      	mov	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	2207      	movs	r2, #7
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	4019      	ands	r1, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	6898      	ldr	r0, [r3, #8]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	1c5a      	adds	r2, r3, #1
 80024f8:	4613      	mov	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	4413      	add	r3, r2
 80024fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002512:	d004      	beq.n	800251e <HAL_ADC_ConfigChannel+0x416>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a18      	ldr	r2, [pc, #96]	; (800257c <HAL_ADC_ConfigChannel+0x474>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d101      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x41a>
 800251e:	4b18      	ldr	r3, [pc, #96]	; (8002580 <HAL_ADC_ConfigChannel+0x478>)
 8002520:	e000      	b.n	8002524 <HAL_ADC_ConfigChannel+0x41c>
 8002522:	4b18      	ldr	r3, [pc, #96]	; (8002584 <HAL_ADC_ConfigChannel+0x47c>)
 8002524:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2b10      	cmp	r3, #16
 800252c:	d105      	bne.n	800253a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800252e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d015      	beq.n	8002566 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800253e:	2b11      	cmp	r3, #17
 8002540:	d105      	bne.n	800254e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002542:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00b      	beq.n	8002566 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002552:	2b12      	cmp	r3, #18
 8002554:	f040 80ac 	bne.w	80026b0 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002560:	2b00      	cmp	r3, #0
 8002562:	f040 80a5 	bne.w	80026b0 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800256e:	d10b      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x480>
 8002570:	4b02      	ldr	r3, [pc, #8]	; (800257c <HAL_ADC_ConfigChannel+0x474>)
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	e023      	b.n	80025be <HAL_ADC_ConfigChannel+0x4b6>
 8002576:	bf00      	nop
 8002578:	83fff000 	.word	0x83fff000
 800257c:	50000100 	.word	0x50000100
 8002580:	50000300 	.word	0x50000300
 8002584:	50000700 	.word	0x50000700
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a4e      	ldr	r2, [pc, #312]	; (80026c8 <HAL_ADC_ConfigChannel+0x5c0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d103      	bne.n	800259a <HAL_ADC_ConfigChannel+0x492>
 8002592:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	e011      	b.n	80025be <HAL_ADC_ConfigChannel+0x4b6>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a4b      	ldr	r2, [pc, #300]	; (80026cc <HAL_ADC_ConfigChannel+0x5c4>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d102      	bne.n	80025aa <HAL_ADC_ConfigChannel+0x4a2>
 80025a4:	4b4a      	ldr	r3, [pc, #296]	; (80026d0 <HAL_ADC_ConfigChannel+0x5c8>)
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	e009      	b.n	80025be <HAL_ADC_ConfigChannel+0x4b6>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a48      	ldr	r2, [pc, #288]	; (80026d0 <HAL_ADC_ConfigChannel+0x5c8>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d102      	bne.n	80025ba <HAL_ADC_ConfigChannel+0x4b2>
 80025b4:	4b45      	ldr	r3, [pc, #276]	; (80026cc <HAL_ADC_ConfigChannel+0x5c4>)
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	e001      	b.n	80025be <HAL_ADC_ConfigChannel+0x4b6>
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d108      	bne.n	80025de <HAL_ADC_ConfigChannel+0x4d6>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_ADC_ConfigChannel+0x4d6>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x4d8>
 80025de:	2300      	movs	r3, #0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d150      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80025e4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d010      	beq.n	800260c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d107      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x4fe>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d101      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x4fe>
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <HAL_ADC_ConfigChannel+0x500>
 8002606:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002608:	2b00      	cmp	r3, #0
 800260a:	d13c      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2b10      	cmp	r3, #16
 8002612:	d11d      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x548>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800261c:	d118      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800261e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002628:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800262a:	4b2a      	ldr	r3, [pc, #168]	; (80026d4 <HAL_ADC_ConfigChannel+0x5cc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a2a      	ldr	r2, [pc, #168]	; (80026d8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	0c9a      	lsrs	r2, r3, #18
 8002636:	4613      	mov	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002640:	e002      	b.n	8002648 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	3b01      	subs	r3, #1
 8002646:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f9      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800264e:	e02e      	b.n	80026ae <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b11      	cmp	r3, #17
 8002656:	d10b      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x568>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002660:	d106      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002662:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800266a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800266c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800266e:	e01e      	b.n	80026ae <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2b12      	cmp	r3, #18
 8002676:	d11a      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002678:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002680:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002682:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002684:	e013      	b.n	80026ae <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f043 0220 	orr.w	r2, r3, #32
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002698:	e00a      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f043 0220 	orr.w	r2, r3, #32
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80026ac:	e000      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80026ae:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80026b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80026bc:	4618      	mov	r0, r3
 80026be:	376c      	adds	r7, #108	; 0x6c
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	50000100 	.word	0x50000100
 80026cc:	50000400 	.word	0x50000400
 80026d0:	50000500 	.word	0x50000500
 80026d4:	20000004 	.word	0x20000004
 80026d8:	431bde83 	.word	0x431bde83

080026dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80026dc:	b480      	push	{r7}
 80026de:	b099      	sub	sp, #100	; 0x64
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026f4:	d102      	bne.n	80026fc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80026f6:	4b6d      	ldr	r3, [pc, #436]	; (80028ac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	e01a      	b.n	8002732 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a6a      	ldr	r2, [pc, #424]	; (80028ac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d103      	bne.n	800270e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002706:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	e011      	b.n	8002732 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a67      	ldr	r2, [pc, #412]	; (80028b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d102      	bne.n	800271e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002718:	4b66      	ldr	r3, [pc, #408]	; (80028b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	e009      	b.n	8002732 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a64      	ldr	r2, [pc, #400]	; (80028b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d102      	bne.n	800272e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002728:	4b61      	ldr	r3, [pc, #388]	; (80028b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	e001      	b.n	8002732 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0b0      	b.n	800289e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002746:	2302      	movs	r3, #2
 8002748:	e0a9      	b.n	800289e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	f040 808d 	bne.w	800287c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	2b00      	cmp	r3, #0
 800276c:	f040 8086 	bne.w	800287c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002778:	d004      	beq.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a4b      	ldr	r2, [pc, #300]	; (80028ac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d101      	bne.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002784:	4b4c      	ldr	r3, [pc, #304]	; (80028b8 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002786:	e000      	b.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002788:	4b4c      	ldr	r3, [pc, #304]	; (80028bc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800278a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d040      	beq.n	8002816 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002794:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6859      	ldr	r1, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027a6:	035b      	lsls	r3, r3, #13
 80027a8:	430b      	orrs	r3, r1
 80027aa:	431a      	orrs	r2, r3
 80027ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027ae:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d108      	bne.n	80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80027d0:	2300      	movs	r3, #0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d15c      	bne.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d107      	bne.n	80027f2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80027f2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d14b      	bne.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80027f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002800:	f023 030f 	bic.w	r3, r3, #15
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	6811      	ldr	r1, [r2, #0]
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	6892      	ldr	r2, [r2, #8]
 800280c:	430a      	orrs	r2, r1
 800280e:	431a      	orrs	r2, r3
 8002810:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002812:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002814:	e03c      	b.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002816:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800281e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002820:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b01      	cmp	r3, #1
 800282e:	d108      	bne.n	8002842 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002842:	2300      	movs	r3, #0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d123      	bne.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b01      	cmp	r3, #1
 8002852:	d107      	bne.n	8002864 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002860:	2301      	movs	r3, #1
 8002862:	e000      	b.n	8002866 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002864:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002866:	2b00      	cmp	r3, #0
 8002868:	d112      	bne.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800286a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002872:	f023 030f 	bic.w	r3, r3, #15
 8002876:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002878:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800287a:	e009      	b.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	f043 0220 	orr.w	r2, r3, #32
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800288e:	e000      	b.n	8002892 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002890:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800289a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800289e:	4618      	mov	r0, r3
 80028a0:	3764      	adds	r7, #100	; 0x64
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	50000100 	.word	0x50000100
 80028b0:	50000400 	.word	0x50000400
 80028b4:	50000500 	.word	0x50000500
 80028b8:	50000300 	.word	0x50000300
 80028bc:	50000700 	.word	0x50000700

080028c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d108      	bne.n	80028ec <ADC_Enable+0x2c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <ADC_Enable+0x2c>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <ADC_Enable+0x2e>
 80028ec:	2300      	movs	r3, #0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d143      	bne.n	800297a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	4b22      	ldr	r3, [pc, #136]	; (8002984 <ADC_Enable+0xc4>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00d      	beq.n	800291c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002910:	f043 0201 	orr.w	r2, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e02f      	b.n	800297c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800292c:	f7fe fb42 	bl	8000fb4 <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002932:	e01b      	b.n	800296c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002934:	f7fe fb3e 	bl	8000fb4 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d914      	bls.n	800296c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b01      	cmp	r3, #1
 800294e:	d00d      	beq.n	800296c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002954:	f043 0210 	orr.w	r2, r3, #16
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e007      	b.n	800297c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b01      	cmp	r3, #1
 8002978:	d1dc      	bne.n	8002934 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	8000003f 	.word	0x8000003f

08002988 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d108      	bne.n	80029b4 <ADC_Disable+0x2c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <ADC_Disable+0x2c>
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <ADC_Disable+0x2e>
 80029b4:	2300      	movs	r3, #0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d047      	beq.n	8002a4a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 030d 	and.w	r3, r3, #13
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d10f      	bne.n	80029e8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0202 	orr.w	r2, r2, #2
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2203      	movs	r2, #3
 80029de:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80029e0:	f7fe fae8 	bl	8000fb4 <HAL_GetTick>
 80029e4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80029e6:	e029      	b.n	8002a3c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f043 0210 	orr.w	r2, r3, #16
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f8:	f043 0201 	orr.w	r2, r3, #1
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e023      	b.n	8002a4c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a04:	f7fe fad6 	bl	8000fb4 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d914      	bls.n	8002a3c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d10d      	bne.n	8002a3c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f043 0210 	orr.w	r2, r3, #16
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a30:	f043 0201 	orr.w	r2, r3, #1
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e007      	b.n	8002a4c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d0dc      	beq.n	8002a04 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 030c 	and.w	r3, r3, #12
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 809b 	beq.w	8002bb0 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a88:	d12a      	bne.n	8002ae0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d126      	bne.n	8002ae0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d122      	bne.n	8002ae0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002a9e:	e014      	b.n	8002aca <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4a46      	ldr	r2, [pc, #280]	; (8002bbc <ADC_ConversionStop+0x168>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d90d      	bls.n	8002ac4 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	f043 0210 	orr.w	r2, r3, #16
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	f043 0201 	orr.w	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e076      	b.n	8002bb2 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad4:	2b40      	cmp	r3, #64	; 0x40
 8002ad6:	d1e3      	bne.n	8002aa0 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2240      	movs	r2, #64	; 0x40
 8002ade:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b60      	cmp	r3, #96	; 0x60
 8002ae4:	d015      	beq.n	8002b12 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b04      	cmp	r3, #4
 8002af2:	d10e      	bne.n	8002b12 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d107      	bne.n	8002b12 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f042 0210 	orr.w	r2, r2, #16
 8002b10:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b0c      	cmp	r3, #12
 8002b16:	d015      	beq.n	8002b44 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d10e      	bne.n	8002b44 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d107      	bne.n	8002b44 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0220 	orr.w	r2, r2, #32
 8002b42:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	2b60      	cmp	r3, #96	; 0x60
 8002b48:	d005      	beq.n	8002b56 <ADC_ConversionStop+0x102>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b6c      	cmp	r3, #108	; 0x6c
 8002b4e:	d105      	bne.n	8002b5c <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002b50:	230c      	movs	r3, #12
 8002b52:	617b      	str	r3, [r7, #20]
        break;
 8002b54:	e005      	b.n	8002b62 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002b56:	2308      	movs	r3, #8
 8002b58:	617b      	str	r3, [r7, #20]
        break;
 8002b5a:	e002      	b.n	8002b62 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	617b      	str	r3, [r7, #20]
        break;
 8002b60:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002b62:	f7fe fa27 	bl	8000fb4 <HAL_GetTick>
 8002b66:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002b68:	e01b      	b.n	8002ba2 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002b6a:	f7fe fa23 	bl	8000fb4 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b0b      	cmp	r3, #11
 8002b76:	d914      	bls.n	8002ba2 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00d      	beq.n	8002ba2 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	f043 0201 	orr.w	r2, r3, #1
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e007      	b.n	8002bb2 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689a      	ldr	r2, [r3, #8]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1dc      	bne.n	8002b6a <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	000993ff 	.word	0x000993ff

08002bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bdc:	4013      	ands	r3, r2
 8002bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002be8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bf2:	4a04      	ldr	r2, [pc, #16]	; (8002c04 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	60d3      	str	r3, [r2, #12]
}
 8002bf8:	bf00      	nop
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c0c:	4b04      	ldr	r3, [pc, #16]	; (8002c20 <__NVIC_GetPriorityGrouping+0x18>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	f003 0307 	and.w	r3, r3, #7
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	db0b      	blt.n	8002c4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	f003 021f 	and.w	r2, r3, #31
 8002c3c:	4907      	ldr	r1, [pc, #28]	; (8002c5c <__NVIC_EnableIRQ+0x38>)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2001      	movs	r0, #1
 8002c46:	fa00 f202 	lsl.w	r2, r0, r2
 8002c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	e000e100 	.word	0xe000e100

08002c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	6039      	str	r1, [r7, #0]
 8002c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	db0a      	blt.n	8002c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	490c      	ldr	r1, [pc, #48]	; (8002cac <__NVIC_SetPriority+0x4c>)
 8002c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7e:	0112      	lsls	r2, r2, #4
 8002c80:	b2d2      	uxtb	r2, r2
 8002c82:	440b      	add	r3, r1
 8002c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c88:	e00a      	b.n	8002ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	4908      	ldr	r1, [pc, #32]	; (8002cb0 <__NVIC_SetPriority+0x50>)
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	3b04      	subs	r3, #4
 8002c98:	0112      	lsls	r2, r2, #4
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	761a      	strb	r2, [r3, #24]
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	e000e100 	.word	0xe000e100
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b089      	sub	sp, #36	; 0x24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f1c3 0307 	rsb	r3, r3, #7
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	bf28      	it	cs
 8002cd2:	2304      	movcs	r3, #4
 8002cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	2b06      	cmp	r3, #6
 8002cdc:	d902      	bls.n	8002ce4 <NVIC_EncodePriority+0x30>
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	3b03      	subs	r3, #3
 8002ce2:	e000      	b.n	8002ce6 <NVIC_EncodePriority+0x32>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	401a      	ands	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	fa01 f303 	lsl.w	r3, r1, r3
 8002d06:	43d9      	mvns	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	4313      	orrs	r3, r2
         );
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3724      	adds	r7, #36	; 0x24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
	...

08002d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d2c:	d301      	bcc.n	8002d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e00f      	b.n	8002d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d32:	4a0a      	ldr	r2, [pc, #40]	; (8002d5c <SysTick_Config+0x40>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d3a:	210f      	movs	r1, #15
 8002d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d40:	f7ff ff8e 	bl	8002c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <SysTick_Config+0x40>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d4a:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <SysTick_Config+0x40>)
 8002d4c:	2207      	movs	r2, #7
 8002d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	e000e010 	.word	0xe000e010

08002d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ff29 	bl	8002bc0 <__NVIC_SetPriorityGrouping>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b086      	sub	sp, #24
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
 8002d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d88:	f7ff ff3e 	bl	8002c08 <__NVIC_GetPriorityGrouping>
 8002d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	68b9      	ldr	r1, [r7, #8]
 8002d92:	6978      	ldr	r0, [r7, #20]
 8002d94:	f7ff ff8e 	bl	8002cb4 <NVIC_EncodePriority>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d9e:	4611      	mov	r1, r2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff5d 	bl	8002c60 <__NVIC_SetPriority>
}
 8002da6:	bf00      	nop
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	4603      	mov	r3, r0
 8002db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff31 	bl	8002c24 <__NVIC_EnableIRQ>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff ffa2 	bl	8002d1c <SysTick_Config>
 8002dd8:	4603      	mov	r3, r0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b087      	sub	sp, #28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002df2:	e154      	b.n	800309e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2101      	movs	r1, #1
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002e00:	4013      	ands	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8146 	beq.w	8003098 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 0303 	and.w	r3, r3, #3
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d005      	beq.n	8002e24 <HAL_GPIO_Init+0x40>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d130      	bne.n	8002e86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	2203      	movs	r2, #3
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	43db      	mvns	r3, r3
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43db      	mvns	r3, r3
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4013      	ands	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	091b      	lsrs	r3, r3, #4
 8002e70:	f003 0201 	and.w	r2, r3, #1
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d017      	beq.n	8002ec2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d123      	bne.n	8002f16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	08da      	lsrs	r2, r3, #3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	3208      	adds	r2, #8
 8002ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	220f      	movs	r2, #15
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43db      	mvns	r3, r3
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	691a      	ldr	r2, [r3, #16]
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	08da      	lsrs	r2, r3, #3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3208      	adds	r2, #8
 8002f10:	6939      	ldr	r1, [r7, #16]
 8002f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	2203      	movs	r2, #3
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0203 	and.w	r2, r3, #3
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80a0 	beq.w	8003098 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f58:	4b58      	ldr	r3, [pc, #352]	; (80030bc <HAL_GPIO_Init+0x2d8>)
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	4a57      	ldr	r2, [pc, #348]	; (80030bc <HAL_GPIO_Init+0x2d8>)
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	6193      	str	r3, [r2, #24]
 8002f64:	4b55      	ldr	r3, [pc, #340]	; (80030bc <HAL_GPIO_Init+0x2d8>)
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f70:	4a53      	ldr	r2, [pc, #332]	; (80030c0 <HAL_GPIO_Init+0x2dc>)
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	089b      	lsrs	r3, r3, #2
 8002f76:	3302      	adds	r3, #2
 8002f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f003 0303 	and.w	r3, r3, #3
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	220f      	movs	r2, #15
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f9a:	d019      	beq.n	8002fd0 <HAL_GPIO_Init+0x1ec>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a49      	ldr	r2, [pc, #292]	; (80030c4 <HAL_GPIO_Init+0x2e0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d013      	beq.n	8002fcc <HAL_GPIO_Init+0x1e8>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a48      	ldr	r2, [pc, #288]	; (80030c8 <HAL_GPIO_Init+0x2e4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d00d      	beq.n	8002fc8 <HAL_GPIO_Init+0x1e4>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a47      	ldr	r2, [pc, #284]	; (80030cc <HAL_GPIO_Init+0x2e8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d007      	beq.n	8002fc4 <HAL_GPIO_Init+0x1e0>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a46      	ldr	r2, [pc, #280]	; (80030d0 <HAL_GPIO_Init+0x2ec>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <HAL_GPIO_Init+0x1dc>
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	e008      	b.n	8002fd2 <HAL_GPIO_Init+0x1ee>
 8002fc0:	2305      	movs	r3, #5
 8002fc2:	e006      	b.n	8002fd2 <HAL_GPIO_Init+0x1ee>
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e004      	b.n	8002fd2 <HAL_GPIO_Init+0x1ee>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e002      	b.n	8002fd2 <HAL_GPIO_Init+0x1ee>
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e000      	b.n	8002fd2 <HAL_GPIO_Init+0x1ee>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	f002 0203 	and.w	r2, r2, #3
 8002fd8:	0092      	lsls	r2, r2, #2
 8002fda:	4093      	lsls	r3, r2
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002fe2:	4937      	ldr	r1, [pc, #220]	; (80030c0 <HAL_GPIO_Init+0x2dc>)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	089b      	lsrs	r3, r3, #2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ff0:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003014:	4a2f      	ldr	r2, [pc, #188]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800301a:	4b2e      	ldr	r3, [pc, #184]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	43db      	mvns	r3, r3
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d003      	beq.n	800303e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800303e:	4a25      	ldr	r2, [pc, #148]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003044:	4b23      	ldr	r3, [pc, #140]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	43db      	mvns	r3, r3
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4013      	ands	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003068:	4a1a      	ldr	r2, [pc, #104]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800306e:	4b19      	ldr	r3, [pc, #100]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	43db      	mvns	r3, r3
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	4013      	ands	r3, r2
 800307c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003092:	4a10      	ldr	r2, [pc, #64]	; (80030d4 <HAL_GPIO_Init+0x2f0>)
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	3301      	adds	r3, #1
 800309c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	fa22 f303 	lsr.w	r3, r2, r3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f47f aea3 	bne.w	8002df4 <HAL_GPIO_Init+0x10>
  }
}
 80030ae:	bf00      	nop
 80030b0:	bf00      	nop
 80030b2:	371c      	adds	r7, #28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40010000 	.word	0x40010000
 80030c4:	48000400 	.word	0x48000400
 80030c8:	48000800 	.word	0x48000800
 80030cc:	48000c00 	.word	0x48000c00
 80030d0:	48001000 	.word	0x48001000
 80030d4:	40010400 	.word	0x40010400

080030d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	887b      	ldrh	r3, [r7, #2]
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030f0:	2301      	movs	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
 80030f4:	e001      	b.n	80030fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030f6:	2300      	movs	r3, #0
 80030f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	807b      	strh	r3, [r7, #2]
 8003114:	4613      	mov	r3, r2
 8003116:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003118:	787b      	ldrb	r3, [r7, #1]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800311e:	887a      	ldrh	r2, [r7, #2]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003124:	e002      	b.n	800312c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003126:	887a      	ldrh	r2, [r7, #2]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800314a:	887a      	ldrh	r2, [r7, #2]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4013      	ands	r3, r2
 8003150:	041a      	lsls	r2, r3, #16
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	43d9      	mvns	r1, r3
 8003156:	887b      	ldrh	r3, [r7, #2]
 8003158:	400b      	ands	r3, r1
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	619a      	str	r2, [r3, #24]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	88fb      	ldrh	r3, [r7, #6]
 800317c:	4013      	ands	r3, r2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d006      	beq.n	8003190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd f94a 	bl	8000424 <HAL_GPIO_EXTI_Callback>
  }
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40010400 	.word	0x40010400

0800319c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800319c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800319e:	b08b      	sub	sp, #44	; 0x2c
 80031a0:	af06      	add	r7, sp, #24
 80031a2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e0c4      	b.n	8003338 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f008 fbd0 	bl	800b968 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2203      	movs	r2, #3
 80031cc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f004 faf6 	bl	80077c6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031da:	2300      	movs	r3, #0
 80031dc:	73fb      	strb	r3, [r7, #15]
 80031de:	e040      	b.n	8003262 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	4613      	mov	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	440b      	add	r3, r1
 80031f0:	3301      	adds	r3, #1
 80031f2:	2201      	movs	r2, #1
 80031f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	440b      	add	r3, r1
 8003206:	7bfa      	ldrb	r2, [r7, #15]
 8003208:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	1c5a      	adds	r2, r3, #1
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	440b      	add	r3, r1
 800321a:	3303      	adds	r3, #3
 800321c:	2200      	movs	r2, #0
 800321e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003220:	7bfa      	ldrb	r2, [r7, #15]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	440b      	add	r3, r1
 800322e:	3338      	adds	r3, #56	; 0x38
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003234:	7bfa      	ldrb	r2, [r7, #15]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	440b      	add	r3, r1
 8003242:	333c      	adds	r3, #60	; 0x3c
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003248:	7bfa      	ldrb	r2, [r7, #15]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	440b      	add	r3, r1
 8003256:	3340      	adds	r3, #64	; 0x40
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800325c:	7bfb      	ldrb	r3, [r7, #15]
 800325e:	3301      	adds	r3, #1
 8003260:	73fb      	strb	r3, [r7, #15]
 8003262:	7bfa      	ldrb	r2, [r7, #15]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	429a      	cmp	r2, r3
 800326a:	d3b9      	bcc.n	80031e0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800326c:	2300      	movs	r3, #0
 800326e:	73fb      	strb	r3, [r7, #15]
 8003270:	e044      	b.n	80032fc <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	4413      	add	r3, r2
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	440b      	add	r3, r1
 8003280:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003284:	2200      	movs	r2, #0
 8003286:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003288:	7bfa      	ldrb	r2, [r7, #15]
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	440b      	add	r3, r1
 8003296:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800329a:	7bfa      	ldrb	r2, [r7, #15]
 800329c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800329e:	7bfa      	ldrb	r2, [r7, #15]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	440b      	add	r3, r1
 80032ac:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032b4:	7bfa      	ldrb	r2, [r7, #15]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	440b      	add	r3, r1
 80032c2:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032ca:	7bfa      	ldrb	r2, [r7, #15]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	440b      	add	r3, r1
 80032d8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032e0:	7bfa      	ldrb	r2, [r7, #15]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	440b      	add	r3, r1
 80032ee:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80032f2:	2200      	movs	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	3301      	adds	r3, #1
 80032fa:	73fb      	strb	r3, [r7, #15]
 80032fc:	7bfa      	ldrb	r2, [r7, #15]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	429a      	cmp	r2, r3
 8003304:	d3b5      	bcc.n	8003272 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	687e      	ldr	r6, [r7, #4]
 800330e:	466d      	mov	r5, sp
 8003310:	f106 0410 	add.w	r4, r6, #16
 8003314:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003316:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	602b      	str	r3, [r5, #0]
 800331c:	1d33      	adds	r3, r6, #4
 800331e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003320:	6838      	ldr	r0, [r7, #0]
 8003322:	f004 fa6b 	bl	80077fc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003340 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_PCD_Start+0x16>
 8003352:	2302      	movs	r3, #2
 8003354:	e016      	b.n	8003384 <HAL_PCD_Start+0x44>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f004 fa18 	bl	8007798 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003368:	2101      	movs	r1, #1
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f008 fd9a 	bl	800bea4 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4618      	mov	r0, r3
 8003376:	f006 fcd8 	bl	8009d2a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f006 fcd1 	bl	8009d40 <USB_ReadInterrupts>
 800339e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fab2 	bl	8003914 <PCD_EP_ISR_Handler>

    return;
 80033b0:	e0bd      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d013      	beq.n	80033e4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ce:	b292      	uxth	r2, r2
 80033d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f008 fb68 	bl	800baaa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80033da:	2100      	movs	r1, #0
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f8a9 	bl	8003534 <HAL_PCD_SetAddress>

    return;
 80033e2:	e0a4      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00c      	beq.n	8003408 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003400:	b292      	uxth	r2, r2
 8003402:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003406:	e092      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00c      	beq.n	800342c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800341a:	b29a      	uxth	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003424:	b292      	uxth	r2, r2
 8003426:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800342a:	e080      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d027      	beq.n	8003486 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0204 	bic.w	r2, r2, #4
 8003448:	b292      	uxth	r2, r2
 800344a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003456:	b29a      	uxth	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0208 	bic.w	r2, r2, #8
 8003460:	b292      	uxth	r2, r2
 8003462:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f008 fb58 	bl	800bb1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003474:	b29a      	uxth	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800347e:	b292      	uxth	r2, r2
 8003480:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003484:	e053      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800348c:	2b00      	cmp	r3, #0
 800348e:	d027      	beq.n	80034e0 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003498:	b29a      	uxth	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0208 	orr.w	r2, r2, #8
 80034a2:	b292      	uxth	r2, r2
 80034a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ba:	b292      	uxth	r2, r2
 80034bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0204 	orr.w	r2, r2, #4
 80034d2:	b292      	uxth	r2, r2
 80034d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f008 fb05 	bl	800bae8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80034de:	e026      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00f      	beq.n	800350a <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034fc:	b292      	uxth	r2, r2
 80034fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f008 fac3 	bl	800ba8e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003508:	e011      	b.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00c      	beq.n	800352e <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800351c:	b29a      	uxth	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003526:	b292      	uxth	r2, r2
 8003528:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800352c:	bf00      	nop
  }
}
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_PCD_SetAddress+0x1a>
 800354a:	2302      	movs	r3, #2
 800354c:	e013      	b.n	8003576 <HAL_PCD_SetAddress+0x42>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	78fa      	ldrb	r2, [r7, #3]
 8003564:	4611      	mov	r1, r2
 8003566:	4618      	mov	r0, r3
 8003568:	f006 fbcb 	bl	8009d02 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
 8003586:	4608      	mov	r0, r1
 8003588:	4611      	mov	r1, r2
 800358a:	461a      	mov	r2, r3
 800358c:	4603      	mov	r3, r0
 800358e:	70fb      	strb	r3, [r7, #3]
 8003590:	460b      	mov	r3, r1
 8003592:	803b      	strh	r3, [r7, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800359c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	da0e      	bge.n	80035c2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	4413      	add	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2201      	movs	r2, #1
 80035be:	705a      	strb	r2, [r3, #1]
 80035c0:	e00e      	b.n	80035e0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035c2:	78fb      	ldrb	r3, [r7, #3]
 80035c4:	f003 0207 	and.w	r2, r3, #7
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4413      	add	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80035ec:	883a      	ldrh	r2, [r7, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	78ba      	ldrb	r2, [r7, #2]
 80035f6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80035f8:	78bb      	ldrb	r3, [r7, #2]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d102      	bne.n	8003604 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800360a:	2b01      	cmp	r3, #1
 800360c:	d101      	bne.n	8003612 <HAL_PCD_EP_Open+0x94>
 800360e:	2302      	movs	r3, #2
 8003610:	e00e      	b.n	8003630 <HAL_PCD_EP_Open+0xb2>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68f9      	ldr	r1, [r7, #12]
 8003620:	4618      	mov	r0, r3
 8003622:	f004 f90d 	bl	8007840 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800362e:	7afb      	ldrb	r3, [r7, #11]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003644:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003648:	2b00      	cmp	r3, #0
 800364a:	da0e      	bge.n	800366a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800364c:	78fb      	ldrb	r3, [r7, #3]
 800364e:	f003 0307 	and.w	r3, r3, #7
 8003652:	1c5a      	adds	r2, r3, #1
 8003654:	4613      	mov	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	4413      	add	r3, r2
 8003660:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2201      	movs	r2, #1
 8003666:	705a      	strb	r2, [r3, #1]
 8003668:	e00e      	b.n	8003688 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800366a:	78fb      	ldrb	r3, [r7, #3]
 800366c:	f003 0207 	and.w	r2, r3, #7
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	4413      	add	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003688:	78fb      	ldrb	r3, [r7, #3]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	b2da      	uxtb	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_PCD_EP_Close+0x6a>
 800369e:	2302      	movs	r3, #2
 80036a0:	e00e      	b.n	80036c0 <HAL_PCD_EP_Close+0x88>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68f9      	ldr	r1, [r7, #12]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f004 fc89 	bl	8007fc8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	460b      	mov	r3, r1
 80036d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036d8:	7afb      	ldrb	r3, [r7, #11]
 80036da:	f003 0207 	and.w	r2, r3, #7
 80036de:	4613      	mov	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	4413      	add	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	2200      	movs	r2, #0
 8003700:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2200      	movs	r2, #0
 8003706:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003708:	7afb      	ldrb	r3, [r7, #11]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	b2da      	uxtb	r2, r3
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6979      	ldr	r1, [r7, #20]
 800371a:	4618      	mov	r0, r3
 800371c:	f004 fe41 	bl	80083a2 <USB_EPStartXfer>

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
 8003732:	460b      	mov	r3, r1
 8003734:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003736:	78fb      	ldrb	r3, [r7, #3]
 8003738:	f003 0207 	and.w	r2, r3, #7
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	440b      	add	r3, r1
 8003748:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800374c:	681b      	ldr	r3, [r3, #0]
}
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b086      	sub	sp, #24
 800375e:	af00      	add	r7, sp, #0
 8003760:	60f8      	str	r0, [r7, #12]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
 8003766:	460b      	mov	r3, r1
 8003768:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800376a:	7afb      	ldrb	r3, [r7, #11]
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	1c5a      	adds	r2, r3, #1
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	00db      	lsls	r3, r3, #3
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4413      	add	r3, r2
 800377e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2200      	movs	r2, #0
 800379e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2201      	movs	r2, #1
 80037a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037a6:	7afb      	ldrb	r3, [r7, #11]
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6979      	ldr	r1, [r7, #20]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f004 fdf2 	bl	80083a2 <USB_EPStartXfer>

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	f003 0207 	and.w	r2, r3, #7
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d901      	bls.n	80037e6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e03e      	b.n	8003864 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80037e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	da0e      	bge.n	800380c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	1c5a      	adds	r2, r3, #1
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	4413      	add	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2201      	movs	r2, #1
 8003808:	705a      	strb	r2, [r3, #1]
 800380a:	e00c      	b.n	8003826 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4413      	add	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2201      	movs	r2, #1
 800382a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800382c:	78fb      	ldrb	r3, [r7, #3]
 800382e:	f003 0307 	and.w	r3, r3, #7
 8003832:	b2da      	uxtb	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_PCD_EP_SetStall+0x7e>
 8003842:	2302      	movs	r3, #2
 8003844:	e00e      	b.n	8003864 <HAL_PCD_EP_SetStall+0x9c>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68f9      	ldr	r1, [r7, #12]
 8003854:	4618      	mov	r0, r3
 8003856:	f006 f955 	bl	8009b04 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	f003 020f 	and.w	r2, r3, #15
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	429a      	cmp	r2, r3
 8003884:	d901      	bls.n	800388a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e040      	b.n	800390c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800388a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800388e:	2b00      	cmp	r3, #0
 8003890:	da0e      	bge.n	80038b0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003892:	78fb      	ldrb	r3, [r7, #3]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	4413      	add	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2201      	movs	r2, #1
 80038ac:	705a      	strb	r2, [r3, #1]
 80038ae:	e00e      	b.n	80038ce <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038b0:	78fb      	ldrb	r3, [r7, #3]
 80038b2:	f003 0207 	and.w	r2, r3, #7
 80038b6:	4613      	mov	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4413      	add	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038d4:	78fb      	ldrb	r3, [r7, #3]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_PCD_EP_ClrStall+0x82>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e00e      	b.n	800390c <HAL_PCD_EP_ClrStall+0xa0>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68f9      	ldr	r1, [r7, #12]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f006 f952 	bl	8009ba6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b096      	sub	sp, #88	; 0x58
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800391c:	e3bf      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003926:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800392a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8003938:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800393c:	2b00      	cmp	r3, #0
 800393e:	f040 8179 	bne.w	8003c34 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003942:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003946:	f003 0310 	and.w	r3, r3, #16
 800394a:	2b00      	cmp	r3, #0
 800394c:	d152      	bne.n	80039f4 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	881b      	ldrh	r3, [r3, #0]
 8003954:	b29b      	uxth	r3, r3
 8003956:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800395a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800395e:	81fb      	strh	r3, [r7, #14]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	89fb      	ldrh	r3, [r7, #14]
 8003966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800396a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800396e:	b29b      	uxth	r3, r3
 8003970:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3328      	adds	r3, #40	; 0x28
 8003976:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003980:	b29b      	uxth	r3, r3
 8003982:	461a      	mov	r2, r3
 8003984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	3302      	adds	r3, #2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6812      	ldr	r2, [r2, #0]
 8003994:	4413      	add	r3, r2
 8003996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80039a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039a2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80039a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039a6:	695a      	ldr	r2, [r3, #20]
 80039a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	441a      	add	r2, r3
 80039ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039b0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80039b2:	2100      	movs	r1, #0
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f008 f850 	bl	800ba5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 836b 	beq.w	800409e <PCD_EP_ISR_Handler+0x78a>
 80039c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f040 8366 	bne.w	800409e <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	b292      	uxth	r2, r2
 80039e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80039f2:	e354      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039fa:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003a06:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003a0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d034      	beq.n	8003a7c <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4413      	add	r3, r2
 8003a26:	3306      	adds	r3, #6
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	6812      	ldr	r2, [r2, #0]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a34:	881b      	ldrh	r3, [r3, #0]
 8003a36:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003a3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a3c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6818      	ldr	r0, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003a48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a4a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003a4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a4e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	f006 f9cb 	bl	8009dec <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003a62:	4013      	ands	r3, r2
 8003a64:	823b      	strh	r3, [r7, #16]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	8a3a      	ldrh	r2, [r7, #16]
 8003a6c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a70:	b292      	uxth	r2, r2
 8003a72:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f007 ffc3 	bl	800ba00 <HAL_PCD_SetupStageCallback>
 8003a7a:	e310      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003a7c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f280 830c 	bge.w	800409e <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003a92:	4013      	ands	r3, r2
 8003a94:	83fb      	strh	r3, [r7, #30]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	8bfa      	ldrh	r2, [r7, #30]
 8003a9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aa0:	b292      	uxth	r2, r2
 8003aa2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	461a      	mov	r2, r3
 8003ab0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	00db      	lsls	r3, r3, #3
 8003ab6:	4413      	add	r3, r2
 8003ab8:	3306      	adds	r3, #6
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6812      	ldr	r2, [r2, #0]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ac6:	881b      	ldrh	r3, [r3, #0]
 8003ac8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003acc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ace:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003ad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d019      	beq.n	8003b0c <PCD_EP_ISR_Handler+0x1f8>
 8003ad8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d015      	beq.n	8003b0c <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6818      	ldr	r0, [r3, #0]
 8003ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ae6:	6959      	ldr	r1, [r3, #20]
 8003ae8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aea:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003aec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aee:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	f006 f97b 	bl	8009dec <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003af6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003af8:	695a      	ldr	r2, [r3, #20]
 8003afa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	441a      	add	r2, r3
 8003b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b02:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003b04:	2100      	movs	r1, #0
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f007 ff8c 	bl	800ba24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003b16:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003b1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f040 82bd 	bne.w	800409e <PCD_EP_ISR_Handler+0x78a>
 8003b24:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003b28:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003b2c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b30:	f000 82b5 	beq.w	800409e <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	61bb      	str	r3, [r7, #24]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	461a      	mov	r2, r3
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4413      	add	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	801a      	strh	r2, [r3, #0]
 8003b64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	2b3e      	cmp	r3, #62	; 0x3e
 8003b6a:	d91d      	bls.n	8003ba8 <PCD_EP_ISR_Handler+0x294>
 8003b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	647b      	str	r3, [r7, #68]	; 0x44
 8003b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d102      	bne.n	8003b86 <PCD_EP_ISR_Handler+0x272>
 8003b80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b82:	3b01      	subs	r3, #1
 8003b84:	647b      	str	r3, [r7, #68]	; 0x44
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	029b      	lsls	r3, r3, #10
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	4313      	orrs	r3, r2
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	801a      	strh	r2, [r3, #0]
 8003ba6:	e026      	b.n	8003bf6 <PCD_EP_ISR_Handler+0x2e2>
 8003ba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <PCD_EP_ISR_Handler+0x2b2>
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	801a      	strh	r2, [r3, #0]
 8003bc4:	e017      	b.n	8003bf6 <PCD_EP_ISR_Handler+0x2e2>
 8003bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	647b      	str	r3, [r7, #68]	; 0x44
 8003bce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <PCD_EP_ISR_Handler+0x2cc>
 8003bda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bdc:	3301      	adds	r3, #1
 8003bde:	647b      	str	r3, [r7, #68]	; 0x44
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	881b      	ldrh	r3, [r3, #0]
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	029b      	lsls	r3, r3, #10
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c06:	827b      	strh	r3, [r7, #18]
 8003c08:	8a7b      	ldrh	r3, [r7, #18]
 8003c0a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003c0e:	827b      	strh	r3, [r7, #18]
 8003c10:	8a7b      	ldrh	r3, [r7, #18]
 8003c12:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003c16:	827b      	strh	r3, [r7, #18]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	8a7b      	ldrh	r3, [r7, #18]
 8003c1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	8013      	strh	r3, [r2, #0]
 8003c32:	e234      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4413      	add	r3, r2
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003c48:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f280 80fc 	bge.w	8003e4a <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	461a      	mov	r2, r3
 8003c58:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003c68:	4013      	ands	r3, r2
 8003c6a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003c80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c84:	b292      	uxth	r2, r2
 8003c86:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003c88:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003c9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca0:	7b1b      	ldrb	r3, [r3, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d125      	bne.n	8003cf2 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	4413      	add	r3, r2
 8003cba:	3306      	adds	r3, #6
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	6812      	ldr	r2, [r2, #0]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cce:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003cd2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8092 	beq.w	8003e00 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6818      	ldr	r0, [r3, #0]
 8003ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ce2:	6959      	ldr	r1, [r3, #20]
 8003ce4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ce6:	88da      	ldrh	r2, [r3, #6]
 8003ce8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003cec:	f006 f87e 	bl	8009dec <USB_ReadPMA>
 8003cf0:	e086      	b.n	8003e00 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003cf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf4:	78db      	ldrb	r3, [r3, #3]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d10a      	bne.n	8003d10 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003cfa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003cfe:	461a      	mov	r2, r3
 8003d00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f9d9 	bl	80040ba <HAL_PCD_EP_DB_Receive>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003d0e:	e077      	b.n	8003e00 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	881b      	ldrh	r3, [r3, #0]
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d2a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	441a      	add	r2, r3
 8003d3c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003d40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4413      	add	r3, r2
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d024      	beq.n	8003db8 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	4413      	add	r3, r2
 8003d82:	3302      	adds	r3, #2
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d96:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003d9a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02e      	beq.n	8003e00 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003da8:	6959      	ldr	r1, [r3, #20]
 8003daa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dac:	891a      	ldrh	r2, [r3, #8]
 8003dae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003db2:	f006 f81b 	bl	8009dec <USB_ReadPMA>
 8003db6:	e023      	b.n	8003e00 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	4413      	add	r3, r2
 8003dcc:	3306      	adds	r3, #6
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6812      	ldr	r2, [r2, #0]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003de0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003de4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d009      	beq.n	8003e00 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003df2:	6959      	ldr	r1, [r3, #20]
 8003df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003df6:	895a      	ldrh	r2, [r3, #10]
 8003df8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003dfc:	f005 fff6 	bl	8009dec <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e02:	69da      	ldr	r2, [r3, #28]
 8003e04:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003e08:	441a      	add	r2, r3
 8003e0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e0c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003e0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e10:	695a      	ldr	r2, [r3, #20]
 8003e12:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003e16:	441a      	add	r2, r3
 8003e18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e1a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d005      	beq.n	8003e30 <PCD_EP_ISR_Handler+0x51c>
 8003e24:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8003e28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d206      	bcs.n	8003e3e <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003e30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	4619      	mov	r1, r3
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f007 fdf4 	bl	800ba24 <HAL_PCD_DataOutStageCallback>
 8003e3c:	e005      	b.n	8003e4a <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e44:	4618      	mov	r0, r3
 8003e46:	f004 faac 	bl	80083a2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003e4a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f000 8123 	beq.w	800409e <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8003e58:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	4613      	mov	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	4413      	add	r3, r2
 8003e6a:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	881b      	ldrh	r3, [r3, #0]
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	441a      	add	r2, r3
 8003e98:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8003e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003ea8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eaa:	78db      	ldrb	r3, [r3, #3]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	f040 80a2 	bne.w	8003ff6 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8003eb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003eb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eba:	7b1b      	ldrb	r3, [r3, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f000 8093 	beq.w	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003ec2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d046      	beq.n	8003f5c <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ece:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ed0:	785b      	ldrb	r3, [r3, #1]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d126      	bne.n	8003f24 <PCD_EP_ISR_Handler+0x610>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	627b      	str	r3, [r7, #36]	; 0x24
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	4413      	add	r3, r2
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
 8003eee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	011a      	lsls	r2, r3, #4
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003efc:	623b      	str	r3, [r7, #32]
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	6a3b      	ldr	r3, [r7, #32]
 8003f0c:	801a      	strh	r2, [r3, #0]
 8003f0e:	6a3b      	ldr	r3, [r7, #32]
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	801a      	strh	r2, [r3, #0]
 8003f22:	e061      	b.n	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
 8003f24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f26:	785b      	ldrb	r3, [r3, #1]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d15d      	bne.n	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f40:	4413      	add	r3, r2
 8003f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	011a      	lsls	r2, r3, #4
 8003f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f4c:	4413      	add	r3, r2
 8003f4e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003f52:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f56:	2200      	movs	r2, #0
 8003f58:	801a      	strh	r2, [r3, #0]
 8003f5a:	e045      	b.n	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f64:	785b      	ldrb	r3, [r3, #1]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d126      	bne.n	8003fb8 <PCD_EP_ISR_Handler+0x6a4>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	637b      	str	r3, [r7, #52]	; 0x34
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f7e:	4413      	add	r3, r2
 8003f80:	637b      	str	r3, [r7, #52]	; 0x34
 8003f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	011a      	lsls	r2, r3, #4
 8003f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f8a:	4413      	add	r3, r2
 8003f8c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003f90:	633b      	str	r3, [r7, #48]	; 0x30
 8003f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa0:	801a      	strh	r2, [r3, #0]
 8003fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb4:	801a      	strh	r2, [r3, #0]
 8003fb6:	e017      	b.n	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
 8003fb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fba:	785b      	ldrb	r3, [r3, #1]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d113      	bne.n	8003fe8 <PCD_EP_ISR_Handler+0x6d4>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fce:	4413      	add	r3, r2
 8003fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	011a      	lsls	r2, r3, #4
 8003fd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fda:	4413      	add	r3, r2
 8003fdc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003fe0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003fe8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	4619      	mov	r1, r3
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f007 fd33 	bl	800ba5a <HAL_PCD_DataInStageCallback>
 8003ff4:	e053      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003ff6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d146      	bne.n	8004090 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800400a:	b29b      	uxth	r3, r3
 800400c:	461a      	mov	r2, r3
 800400e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4413      	add	r3, r2
 8004016:	3302      	adds	r3, #2
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	4413      	add	r3, r2
 8004020:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004024:	881b      	ldrh	r3, [r3, #0]
 8004026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800402a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800402e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004036:	429a      	cmp	r2, r3
 8004038:	d907      	bls.n	800404a <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 800403a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800403c:	699a      	ldr	r2, [r3, #24]
 800403e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004042:	1ad2      	subs	r2, r2, r3
 8004044:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004046:	619a      	str	r2, [r3, #24]
 8004048:	e002      	b.n	8004050 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 800404a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800404c:	2200      	movs	r2, #0
 800404e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004050:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d106      	bne.n	8004066 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004058:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	4619      	mov	r1, r3
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f007 fcfb 	bl	800ba5a <HAL_PCD_DataInStageCallback>
 8004064:	e01b      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004068:	695a      	ldr	r2, [r3, #20]
 800406a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800406e:	441a      	add	r2, r3
 8004070:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004072:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004074:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004076:	69da      	ldr	r2, [r3, #28]
 8004078:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800407c:	441a      	add	r2, r3
 800407e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004080:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004088:	4618      	mov	r0, r3
 800408a:	f004 f98a 	bl	80083a2 <USB_EPStartXfer>
 800408e:	e006      	b.n	800409e <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004090:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004094:	461a      	mov	r2, r3
 8004096:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f91b 	bl	80042d4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	b21b      	sxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f6ff ac37 	blt.w	800391e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3758      	adds	r7, #88	; 0x58
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b088      	sub	sp, #32
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	4613      	mov	r3, r2
 80040c6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80040c8:	88fb      	ldrh	r3, [r7, #6]
 80040ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d07e      	beq.n	80041d0 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040da:	b29b      	uxth	r3, r3
 80040dc:	461a      	mov	r2, r3
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	3302      	adds	r3, #2
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	6812      	ldr	r2, [r2, #0]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040fa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	699a      	ldr	r2, [r3, #24]
 8004100:	8b7b      	ldrh	r3, [r7, #26]
 8004102:	429a      	cmp	r2, r3
 8004104:	d306      	bcc.n	8004114 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	8b7b      	ldrh	r3, [r7, #26]
 800410c:	1ad2      	subs	r2, r2, r3
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	619a      	str	r2, [r3, #24]
 8004112:	e002      	b.n	800411a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	2200      	movs	r2, #0
 8004118:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d123      	bne.n	800416a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	461a      	mov	r2, r3
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	881b      	ldrh	r3, [r3, #0]
 8004132:	b29b      	uxth	r3, r3
 8004134:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413c:	833b      	strh	r3, [r7, #24]
 800413e:	8b3b      	ldrh	r3, [r7, #24]
 8004140:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004144:	833b      	strh	r3, [r7, #24]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	441a      	add	r2, r3
 8004154:	8b3b      	ldrh	r3, [r7, #24]
 8004156:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800415a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800415e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004166:	b29b      	uxth	r3, r3
 8004168:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01f      	beq.n	80041b4 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	461a      	mov	r2, r3
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	b29b      	uxth	r3, r3
 8004186:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800418a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418e:	82fb      	strh	r3, [r7, #22]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	461a      	mov	r2, r3
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	441a      	add	r2, r3
 800419e:	8afb      	ldrh	r3, [r7, #22]
 80041a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80041b4:	8b7b      	ldrh	r3, [r7, #26]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 8087 	beq.w	80042ca <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	6959      	ldr	r1, [r3, #20]
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	891a      	ldrh	r2, [r3, #8]
 80041c8:	8b7b      	ldrh	r3, [r7, #26]
 80041ca:	f005 fe0f 	bl	8009dec <USB_ReadPMA>
 80041ce:	e07c      	b.n	80042ca <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041d8:	b29b      	uxth	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	3306      	adds	r3, #6
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	4413      	add	r3, r2
 80041ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041f8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	699a      	ldr	r2, [r3, #24]
 80041fe:	8b7b      	ldrh	r3, [r7, #26]
 8004200:	429a      	cmp	r2, r3
 8004202:	d306      	bcc.n	8004212 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	699a      	ldr	r2, [r3, #24]
 8004208:	8b7b      	ldrh	r3, [r7, #26]
 800420a:	1ad2      	subs	r2, r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	619a      	str	r2, [r3, #24]
 8004210:	e002      	b.n	8004218 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2200      	movs	r2, #0
 8004216:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d123      	bne.n	8004268 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	b29b      	uxth	r3, r3
 8004232:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800423a:	83fb      	strh	r3, [r7, #30]
 800423c:	8bfb      	ldrh	r3, [r7, #30]
 800423e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004242:	83fb      	strh	r3, [r7, #30]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	441a      	add	r2, r3
 8004252:	8bfb      	ldrh	r3, [r7, #30]
 8004254:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004258:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800425c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004264:	b29b      	uxth	r3, r3
 8004266:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426e:	2b00      	cmp	r3, #0
 8004270:	d11f      	bne.n	80042b2 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	4413      	add	r3, r2
 8004280:	881b      	ldrh	r3, [r3, #0]
 8004282:	b29b      	uxth	r3, r3
 8004284:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800428c:	83bb      	strh	r3, [r7, #28]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	461a      	mov	r2, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	441a      	add	r2, r3
 800429c:	8bbb      	ldrh	r3, [r7, #28]
 800429e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80042b2:	8b7b      	ldrh	r3, [r7, #26]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	6959      	ldr	r1, [r3, #20]
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	895a      	ldrh	r2, [r3, #10]
 80042c4:	8b7b      	ldrh	r3, [r7, #26]
 80042c6:	f005 fd91 	bl	8009dec <USB_ReadPMA>
    }
  }

  return count;
 80042ca:	8b7b      	ldrh	r3, [r7, #26]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3720      	adds	r7, #32
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b0a4      	sub	sp, #144	; 0x90
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	4613      	mov	r3, r2
 80042e0:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80042e2:	88fb      	ldrh	r3, [r7, #6]
 80042e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 81dd 	beq.w	80046a8 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	461a      	mov	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4413      	add	r3, r2
 8004302:	3302      	adds	r3, #2
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	4413      	add	r3, r2
 800430c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004316:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004322:	429a      	cmp	r2, r3
 8004324:	d907      	bls.n	8004336 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	699a      	ldr	r2, [r3, #24]
 800432a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800432e:	1ad2      	subs	r2, r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	619a      	str	r2, [r3, #24]
 8004334:	e002      	b.n	800433c <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2200      	movs	r2, #0
 800433a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b00      	cmp	r3, #0
 8004342:	f040 80b9 	bne.w	80044b8 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	785b      	ldrb	r3, [r3, #1]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d126      	bne.n	800439c <HAL_PCD_EP_DB_Transmit+0xc8>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800435c:	b29b      	uxth	r3, r3
 800435e:	461a      	mov	r2, r3
 8004360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004362:	4413      	add	r3, r2
 8004364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	011a      	lsls	r2, r3, #4
 800436c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436e:	4413      	add	r3, r2
 8004370:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004374:	62bb      	str	r3, [r7, #40]	; 0x28
 8004376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004378:	881b      	ldrh	r3, [r3, #0]
 800437a:	b29b      	uxth	r3, r3
 800437c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004380:	b29a      	uxth	r2, r3
 8004382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004384:	801a      	strh	r2, [r3, #0]
 8004386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004388:	881b      	ldrh	r3, [r3, #0]
 800438a:	b29b      	uxth	r3, r3
 800438c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004390:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004394:	b29a      	uxth	r2, r3
 8004396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004398:	801a      	strh	r2, [r3, #0]
 800439a:	e01a      	b.n	80043d2 <HAL_PCD_EP_DB_Transmit+0xfe>
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	785b      	ldrb	r3, [r3, #1]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d116      	bne.n	80043d2 <HAL_PCD_EP_DB_Transmit+0xfe>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	637b      	str	r3, [r7, #52]	; 0x34
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	461a      	mov	r2, r3
 80043b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b8:	4413      	add	r3, r2
 80043ba:	637b      	str	r3, [r7, #52]	; 0x34
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	011a      	lsls	r2, r3, #4
 80043c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043c4:	4413      	add	r3, r2
 80043c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80043ca:	633b      	str	r3, [r7, #48]	; 0x30
 80043cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ce:	2200      	movs	r2, #0
 80043d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	785b      	ldrb	r3, [r3, #1]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d126      	bne.n	800442e <HAL_PCD_EP_DB_Transmit+0x15a>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	461a      	mov	r2, r3
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	4413      	add	r3, r2
 80043f6:	61fb      	str	r3, [r7, #28]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	011a      	lsls	r2, r3, #4
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	4413      	add	r3, r2
 8004402:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004406:	61bb      	str	r3, [r7, #24]
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004412:	b29a      	uxth	r2, r3
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	801a      	strh	r2, [r3, #0]
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	b29b      	uxth	r3, r3
 800441e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004426:	b29a      	uxth	r2, r3
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	801a      	strh	r2, [r3, #0]
 800442c:	e017      	b.n	800445e <HAL_PCD_EP_DB_Transmit+0x18a>
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	785b      	ldrb	r3, [r3, #1]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d113      	bne.n	800445e <HAL_PCD_EP_DB_Transmit+0x18a>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800443e:	b29b      	uxth	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	4413      	add	r3, r2
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	011a      	lsls	r2, r3, #4
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	4413      	add	r3, r2
 8004452:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004456:	623b      	str	r3, [r7, #32]
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	2200      	movs	r2, #0
 800445c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	4619      	mov	r1, r3
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f007 faf8 	bl	800ba5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800446a:	88fb      	ldrh	r3, [r7, #6]
 800446c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 82fc 	beq.w	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	4413      	add	r3, r2
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800448c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004490:	82fb      	strh	r3, [r7, #22]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	441a      	add	r2, r3
 80044a0:	8afb      	ldrh	r3, [r7, #22]
 80044a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	8013      	strh	r3, [r2, #0]
 80044b6:	e2da      	b.n	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80044b8:	88fb      	ldrh	r3, [r7, #6]
 80044ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d021      	beq.n	8004506 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044dc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	461a      	mov	r2, r3
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	441a      	add	r2, r3
 80044ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80044f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004502:	b29b      	uxth	r3, r3
 8004504:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800450c:	2b01      	cmp	r3, #1
 800450e:	f040 82ae 	bne.w	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800451a:	441a      	add	r2, r3
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004528:	441a      	add	r2, r3
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	6a1a      	ldr	r2, [r3, #32]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	429a      	cmp	r2, r3
 8004538:	d30b      	bcc.n	8004552 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800454a:	1ad2      	subs	r2, r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	621a      	str	r2, [r3, #32]
 8004550:	e017      	b.n	8004582 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d108      	bne.n	800456c <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800455a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800455e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800456a:	e00a      	b.n	8004582 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2200      	movs	r2, #0
 8004580:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	785b      	ldrb	r3, [r3, #1]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d165      	bne.n	8004656 <HAL_PCD_EP_DB_Transmit+0x382>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004598:	b29b      	uxth	r3, r3
 800459a:	461a      	mov	r2, r3
 800459c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800459e:	4413      	add	r3, r2
 80045a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	011a      	lsls	r2, r3, #4
 80045a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045aa:	4413      	add	r3, r2
 80045ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80045b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80045b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045bc:	b29a      	uxth	r2, r3
 80045be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c0:	801a      	strh	r2, [r3, #0]
 80045c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045c6:	2b3e      	cmp	r3, #62	; 0x3e
 80045c8:	d91d      	bls.n	8004606 <HAL_PCD_EP_DB_Transmit+0x332>
 80045ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045ce:	095b      	lsrs	r3, r3, #5
 80045d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80045d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d102      	bne.n	80045e4 <HAL_PCD_EP_DB_Transmit+0x310>
 80045de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045e0:	3b01      	subs	r3, #1
 80045e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80045e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e6:	881b      	ldrh	r3, [r3, #0]
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	029b      	lsls	r3, r3, #10
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	4313      	orrs	r3, r2
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045fe:	b29a      	uxth	r2, r3
 8004600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004602:	801a      	strh	r2, [r3, #0]
 8004604:	e044      	b.n	8004690 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004606:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10a      	bne.n	8004624 <HAL_PCD_EP_DB_Transmit+0x350>
 800460e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	b29b      	uxth	r3, r3
 8004614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800461c:	b29a      	uxth	r2, r3
 800461e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004620:	801a      	strh	r2, [r3, #0]
 8004622:	e035      	b.n	8004690 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004624:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004628:	085b      	lsrs	r3, r3, #1
 800462a:	64bb      	str	r3, [r7, #72]	; 0x48
 800462c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <HAL_PCD_EP_DB_Transmit+0x36a>
 8004638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800463a:	3301      	adds	r3, #1
 800463c:	64bb      	str	r3, [r7, #72]	; 0x48
 800463e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	b29a      	uxth	r2, r3
 8004644:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004646:	b29b      	uxth	r3, r3
 8004648:	029b      	lsls	r3, r3, #10
 800464a:	b29b      	uxth	r3, r3
 800464c:	4313      	orrs	r3, r2
 800464e:	b29a      	uxth	r2, r3
 8004650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004652:	801a      	strh	r2, [r3, #0]
 8004654:	e01c      	b.n	8004690 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	785b      	ldrb	r3, [r3, #1]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d118      	bne.n	8004690 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	647b      	str	r3, [r7, #68]	; 0x44
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800466c:	b29b      	uxth	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004672:	4413      	add	r3, r2
 8004674:	647b      	str	r3, [r7, #68]	; 0x44
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	011a      	lsls	r2, r3, #4
 800467c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800467e:	4413      	add	r3, r2
 8004680:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004684:	643b      	str	r3, [r7, #64]	; 0x40
 8004686:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800468a:	b29a      	uxth	r2, r3
 800468c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800468e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	6959      	ldr	r1, [r3, #20]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	891a      	ldrh	r2, [r3, #8]
 800469c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	f005 fb5d 	bl	8009d60 <USB_WritePMA>
 80046a6:	e1e2      	b.n	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4413      	add	r3, r2
 80046bc:	3306      	adds	r3, #6
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	6812      	ldr	r2, [r2, #0]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80046ca:	881b      	ldrh	r3, [r3, #0]
 80046cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046d0:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	699a      	ldr	r2, [r3, #24]
 80046d8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80046dc:	429a      	cmp	r2, r3
 80046de:	d307      	bcc.n	80046f0 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	699a      	ldr	r2, [r3, #24]
 80046e4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80046e8:	1ad2      	subs	r2, r2, r3
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	619a      	str	r2, [r3, #24]
 80046ee:	e002      	b.n	80046f6 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2200      	movs	r2, #0
 80046f4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f040 80c0 	bne.w	8004880 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	785b      	ldrb	r3, [r3, #1]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d126      	bne.n	8004756 <HAL_PCD_EP_DB_Transmit+0x482>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004716:	b29b      	uxth	r3, r3
 8004718:	461a      	mov	r2, r3
 800471a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800471c:	4413      	add	r3, r2
 800471e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	011a      	lsls	r2, r3, #4
 8004726:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004728:	4413      	add	r3, r2
 800472a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800472e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004730:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004732:	881b      	ldrh	r3, [r3, #0]
 8004734:	b29b      	uxth	r3, r3
 8004736:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800473a:	b29a      	uxth	r2, r3
 800473c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800473e:	801a      	strh	r2, [r3, #0]
 8004740:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004742:	881b      	ldrh	r3, [r3, #0]
 8004744:	b29b      	uxth	r3, r3
 8004746:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800474a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800474e:	b29a      	uxth	r2, r3
 8004750:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004752:	801a      	strh	r2, [r3, #0]
 8004754:	e01a      	b.n	800478c <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	785b      	ldrb	r3, [r3, #1]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d116      	bne.n	800478c <HAL_PCD_EP_DB_Transmit+0x4b8>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	667b      	str	r3, [r7, #100]	; 0x64
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800476c:	b29b      	uxth	r3, r3
 800476e:	461a      	mov	r2, r3
 8004770:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004772:	4413      	add	r3, r2
 8004774:	667b      	str	r3, [r7, #100]	; 0x64
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	011a      	lsls	r2, r3, #4
 800477c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800477e:	4413      	add	r3, r2
 8004780:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004784:	663b      	str	r3, [r7, #96]	; 0x60
 8004786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004788:	2200      	movs	r2, #0
 800478a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	677b      	str	r3, [r7, #116]	; 0x74
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	785b      	ldrb	r3, [r3, #1]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d12b      	bne.n	80047f2 <HAL_PCD_EP_DB_Transmit+0x51e>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	461a      	mov	r2, r3
 80047ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ae:	4413      	add	r3, r2
 80047b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	011a      	lsls	r2, r3, #4
 80047b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ba:	4413      	add	r3, r2
 80047bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80047c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80047c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047d0:	b29a      	uxth	r2, r3
 80047d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047d6:	801a      	strh	r2, [r3, #0]
 80047d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	b29b      	uxth	r3, r3
 80047e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80047ee:	801a      	strh	r2, [r3, #0]
 80047f0:	e017      	b.n	8004822 <HAL_PCD_EP_DB_Transmit+0x54e>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	785b      	ldrb	r3, [r3, #1]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d113      	bne.n	8004822 <HAL_PCD_EP_DB_Transmit+0x54e>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004802:	b29b      	uxth	r3, r3
 8004804:	461a      	mov	r2, r3
 8004806:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004808:	4413      	add	r3, r2
 800480a:	677b      	str	r3, [r7, #116]	; 0x74
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	011a      	lsls	r2, r3, #4
 8004812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004814:	4413      	add	r3, r2
 8004816:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800481a:	673b      	str	r3, [r7, #112]	; 0x70
 800481c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800481e:	2200      	movs	r2, #0
 8004820:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f007 f916 	bl	800ba5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800482e:	88fb      	ldrh	r3, [r7, #6]
 8004830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004834:	2b00      	cmp	r3, #0
 8004836:	f040 811a 	bne.w	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4413      	add	r3, r2
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	b29b      	uxth	r3, r3
 800484c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004854:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	441a      	add	r2, r3
 8004866:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800486a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800486e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004872:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800487a:	b29b      	uxth	r3, r3
 800487c:	8013      	strh	r3, [r2, #0]
 800487e:	e0f6      	b.n	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004880:	88fb      	ldrh	r3, [r7, #6]
 8004882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d121      	bne.n	80048ce <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	881b      	ldrh	r3, [r3, #0]
 800489a:	b29b      	uxth	r3, r3
 800489c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	461a      	mov	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	441a      	add	r2, r3
 80048b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80048ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80048be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80048c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	f040 80ca 	bne.w	8004a6e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80048e2:	441a      	add	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80048f0:	441a      	add	r2, r3
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	6a1a      	ldr	r2, [r3, #32]
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d30b      	bcc.n	800491a <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	6a1a      	ldr	r2, [r3, #32]
 800490e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004912:	1ad2      	subs	r2, r2, r3
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	621a      	str	r2, [r3, #32]
 8004918:	e017      	b.n	800494a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d108      	bne.n	8004934 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004922:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004926:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004932:	e00a      	b.n	800494a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2200      	movs	r2, #0
 8004940:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	657b      	str	r3, [r7, #84]	; 0x54
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	785b      	ldrb	r3, [r3, #1]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d165      	bne.n	8004a24 <HAL_PCD_EP_DB_Transmit+0x750>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004966:	b29b      	uxth	r3, r3
 8004968:	461a      	mov	r2, r3
 800496a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800496c:	4413      	add	r3, r2
 800496e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	011a      	lsls	r2, r3, #4
 8004976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004978:	4413      	add	r3, r2
 800497a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800497e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004980:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004982:	881b      	ldrh	r3, [r3, #0]
 8004984:	b29b      	uxth	r3, r3
 8004986:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800498a:	b29a      	uxth	r2, r3
 800498c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800498e:	801a      	strh	r2, [r3, #0]
 8004990:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004994:	2b3e      	cmp	r3, #62	; 0x3e
 8004996:	d91d      	bls.n	80049d4 <HAL_PCD_EP_DB_Transmit+0x700>
 8004998:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	66bb      	str	r3, [r7, #104]	; 0x68
 80049a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d102      	bne.n	80049b2 <HAL_PCD_EP_DB_Transmit+0x6de>
 80049ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049ae:	3b01      	subs	r3, #1
 80049b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80049b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049b4:	881b      	ldrh	r3, [r3, #0]
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	029b      	lsls	r3, r3, #10
 80049be:	b29b      	uxth	r3, r3
 80049c0:	4313      	orrs	r3, r2
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049d0:	801a      	strh	r2, [r3, #0]
 80049d2:	e041      	b.n	8004a58 <HAL_PCD_EP_DB_Transmit+0x784>
 80049d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10a      	bne.n	80049f2 <HAL_PCD_EP_DB_Transmit+0x71e>
 80049dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049ee:	801a      	strh	r2, [r3, #0]
 80049f0:	e032      	b.n	8004a58 <HAL_PCD_EP_DB_Transmit+0x784>
 80049f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049f6:	085b      	lsrs	r3, r3, #1
 80049f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80049fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d002      	beq.n	8004a0c <HAL_PCD_EP_DB_Transmit+0x738>
 8004a06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a08:	3301      	adds	r3, #1
 8004a0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	029b      	lsls	r3, r3, #10
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a20:	801a      	strh	r2, [r3, #0]
 8004a22:	e019      	b.n	8004a58 <HAL_PCD_EP_DB_Transmit+0x784>
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	785b      	ldrb	r3, [r3, #1]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d115      	bne.n	8004a58 <HAL_PCD_EP_DB_Transmit+0x784>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a3a:	4413      	add	r3, r2
 8004a3c:	657b      	str	r3, [r7, #84]	; 0x54
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	011a      	lsls	r2, r3, #4
 8004a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a46:	4413      	add	r3, r2
 8004a48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004a4c:	653b      	str	r3, [r7, #80]	; 0x50
 8004a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a56:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6818      	ldr	r0, [r3, #0]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	6959      	ldr	r1, [r3, #20]
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	895a      	ldrh	r2, [r3, #10]
 8004a64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f005 f979 	bl	8009d60 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4413      	add	r3, r2
 8004a7c:	881b      	ldrh	r3, [r3, #0]
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a88:	82bb      	strh	r3, [r7, #20]
 8004a8a:	8abb      	ldrh	r3, [r7, #20]
 8004a8c:	f083 0310 	eor.w	r3, r3, #16
 8004a90:	82bb      	strh	r3, [r7, #20]
 8004a92:	8abb      	ldrh	r3, [r7, #20]
 8004a94:	f083 0320 	eor.w	r3, r3, #32
 8004a98:	82bb      	strh	r3, [r7, #20]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	441a      	add	r2, r3
 8004aa8:	8abb      	ldrh	r3, [r7, #20]
 8004aaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004aae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ab6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3790      	adds	r7, #144	; 0x90
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	817b      	strh	r3, [r7, #10]
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004ada:	897b      	ldrh	r3, [r7, #10]
 8004adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ae6:	897b      	ldrh	r3, [r7, #10]
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	4613      	mov	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4413      	add	r3, r2
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4413      	add	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	e009      	b.n	8004b12 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004afe:	897a      	ldrh	r2, [r7, #10]
 8004b00:	4613      	mov	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	00db      	lsls	r3, r3, #3
 8004b08:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	4413      	add	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004b12:	893b      	ldrh	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d107      	bne.n	8004b28 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	80da      	strh	r2, [r3, #6]
 8004b26:	e00b      	b.n	8004b40 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	0c1b      	lsrs	r3, r3, #16
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b60:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	f001 b823 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 817d 	beq.w	8004e86 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004b8c:	4bbc      	ldr	r3, [pc, #752]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 030c 	and.w	r3, r3, #12
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d00c      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b98:	4bb9      	ldr	r3, [pc, #740]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f003 030c 	and.w	r3, r3, #12
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d15c      	bne.n	8004c5e <HAL_RCC_OscConfig+0x10e>
 8004ba4:	4bb6      	ldr	r3, [pc, #728]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bb0:	d155      	bne.n	8004c5e <HAL_RCC_OscConfig+0x10e>
 8004bb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bb6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bba:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004bbe:	fa93 f3a3 	rbit	r3, r3
 8004bc2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004bc6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bca:	fab3 f383 	clz	r3, r3
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	095b      	lsrs	r3, r3, #5
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d102      	bne.n	8004be4 <HAL_RCC_OscConfig+0x94>
 8004bde:	4ba8      	ldr	r3, [pc, #672]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	e015      	b.n	8004c10 <HAL_RCC_OscConfig+0xc0>
 8004be4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004be8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bec:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004bf0:	fa93 f3a3 	rbit	r3, r3
 8004bf4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004bf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bfc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004c00:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004c04:	fa93 f3a3 	rbit	r3, r3
 8004c08:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004c0c:	4b9c      	ldr	r3, [pc, #624]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c14:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004c18:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004c1c:	fa92 f2a2 	rbit	r2, r2
 8004c20:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004c24:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004c28:	fab2 f282 	clz	r2, r2
 8004c2c:	b2d2      	uxtb	r2, r2
 8004c2e:	f042 0220 	orr.w	r2, r2, #32
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	f002 021f 	and.w	r2, r2, #31
 8004c38:	2101      	movs	r1, #1
 8004c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c3e:	4013      	ands	r3, r2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 811f 	beq.w	8004e84 <HAL_RCC_OscConfig+0x334>
 8004c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f040 8116 	bne.w	8004e84 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f000 bfaf 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c6e:	d106      	bne.n	8004c7e <HAL_RCC_OscConfig+0x12e>
 8004c70:	4b83      	ldr	r3, [pc, #524]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a82      	ldr	r2, [pc, #520]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	e036      	b.n	8004cec <HAL_RCC_OscConfig+0x19c>
 8004c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10c      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x158>
 8004c8e:	4b7c      	ldr	r3, [pc, #496]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a7b      	ldr	r2, [pc, #492]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	4b79      	ldr	r3, [pc, #484]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a78      	ldr	r2, [pc, #480]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	e021      	b.n	8004cec <HAL_RCC_OscConfig+0x19c>
 8004ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cb8:	d10c      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x184>
 8004cba:	4b71      	ldr	r3, [pc, #452]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a70      	ldr	r2, [pc, #448]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	4b6e      	ldr	r3, [pc, #440]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a6d      	ldr	r2, [pc, #436]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cd0:	6013      	str	r3, [r2, #0]
 8004cd2:	e00b      	b.n	8004cec <HAL_RCC_OscConfig+0x19c>
 8004cd4:	4b6a      	ldr	r3, [pc, #424]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a69      	ldr	r2, [pc, #420]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cde:	6013      	str	r3, [r2, #0]
 8004ce0:	4b67      	ldr	r3, [pc, #412]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a66      	ldr	r2, [pc, #408]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cea:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cec:	4b64      	ldr	r3, [pc, #400]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf0:	f023 020f 	bic.w	r2, r3, #15
 8004cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	495f      	ldr	r1, [pc, #380]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d059      	beq.n	8004dca <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d16:	f7fc f94d 	bl	8000fb4 <HAL_GetTick>
 8004d1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d1e:	e00a      	b.n	8004d36 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d20:	f7fc f948 	bl	8000fb4 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b64      	cmp	r3, #100	; 0x64
 8004d2e:	d902      	bls.n	8004d36 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	f000 bf43 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8004d36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d3a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004d42:	fa93 f3a3 	rbit	r3, r3
 8004d46:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004d4a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4e:	fab3 f383 	clz	r3, r3
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	095b      	lsrs	r3, r3, #5
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	f043 0301 	orr.w	r3, r3, #1
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d102      	bne.n	8004d68 <HAL_RCC_OscConfig+0x218>
 8004d62:	4b47      	ldr	r3, [pc, #284]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	e015      	b.n	8004d94 <HAL_RCC_OscConfig+0x244>
 8004d68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d6c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d70:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004d74:	fa93 f3a3 	rbit	r3, r3
 8004d78:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d80:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004d84:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004d88:	fa93 f3a3 	rbit	r3, r3
 8004d8c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004d90:	4b3b      	ldr	r3, [pc, #236]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d98:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004d9c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004da0:	fa92 f2a2 	rbit	r2, r2
 8004da4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004da8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004dac:	fab2 f282 	clz	r2, r2
 8004db0:	b2d2      	uxtb	r2, r2
 8004db2:	f042 0220 	orr.w	r2, r2, #32
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	f002 021f 	and.w	r2, r2, #31
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0ab      	beq.n	8004d20 <HAL_RCC_OscConfig+0x1d0>
 8004dc8:	e05d      	b.n	8004e86 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dca:	f7fc f8f3 	bl	8000fb4 <HAL_GetTick>
 8004dce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dd2:	e00a      	b.n	8004dea <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dd4:	f7fc f8ee 	bl	8000fb4 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b64      	cmp	r3, #100	; 0x64
 8004de2:	d902      	bls.n	8004dea <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	f000 bee9 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8004dea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dee:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004dfe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e02:	fab3 f383 	clz	r3, r3
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	095b      	lsrs	r3, r3, #5
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d102      	bne.n	8004e1c <HAL_RCC_OscConfig+0x2cc>
 8004e16:	4b1a      	ldr	r3, [pc, #104]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	e015      	b.n	8004e48 <HAL_RCC_OscConfig+0x2f8>
 8004e1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e20:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e24:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004e28:	fa93 f3a3 	rbit	r3, r3
 8004e2c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004e30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e34:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004e38:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004e3c:	fa93 f3a3 	rbit	r3, r3
 8004e40:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004e44:	4b0e      	ldr	r3, [pc, #56]	; (8004e80 <HAL_RCC_OscConfig+0x330>)
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e4c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004e50:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004e54:	fa92 f2a2 	rbit	r2, r2
 8004e58:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004e5c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004e60:	fab2 f282 	clz	r2, r2
 8004e64:	b2d2      	uxtb	r2, r2
 8004e66:	f042 0220 	orr.w	r2, r2, #32
 8004e6a:	b2d2      	uxtb	r2, r2
 8004e6c:	f002 021f 	and.w	r2, r2, #31
 8004e70:	2101      	movs	r1, #1
 8004e72:	fa01 f202 	lsl.w	r2, r1, r2
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1ab      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x284>
 8004e7c:	e003      	b.n	8004e86 <HAL_RCC_OscConfig+0x336>
 8004e7e:	bf00      	nop
 8004e80:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 817d 	beq.w	8005196 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e9c:	4ba6      	ldr	r3, [pc, #664]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f003 030c 	and.w	r3, r3, #12
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00b      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ea8:	4ba3      	ldr	r3, [pc, #652]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f003 030c 	and.w	r3, r3, #12
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d172      	bne.n	8004f9a <HAL_RCC_OscConfig+0x44a>
 8004eb4:	4ba0      	ldr	r3, [pc, #640]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d16c      	bne.n	8004f9a <HAL_RCC_OscConfig+0x44a>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004eca:	fa93 f3a3 	rbit	r3, r3
 8004ece:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004ed2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed6:	fab3 f383 	clz	r3, r3
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	095b      	lsrs	r3, r3, #5
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	f043 0301 	orr.w	r3, r3, #1
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d102      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x3a0>
 8004eea:	4b93      	ldr	r3, [pc, #588]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	e013      	b.n	8004f18 <HAL_RCC_OscConfig+0x3c8>
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004efa:	fa93 f3a3 	rbit	r3, r3
 8004efe:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f02:	2302      	movs	r3, #2
 8004f04:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004f08:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004f0c:	fa93 f3a3 	rbit	r3, r3
 8004f10:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004f14:	4b88      	ldr	r3, [pc, #544]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f18:	2202      	movs	r2, #2
 8004f1a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004f1e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004f22:	fa92 f2a2 	rbit	r2, r2
 8004f26:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004f2a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004f2e:	fab2 f282 	clz	r2, r2
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	f042 0220 	orr.w	r2, r2, #32
 8004f38:	b2d2      	uxtb	r2, r2
 8004f3a:	f002 021f 	and.w	r2, r2, #31
 8004f3e:	2101      	movs	r1, #1
 8004f40:	fa01 f202 	lsl.w	r2, r1, r2
 8004f44:	4013      	ands	r3, r2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <HAL_RCC_OscConfig+0x410>
 8004f4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d002      	beq.n	8004f60 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	f000 be2e 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f60:	4b75      	ldr	r3, [pc, #468]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	21f8      	movs	r1, #248	; 0xf8
 8004f76:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004f7e:	fa91 f1a1 	rbit	r1, r1
 8004f82:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004f86:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004f8a:	fab1 f181 	clz	r1, r1
 8004f8e:	b2c9      	uxtb	r1, r1
 8004f90:	408b      	lsls	r3, r1
 8004f92:	4969      	ldr	r1, [pc, #420]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f98:	e0fd      	b.n	8005196 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f000 8088 	beq.w	80050bc <HAL_RCC_OscConfig+0x56c>
 8004fac:	2301      	movs	r3, #1
 8004fae:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004fb6:	fa93 f3a3 	rbit	r3, r3
 8004fba:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004fbe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc2:	fab3 f383 	clz	r3, r3
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd8:	f7fb ffec 	bl	8000fb4 <HAL_GetTick>
 8004fdc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe0:	e00a      	b.n	8004ff8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fe2:	f7fb ffe7 	bl	8000fb4 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d902      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	f000 bde2 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ffe:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005002:	fa93 f3a3 	rbit	r3, r3
 8005006:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800500a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800500e:	fab3 f383 	clz	r3, r3
 8005012:	b2db      	uxtb	r3, r3
 8005014:	095b      	lsrs	r3, r3, #5
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f043 0301 	orr.w	r3, r3, #1
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b01      	cmp	r3, #1
 8005020:	d102      	bne.n	8005028 <HAL_RCC_OscConfig+0x4d8>
 8005022:	4b45      	ldr	r3, [pc, #276]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	e013      	b.n	8005050 <HAL_RCC_OscConfig+0x500>
 8005028:	2302      	movs	r3, #2
 800502a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005032:	fa93 f3a3 	rbit	r3, r3
 8005036:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800503a:	2302      	movs	r3, #2
 800503c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005040:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005044:	fa93 f3a3 	rbit	r3, r3
 8005048:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800504c:	4b3a      	ldr	r3, [pc, #232]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	2202      	movs	r2, #2
 8005052:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005056:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800505a:	fa92 f2a2 	rbit	r2, r2
 800505e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005062:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005066:	fab2 f282 	clz	r2, r2
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	f042 0220 	orr.w	r2, r2, #32
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	f002 021f 	and.w	r2, r2, #31
 8005076:	2101      	movs	r1, #1
 8005078:	fa01 f202 	lsl.w	r2, r1, r2
 800507c:	4013      	ands	r3, r2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d0af      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005082:	4b2d      	ldr	r3, [pc, #180]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800508a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800508e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	21f8      	movs	r1, #248	; 0xf8
 8005098:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80050a0:	fa91 f1a1 	rbit	r1, r1
 80050a4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80050a8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80050ac:	fab1 f181 	clz	r1, r1
 80050b0:	b2c9      	uxtb	r1, r1
 80050b2:	408b      	lsls	r3, r1
 80050b4:	4920      	ldr	r1, [pc, #128]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	600b      	str	r3, [r1, #0]
 80050ba:	e06c      	b.n	8005196 <HAL_RCC_OscConfig+0x646>
 80050bc:	2301      	movs	r3, #1
 80050be:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80050c6:	fa93 f3a3 	rbit	r3, r3
 80050ca:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80050ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050d2:	fab3 f383 	clz	r3, r3
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	461a      	mov	r2, r3
 80050e4:	2300      	movs	r3, #0
 80050e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e8:	f7fb ff64 	bl	8000fb4 <HAL_GetTick>
 80050ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050f0:	e00a      	b.n	8005108 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050f2:	f7fb ff5f 	bl	8000fb4 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d902      	bls.n	8005108 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	f000 bd5a 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005108:	2302      	movs	r3, #2
 800510a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005112:	fa93 f3a3 	rbit	r3, r3
 8005116:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800511a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800511e:	fab3 f383 	clz	r3, r3
 8005122:	b2db      	uxtb	r3, r3
 8005124:	095b      	lsrs	r3, r3, #5
 8005126:	b2db      	uxtb	r3, r3
 8005128:	f043 0301 	orr.w	r3, r3, #1
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b01      	cmp	r3, #1
 8005130:	d104      	bne.n	800513c <HAL_RCC_OscConfig+0x5ec>
 8005132:	4b01      	ldr	r3, [pc, #4]	; (8005138 <HAL_RCC_OscConfig+0x5e8>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	e015      	b.n	8005164 <HAL_RCC_OscConfig+0x614>
 8005138:	40021000 	.word	0x40021000
 800513c:	2302      	movs	r3, #2
 800513e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005142:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005146:	fa93 f3a3 	rbit	r3, r3
 800514a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800514e:	2302      	movs	r3, #2
 8005150:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005154:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005158:	fa93 f3a3 	rbit	r3, r3
 800515c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005160:	4bc8      	ldr	r3, [pc, #800]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	2202      	movs	r2, #2
 8005166:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800516a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800516e:	fa92 f2a2 	rbit	r2, r2
 8005172:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005176:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800517a:	fab2 f282 	clz	r2, r2
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	f042 0220 	orr.w	r2, r2, #32
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	f002 021f 	and.w	r2, r2, #31
 800518a:	2101      	movs	r1, #1
 800518c:	fa01 f202 	lsl.w	r2, r1, r2
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1ad      	bne.n	80050f2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f000 8110 	beq.w	80053cc <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d079      	beq.n	80052b0 <HAL_RCC_OscConfig+0x760>
 80051bc:	2301      	movs	r3, #1
 80051be:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80051c6:	fa93 f3a3 	rbit	r3, r3
 80051ca:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80051ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051d2:	fab3 f383 	clz	r3, r3
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	461a      	mov	r2, r3
 80051da:	4bab      	ldr	r3, [pc, #684]	; (8005488 <HAL_RCC_OscConfig+0x938>)
 80051dc:	4413      	add	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	461a      	mov	r2, r3
 80051e2:	2301      	movs	r3, #1
 80051e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051e6:	f7fb fee5 	bl	8000fb4 <HAL_GetTick>
 80051ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051ee:	e00a      	b.n	8005206 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051f0:	f7fb fee0 	bl	8000fb4 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d902      	bls.n	8005206 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	f000 bcdb 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005206:	2302      	movs	r3, #2
 8005208:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800520c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005210:	fa93 f3a3 	rbit	r3, r3
 8005214:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800521c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005220:	2202      	movs	r2, #2
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005228:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	fa93 f2a3 	rbit	r2, r3
 8005232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005236:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800523a:	601a      	str	r2, [r3, #0]
 800523c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005240:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005244:	2202      	movs	r2, #2
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800524c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	fa93 f2a3 	rbit	r2, r3
 8005256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800525a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800525e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005260:	4b88      	ldr	r3, [pc, #544]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 8005262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005268:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800526c:	2102      	movs	r1, #2
 800526e:	6019      	str	r1, [r3, #0]
 8005270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005274:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	fa93 f1a3 	rbit	r1, r3
 800527e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005282:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005286:	6019      	str	r1, [r3, #0]
  return result;
 8005288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800528c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	fab3 f383 	clz	r3, r3
 8005296:	b2db      	uxtb	r3, r3
 8005298:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800529c:	b2db      	uxtb	r3, r3
 800529e:	f003 031f 	and.w	r3, r3, #31
 80052a2:	2101      	movs	r1, #1
 80052a4:	fa01 f303 	lsl.w	r3, r1, r3
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0a0      	beq.n	80051f0 <HAL_RCC_OscConfig+0x6a0>
 80052ae:	e08d      	b.n	80053cc <HAL_RCC_OscConfig+0x87c>
 80052b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80052b8:	2201      	movs	r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	fa93 f2a3 	rbit	r2, r3
 80052ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ce:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80052d2:	601a      	str	r2, [r3, #0]
  return result;
 80052d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80052dc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052de:	fab3 f383 	clz	r3, r3
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	461a      	mov	r2, r3
 80052e6:	4b68      	ldr	r3, [pc, #416]	; (8005488 <HAL_RCC_OscConfig+0x938>)
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	461a      	mov	r2, r3
 80052ee:	2300      	movs	r3, #0
 80052f0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f2:	f7fb fe5f 	bl	8000fb4 <HAL_GetTick>
 80052f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052fa:	e00a      	b.n	8005312 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052fc:	f7fb fe5a 	bl	8000fb4 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d902      	bls.n	8005312 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	f000 bc55 	b.w	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005316:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800531a:	2202      	movs	r2, #2
 800531c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005322:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	fa93 f2a3 	rbit	r2, r3
 800532c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005330:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005334:	601a      	str	r2, [r3, #0]
 8005336:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800533a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800533e:	2202      	movs	r2, #2
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005346:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	fa93 f2a3 	rbit	r2, r3
 8005350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005354:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800535e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005362:	2202      	movs	r2, #2
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	fa93 f2a3 	rbit	r2, r3
 8005374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005378:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800537c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800537e:	4b41      	ldr	r3, [pc, #260]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 8005380:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005386:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800538a:	2102      	movs	r1, #2
 800538c:	6019      	str	r1, [r3, #0]
 800538e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005392:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	fa93 f1a3 	rbit	r1, r3
 800539c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80053a4:	6019      	str	r1, [r3, #0]
  return result;
 80053a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053aa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	fab3 f383 	clz	r3, r3
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	f003 031f 	and.w	r3, r3, #31
 80053c0:	2101      	movs	r1, #1
 80053c2:	fa01 f303 	lsl.w	r3, r1, r3
 80053c6:	4013      	ands	r3, r2
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d197      	bne.n	80052fc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 81a1 	beq.w	8005724 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053e8:	4b26      	ldr	r3, [pc, #152]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d116      	bne.n	8005422 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053f4:	4b23      	ldr	r3, [pc, #140]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 80053f6:	69db      	ldr	r3, [r3, #28]
 80053f8:	4a22      	ldr	r2, [pc, #136]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 80053fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053fe:	61d3      	str	r3, [r2, #28]
 8005400:	4b20      	ldr	r3, [pc, #128]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005416:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800541a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800541c:	2301      	movs	r3, #1
 800541e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005422:	4b1a      	ldr	r3, [pc, #104]	; (800548c <HAL_RCC_OscConfig+0x93c>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800542a:	2b00      	cmp	r3, #0
 800542c:	d11a      	bne.n	8005464 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800542e:	4b17      	ldr	r3, [pc, #92]	; (800548c <HAL_RCC_OscConfig+0x93c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a16      	ldr	r2, [pc, #88]	; (800548c <HAL_RCC_OscConfig+0x93c>)
 8005434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005438:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800543a:	f7fb fdbb 	bl	8000fb4 <HAL_GetTick>
 800543e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005442:	e009      	b.n	8005458 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005444:	f7fb fdb6 	bl	8000fb4 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b64      	cmp	r3, #100	; 0x64
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e3b1      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005458:	4b0c      	ldr	r3, [pc, #48]	; (800548c <HAL_RCC_OscConfig+0x93c>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005460:	2b00      	cmp	r3, #0
 8005462:	d0ef      	beq.n	8005444 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005468:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d10d      	bne.n	8005490 <HAL_RCC_OscConfig+0x940>
 8005474:	4b03      	ldr	r3, [pc, #12]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	4a02      	ldr	r2, [pc, #8]	; (8005484 <HAL_RCC_OscConfig+0x934>)
 800547a:	f043 0301 	orr.w	r3, r3, #1
 800547e:	6213      	str	r3, [r2, #32]
 8005480:	e03c      	b.n	80054fc <HAL_RCC_OscConfig+0x9ac>
 8005482:	bf00      	nop
 8005484:	40021000 	.word	0x40021000
 8005488:	10908120 	.word	0x10908120
 800548c:	40007000 	.word	0x40007000
 8005490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005494:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d10c      	bne.n	80054ba <HAL_RCC_OscConfig+0x96a>
 80054a0:	4bc1      	ldr	r3, [pc, #772]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	4ac0      	ldr	r2, [pc, #768]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054a6:	f023 0301 	bic.w	r3, r3, #1
 80054aa:	6213      	str	r3, [r2, #32]
 80054ac:	4bbe      	ldr	r3, [pc, #760]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	4abd      	ldr	r2, [pc, #756]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054b2:	f023 0304 	bic.w	r3, r3, #4
 80054b6:	6213      	str	r3, [r2, #32]
 80054b8:	e020      	b.n	80054fc <HAL_RCC_OscConfig+0x9ac>
 80054ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	2b05      	cmp	r3, #5
 80054c8:	d10c      	bne.n	80054e4 <HAL_RCC_OscConfig+0x994>
 80054ca:	4bb7      	ldr	r3, [pc, #732]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	4ab6      	ldr	r2, [pc, #728]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054d0:	f043 0304 	orr.w	r3, r3, #4
 80054d4:	6213      	str	r3, [r2, #32]
 80054d6:	4bb4      	ldr	r3, [pc, #720]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	4ab3      	ldr	r2, [pc, #716]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054dc:	f043 0301 	orr.w	r3, r3, #1
 80054e0:	6213      	str	r3, [r2, #32]
 80054e2:	e00b      	b.n	80054fc <HAL_RCC_OscConfig+0x9ac>
 80054e4:	4bb0      	ldr	r3, [pc, #704]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	4aaf      	ldr	r2, [pc, #700]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054ea:	f023 0301 	bic.w	r3, r3, #1
 80054ee:	6213      	str	r3, [r2, #32]
 80054f0:	4bad      	ldr	r3, [pc, #692]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	4aac      	ldr	r2, [pc, #688]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80054f6:	f023 0304 	bic.w	r3, r3, #4
 80054fa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005500:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	f000 8081 	beq.w	8005610 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800550e:	f7fb fd51 	bl	8000fb4 <HAL_GetTick>
 8005512:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005516:	e00b      	b.n	8005530 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005518:	f7fb fd4c 	bl	8000fb4 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	f241 3288 	movw	r2, #5000	; 0x1388
 8005528:	4293      	cmp	r3, r2
 800552a:	d901      	bls.n	8005530 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e345      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005534:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005538:	2202      	movs	r2, #2
 800553a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005540:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	fa93 f2a3 	rbit	r2, r3
 800554a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800554e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005558:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800555c:	2202      	movs	r2, #2
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005564:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	fa93 f2a3 	rbit	r2, r3
 800556e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005572:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005576:	601a      	str	r2, [r3, #0]
  return result;
 8005578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005580:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005582:	fab3 f383 	clz	r3, r3
 8005586:	b2db      	uxtb	r3, r3
 8005588:	095b      	lsrs	r3, r3, #5
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f043 0302 	orr.w	r3, r3, #2
 8005590:	b2db      	uxtb	r3, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d102      	bne.n	800559c <HAL_RCC_OscConfig+0xa4c>
 8005596:	4b84      	ldr	r3, [pc, #528]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 8005598:	6a1b      	ldr	r3, [r3, #32]
 800559a:	e013      	b.n	80055c4 <HAL_RCC_OscConfig+0xa74>
 800559c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80055a4:	2202      	movs	r2, #2
 80055a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ac:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	fa93 f2a3 	rbit	r2, r3
 80055b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ba:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	4b79      	ldr	r3, [pc, #484]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055c8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80055cc:	2102      	movs	r1, #2
 80055ce:	6011      	str	r1, [r2, #0]
 80055d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055d4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80055d8:	6812      	ldr	r2, [r2, #0]
 80055da:	fa92 f1a2 	rbit	r1, r2
 80055de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055e2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80055e6:	6011      	str	r1, [r2, #0]
  return result;
 80055e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055ec:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	fab2 f282 	clz	r2, r2
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055fc:	b2d2      	uxtb	r2, r2
 80055fe:	f002 021f 	and.w	r2, r2, #31
 8005602:	2101      	movs	r1, #1
 8005604:	fa01 f202 	lsl.w	r2, r1, r2
 8005608:	4013      	ands	r3, r2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d084      	beq.n	8005518 <HAL_RCC_OscConfig+0x9c8>
 800560e:	e07f      	b.n	8005710 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005610:	f7fb fcd0 	bl	8000fb4 <HAL_GetTick>
 8005614:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005618:	e00b      	b.n	8005632 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fb fccb 	bl	8000fb4 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	f241 3288 	movw	r2, #5000	; 0x1388
 800562a:	4293      	cmp	r3, r2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e2c4      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005636:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800563a:	2202      	movs	r2, #2
 800563c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005642:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	fa93 f2a3 	rbit	r2, r3
 800564c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005650:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800565a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800565e:	2202      	movs	r2, #2
 8005660:	601a      	str	r2, [r3, #0]
 8005662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005666:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	fa93 f2a3 	rbit	r2, r3
 8005670:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005674:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005678:	601a      	str	r2, [r3, #0]
  return result;
 800567a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005682:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005684:	fab3 f383 	clz	r3, r3
 8005688:	b2db      	uxtb	r3, r3
 800568a:	095b      	lsrs	r3, r3, #5
 800568c:	b2db      	uxtb	r3, r3
 800568e:	f043 0302 	orr.w	r3, r3, #2
 8005692:	b2db      	uxtb	r3, r3
 8005694:	2b02      	cmp	r3, #2
 8005696:	d102      	bne.n	800569e <HAL_RCC_OscConfig+0xb4e>
 8005698:	4b43      	ldr	r3, [pc, #268]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	e013      	b.n	80056c6 <HAL_RCC_OscConfig+0xb76>
 800569e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056a2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80056a6:	2202      	movs	r2, #2
 80056a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ae:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	fa93 f2a3 	rbit	r2, r3
 80056b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056bc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	4b39      	ldr	r3, [pc, #228]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 80056c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056ca:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80056ce:	2102      	movs	r1, #2
 80056d0:	6011      	str	r1, [r2, #0]
 80056d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056d6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80056da:	6812      	ldr	r2, [r2, #0]
 80056dc:	fa92 f1a2 	rbit	r1, r2
 80056e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056e4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80056e8:	6011      	str	r1, [r2, #0]
  return result;
 80056ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056ee:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80056f2:	6812      	ldr	r2, [r2, #0]
 80056f4:	fab2 f282 	clz	r2, r2
 80056f8:	b2d2      	uxtb	r2, r2
 80056fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056fe:	b2d2      	uxtb	r2, r2
 8005700:	f002 021f 	and.w	r2, r2, #31
 8005704:	2101      	movs	r1, #1
 8005706:	fa01 f202 	lsl.w	r2, r1, r2
 800570a:	4013      	ands	r3, r2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d184      	bne.n	800561a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005710:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005714:	2b01      	cmp	r3, #1
 8005716:	d105      	bne.n	8005724 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005718:	4b23      	ldr	r3, [pc, #140]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	4a22      	ldr	r2, [pc, #136]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 800571e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005722:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005728:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 8242 	beq.w	8005bba <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005736:	4b1c      	ldr	r3, [pc, #112]	; (80057a8 <HAL_RCC_OscConfig+0xc58>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f003 030c 	and.w	r3, r3, #12
 800573e:	2b08      	cmp	r3, #8
 8005740:	f000 8213 	beq.w	8005b6a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005748:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	2b02      	cmp	r3, #2
 8005752:	f040 8162 	bne.w	8005a1a <HAL_RCC_OscConfig+0xeca>
 8005756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800575a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800575e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005768:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	fa93 f2a3 	rbit	r2, r3
 8005772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005776:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800577a:	601a      	str	r2, [r3, #0]
  return result;
 800577c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005780:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005784:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005786:	fab3 f383 	clz	r3, r3
 800578a:	b2db      	uxtb	r3, r3
 800578c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005790:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	461a      	mov	r2, r3
 8005798:	2300      	movs	r3, #0
 800579a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800579c:	f7fb fc0a 	bl	8000fb4 <HAL_GetTick>
 80057a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057a4:	e00c      	b.n	80057c0 <HAL_RCC_OscConfig+0xc70>
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ac:	f7fb fc02 	bl	8000fb4 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d901      	bls.n	80057c0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e1fd      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
 80057c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80057c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057d2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	fa93 f2a3 	rbit	r2, r3
 80057dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80057e4:	601a      	str	r2, [r3, #0]
  return result;
 80057e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ea:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80057ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057f0:	fab3 f383 	clz	r3, r3
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	f043 0301 	orr.w	r3, r3, #1
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b01      	cmp	r3, #1
 8005802:	d102      	bne.n	800580a <HAL_RCC_OscConfig+0xcba>
 8005804:	4bb0      	ldr	r3, [pc, #704]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	e027      	b.n	800585a <HAL_RCC_OscConfig+0xd0a>
 800580a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005812:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005816:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005818:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800581c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	fa93 f2a3 	rbit	r2, r3
 8005826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800582a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005834:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005842:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	fa93 f2a3 	rbit	r2, r3
 800584c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005850:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	4b9c      	ldr	r3, [pc, #624]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800585e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005862:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005866:	6011      	str	r1, [r2, #0]
 8005868:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800586c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005870:	6812      	ldr	r2, [r2, #0]
 8005872:	fa92 f1a2 	rbit	r1, r2
 8005876:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800587a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800587e:	6011      	str	r1, [r2, #0]
  return result;
 8005880:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005884:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005888:	6812      	ldr	r2, [r2, #0]
 800588a:	fab2 f282 	clz	r2, r2
 800588e:	b2d2      	uxtb	r2, r2
 8005890:	f042 0220 	orr.w	r2, r2, #32
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	f002 021f 	and.w	r2, r2, #31
 800589a:	2101      	movs	r1, #1
 800589c:	fa01 f202 	lsl.w	r2, r1, r2
 80058a0:	4013      	ands	r3, r2
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d182      	bne.n	80057ac <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058a6:	4b88      	ldr	r3, [pc, #544]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80058ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	430b      	orrs	r3, r1
 80058c8:	497f      	ldr	r1, [pc, #508]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	604b      	str	r3, [r1, #4]
 80058ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058d2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80058d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058e0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	fa93 f2a3 	rbit	r2, r3
 80058ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ee:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80058f2:	601a      	str	r2, [r3, #0]
  return result;
 80058f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80058fc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058fe:	fab3 f383 	clz	r3, r3
 8005902:	b2db      	uxtb	r3, r3
 8005904:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005908:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	461a      	mov	r2, r3
 8005910:	2301      	movs	r3, #1
 8005912:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005914:	f7fb fb4e 	bl	8000fb4 <HAL_GetTick>
 8005918:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800591c:	e009      	b.n	8005932 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800591e:	f7fb fb49 	bl	8000fb4 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e144      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005932:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005936:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800593a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800593e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005944:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	fa93 f2a3 	rbit	r2, r3
 800594e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005952:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005956:	601a      	str	r2, [r3, #0]
  return result;
 8005958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005960:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b2db      	uxtb	r3, r3
 8005968:	095b      	lsrs	r3, r3, #5
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b01      	cmp	r3, #1
 8005974:	d102      	bne.n	800597c <HAL_RCC_OscConfig+0xe2c>
 8005976:	4b54      	ldr	r3, [pc, #336]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	e027      	b.n	80059cc <HAL_RCC_OscConfig+0xe7c>
 800597c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005980:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005984:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005988:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800598e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	fa93 f2a3 	rbit	r2, r3
 8005998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800599c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80059aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	fa93 f2a3 	rbit	r2, r3
 80059be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	4b3f      	ldr	r3, [pc, #252]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059d0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80059d4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059d8:	6011      	str	r1, [r2, #0]
 80059da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059de:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	fa92 f1a2 	rbit	r1, r2
 80059e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059ec:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80059f0:	6011      	str	r1, [r2, #0]
  return result;
 80059f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059f6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80059fa:	6812      	ldr	r2, [r2, #0]
 80059fc:	fab2 f282 	clz	r2, r2
 8005a00:	b2d2      	uxtb	r2, r2
 8005a02:	f042 0220 	orr.w	r2, r2, #32
 8005a06:	b2d2      	uxtb	r2, r2
 8005a08:	f002 021f 	and.w	r2, r2, #31
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a12:	4013      	ands	r3, r2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d082      	beq.n	800591e <HAL_RCC_OscConfig+0xdce>
 8005a18:	e0cf      	b.n	8005bba <HAL_RCC_OscConfig+0x106a>
 8005a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a1e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005a22:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a2c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	fa93 f2a3 	rbit	r2, r3
 8005a36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a3a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005a3e:	601a      	str	r2, [r3, #0]
  return result;
 8005a40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a44:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005a48:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a4a:	fab3 f383 	clz	r3, r3
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a60:	f7fb faa8 	bl	8000fb4 <HAL_GetTick>
 8005a64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a68:	e009      	b.n	8005a7e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a6a:	f7fb faa3 	bl	8000fb4 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e09e      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
 8005a7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a82:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005a86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a90:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	fa93 f2a3 	rbit	r2, r3
 8005a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a9e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005aa2:	601a      	str	r2, [r3, #0]
  return result;
 8005aa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aa8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005aac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005aae:	fab3 f383 	clz	r3, r3
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	095b      	lsrs	r3, r3, #5
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	f043 0301 	orr.w	r3, r3, #1
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d104      	bne.n	8005acc <HAL_RCC_OscConfig+0xf7c>
 8005ac2:	4b01      	ldr	r3, [pc, #4]	; (8005ac8 <HAL_RCC_OscConfig+0xf78>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	e029      	b.n	8005b1c <HAL_RCC_OscConfig+0xfcc>
 8005ac8:	40021000 	.word	0x40021000
 8005acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ad0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005ad4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ad8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ade:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	fa93 f2a3 	rbit	r2, r3
 8005ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aec:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005af6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005afa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005afe:	601a      	str	r2, [r3, #0]
 8005b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b04:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	fa93 f2a3 	rbit	r2, r3
 8005b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b12:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	4b2b      	ldr	r3, [pc, #172]	; (8005bc8 <HAL_RCC_OscConfig+0x1078>)
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b20:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005b24:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005b28:	6011      	str	r1, [r2, #0]
 8005b2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b2e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005b32:	6812      	ldr	r2, [r2, #0]
 8005b34:	fa92 f1a2 	rbit	r1, r2
 8005b38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b3c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005b40:	6011      	str	r1, [r2, #0]
  return result;
 8005b42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b46:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005b4a:	6812      	ldr	r2, [r2, #0]
 8005b4c:	fab2 f282 	clz	r2, r2
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	f042 0220 	orr.w	r2, r2, #32
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	f002 021f 	and.w	r2, r2, #31
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8005b62:	4013      	ands	r3, r2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d180      	bne.n	8005a6a <HAL_RCC_OscConfig+0xf1a>
 8005b68:	e027      	b.n	8005bba <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e01e      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b7e:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <HAL_RCC_OscConfig+0x1078>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b86:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005b8a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d10b      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005b9e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005ba2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005baa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d001      	beq.n	8005bba <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40021000 	.word	0x40021000

08005bcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b09e      	sub	sp, #120	; 0x78
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e162      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005be4:	4b90      	ldr	r3, [pc, #576]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d910      	bls.n	8005c14 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bf2:	4b8d      	ldr	r3, [pc, #564]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f023 0207 	bic.w	r2, r3, #7
 8005bfa:	498b      	ldr	r1, [pc, #556]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c02:	4b89      	ldr	r3, [pc, #548]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d001      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e14a      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d008      	beq.n	8005c32 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c20:	4b82      	ldr	r3, [pc, #520]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	497f      	ldr	r1, [pc, #508]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 80dc 	beq.w	8005df8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d13c      	bne.n	8005cc2 <HAL_RCC_ClockConfig+0xf6>
 8005c48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c4c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c50:	fa93 f3a3 	rbit	r3, r3
 8005c54:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c58:	fab3 f383 	clz	r3, r3
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	095b      	lsrs	r3, r3, #5
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	f043 0301 	orr.w	r3, r3, #1
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d102      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xa6>
 8005c6c:	4b6f      	ldr	r3, [pc, #444]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	e00f      	b.n	8005c92 <HAL_RCC_ClockConfig+0xc6>
 8005c72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c7a:	fa93 f3a3 	rbit	r3, r3
 8005c7e:	667b      	str	r3, [r7, #100]	; 0x64
 8005c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c84:	663b      	str	r3, [r7, #96]	; 0x60
 8005c86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c88:	fa93 f3a3 	rbit	r3, r3
 8005c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c8e:	4b67      	ldr	r3, [pc, #412]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005c96:	65ba      	str	r2, [r7, #88]	; 0x58
 8005c98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c9a:	fa92 f2a2 	rbit	r2, r2
 8005c9e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005ca0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ca2:	fab2 f282 	clz	r2, r2
 8005ca6:	b2d2      	uxtb	r2, r2
 8005ca8:	f042 0220 	orr.w	r2, r2, #32
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	f002 021f 	and.w	r2, r2, #31
 8005cb2:	2101      	movs	r1, #1
 8005cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8005cb8:	4013      	ands	r3, r2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d17b      	bne.n	8005db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e0f3      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d13c      	bne.n	8005d44 <HAL_RCC_ClockConfig+0x178>
 8005cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cd2:	fa93 f3a3 	rbit	r3, r3
 8005cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005cd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cda:	fab3 f383 	clz	r3, r3
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	095b      	lsrs	r3, r3, #5
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d102      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0x128>
 8005cee:	4b4f      	ldr	r3, [pc, #316]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	e00f      	b.n	8005d14 <HAL_RCC_ClockConfig+0x148>
 8005cf4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cf8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cfc:	fa93 f3a3 	rbit	r3, r3
 8005d00:	647b      	str	r3, [r7, #68]	; 0x44
 8005d02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d06:	643b      	str	r3, [r7, #64]	; 0x40
 8005d08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d0a:	fa93 f3a3 	rbit	r3, r3
 8005d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d10:	4b46      	ldr	r3, [pc, #280]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d18:	63ba      	str	r2, [r7, #56]	; 0x38
 8005d1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d1c:	fa92 f2a2 	rbit	r2, r2
 8005d20:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005d22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d24:	fab2 f282 	clz	r2, r2
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	f042 0220 	orr.w	r2, r2, #32
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	f002 021f 	and.w	r2, r2, #31
 8005d34:	2101      	movs	r1, #1
 8005d36:	fa01 f202 	lsl.w	r2, r1, r2
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d13a      	bne.n	8005db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e0b2      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
 8005d44:	2302      	movs	r3, #2
 8005d46:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d4a:	fa93 f3a3 	rbit	r3, r3
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d52:	fab3 f383 	clz	r3, r3
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	095b      	lsrs	r3, r3, #5
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	f043 0301 	orr.w	r3, r3, #1
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d102      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x1a0>
 8005d66:	4b31      	ldr	r3, [pc, #196]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	e00d      	b.n	8005d88 <HAL_RCC_ClockConfig+0x1bc>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d72:	fa93 f3a3 	rbit	r3, r3
 8005d76:	627b      	str	r3, [r7, #36]	; 0x24
 8005d78:	2302      	movs	r3, #2
 8005d7a:	623b      	str	r3, [r7, #32]
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	fa93 f3a3 	rbit	r3, r3
 8005d82:	61fb      	str	r3, [r7, #28]
 8005d84:	4b29      	ldr	r3, [pc, #164]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d88:	2202      	movs	r2, #2
 8005d8a:	61ba      	str	r2, [r7, #24]
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	fa92 f2a2 	rbit	r2, r2
 8005d92:	617a      	str	r2, [r7, #20]
  return result;
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	fab2 f282 	clz	r2, r2
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	f042 0220 	orr.w	r2, r2, #32
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	f002 021f 	and.w	r2, r2, #31
 8005da6:	2101      	movs	r1, #1
 8005da8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dac:	4013      	ands	r3, r2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e079      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005db6:	4b1d      	ldr	r3, [pc, #116]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f023 0203 	bic.w	r2, r3, #3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	491a      	ldr	r1, [pc, #104]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dc8:	f7fb f8f4 	bl	8000fb4 <HAL_GetTick>
 8005dcc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd0:	f7fb f8f0 	bl	8000fb4 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e061      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005de6:	4b11      	ldr	r3, [pc, #68]	; (8005e2c <HAL_RCC_ClockConfig+0x260>)
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f003 020c 	and.w	r2, r3, #12
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d1eb      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005df8:	4b0b      	ldr	r3, [pc, #44]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0307 	and.w	r3, r3, #7
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d214      	bcs.n	8005e30 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e06:	4b08      	ldr	r3, [pc, #32]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f023 0207 	bic.w	r2, r3, #7
 8005e0e:	4906      	ldr	r1, [pc, #24]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e16:	4b04      	ldr	r3, [pc, #16]	; (8005e28 <HAL_RCC_ClockConfig+0x25c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0307 	and.w	r3, r3, #7
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d005      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e040      	b.n	8005eaa <HAL_RCC_ClockConfig+0x2de>
 8005e28:	40022000 	.word	0x40022000
 8005e2c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d008      	beq.n	8005e4e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e3c:	4b1d      	ldr	r3, [pc, #116]	; (8005eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	491a      	ldr	r1, [pc, #104]	; (8005eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0308 	and.w	r3, r3, #8
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d009      	beq.n	8005e6e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e5a:	4b16      	ldr	r3, [pc, #88]	; (8005eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	4912      	ldr	r1, [pc, #72]	; (8005eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005e6e:	f000 f829 	bl	8005ec4 <HAL_RCC_GetSysClockFreq>
 8005e72:	4601      	mov	r1, r0
 8005e74:	4b0f      	ldr	r3, [pc, #60]	; (8005eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e7c:	22f0      	movs	r2, #240	; 0xf0
 8005e7e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	fa92 f2a2 	rbit	r2, r2
 8005e86:	60fa      	str	r2, [r7, #12]
  return result;
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	fab2 f282 	clz	r2, r2
 8005e8e:	b2d2      	uxtb	r2, r2
 8005e90:	40d3      	lsrs	r3, r2
 8005e92:	4a09      	ldr	r2, [pc, #36]	; (8005eb8 <HAL_RCC_ClockConfig+0x2ec>)
 8005e94:	5cd3      	ldrb	r3, [r2, r3]
 8005e96:	fa21 f303 	lsr.w	r3, r1, r3
 8005e9a:	4a08      	ldr	r2, [pc, #32]	; (8005ebc <HAL_RCC_ClockConfig+0x2f0>)
 8005e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005e9e:	4b08      	ldr	r3, [pc, #32]	; (8005ec0 <HAL_RCC_ClockConfig+0x2f4>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fb f842 	bl	8000f2c <HAL_InitTick>
  
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3778      	adds	r7, #120	; 0x78
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	0800bfcc 	.word	0x0800bfcc
 8005ebc:	20000004 	.word	0x20000004
 8005ec0:	20000008 	.word	0x20000008

08005ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b08b      	sub	sp, #44	; 0x2c
 8005ec8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	61fb      	str	r3, [r7, #28]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	61bb      	str	r3, [r7, #24]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005ede:	4b29      	ldr	r3, [pc, #164]	; (8005f84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	f003 030c 	and.w	r3, r3, #12
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	d002      	beq.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x30>
 8005eee:	2b08      	cmp	r3, #8
 8005ef0:	d003      	beq.n	8005efa <HAL_RCC_GetSysClockFreq+0x36>
 8005ef2:	e03c      	b.n	8005f6e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005ef4:	4b24      	ldr	r3, [pc, #144]	; (8005f88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ef6:	623b      	str	r3, [r7, #32]
      break;
 8005ef8:	e03c      	b.n	8005f74 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005f00:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005f04:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f06:	68ba      	ldr	r2, [r7, #8]
 8005f08:	fa92 f2a2 	rbit	r2, r2
 8005f0c:	607a      	str	r2, [r7, #4]
  return result;
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	fab2 f282 	clz	r2, r2
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	40d3      	lsrs	r3, r2
 8005f18:	4a1c      	ldr	r2, [pc, #112]	; (8005f8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8005f1a:	5cd3      	ldrb	r3, [r2, r3]
 8005f1c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005f1e:	4b19      	ldr	r3, [pc, #100]	; (8005f84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	220f      	movs	r2, #15
 8005f28:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	fa92 f2a2 	rbit	r2, r2
 8005f30:	60fa      	str	r2, [r7, #12]
  return result;
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	fab2 f282 	clz	r2, r2
 8005f38:	b2d2      	uxtb	r2, r2
 8005f3a:	40d3      	lsrs	r3, r2
 8005f3c:	4a14      	ldr	r2, [pc, #80]	; (8005f90 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005f3e:	5cd3      	ldrb	r3, [r2, r3]
 8005f40:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d008      	beq.n	8005f5e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005f4c:	4a0e      	ldr	r2, [pc, #56]	; (8005f88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	fb02 f303 	mul.w	r3, r2, r3
 8005f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f5c:	e004      	b.n	8005f68 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	4a0c      	ldr	r2, [pc, #48]	; (8005f94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005f62:	fb02 f303 	mul.w	r3, r2, r3
 8005f66:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6a:	623b      	str	r3, [r7, #32]
      break;
 8005f6c:	e002      	b.n	8005f74 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f6e:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f70:	623b      	str	r3, [r7, #32]
      break;
 8005f72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f74:	6a3b      	ldr	r3, [r7, #32]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	372c      	adds	r7, #44	; 0x2c
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	40021000 	.word	0x40021000
 8005f88:	007a1200 	.word	0x007a1200
 8005f8c:	0800bfdc 	.word	0x0800bfdc
 8005f90:	0800bfec 	.word	0x0800bfec
 8005f94:	003d0900 	.word	0x003d0900

08005f98 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b092      	sub	sp, #72	; 0x48
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80d4 	beq.w	8006164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fbc:	4b4e      	ldr	r3, [pc, #312]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10e      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fc8:	4b4b      	ldr	r3, [pc, #300]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fca:	69db      	ldr	r3, [r3, #28]
 8005fcc:	4a4a      	ldr	r2, [pc, #296]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fd2:	61d3      	str	r3, [r2, #28]
 8005fd4:	4b48      	ldr	r3, [pc, #288]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fdc:	60bb      	str	r3, [r7, #8]
 8005fde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe6:	4b45      	ldr	r3, [pc, #276]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d118      	bne.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ff2:	4b42      	ldr	r3, [pc, #264]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a41      	ldr	r2, [pc, #260]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ffc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ffe:	f7fa ffd9 	bl	8000fb4 <HAL_GetTick>
 8006002:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006004:	e008      	b.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006006:	f7fa ffd5 	bl	8000fb4 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b64      	cmp	r3, #100	; 0x64
 8006012:	d901      	bls.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e169      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006018:	4b38      	ldr	r3, [pc, #224]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0f0      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006024:	4b34      	ldr	r3, [pc, #208]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800602c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800602e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006030:	2b00      	cmp	r3, #0
 8006032:	f000 8084 	beq.w	800613e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800603e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006040:	429a      	cmp	r2, r3
 8006042:	d07c      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006044:	4b2c      	ldr	r3, [pc, #176]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800604c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800604e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006052:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006056:	fa93 f3a3 	rbit	r3, r3
 800605a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800605c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800605e:	fab3 f383 	clz	r3, r3
 8006062:	b2db      	uxtb	r3, r3
 8006064:	461a      	mov	r2, r3
 8006066:	4b26      	ldr	r3, [pc, #152]	; (8006100 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006068:	4413      	add	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	461a      	mov	r2, r3
 800606e:	2301      	movs	r3, #1
 8006070:	6013      	str	r3, [r2, #0]
 8006072:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006076:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800607a:	fa93 f3a3 	rbit	r3, r3
 800607e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006082:	fab3 f383 	clz	r3, r3
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	4b1d      	ldr	r3, [pc, #116]	; (8006100 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800608c:	4413      	add	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	461a      	mov	r2, r3
 8006092:	2300      	movs	r3, #0
 8006094:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006096:	4a18      	ldr	r2, [pc, #96]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800609a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800609c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d04b      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a6:	f7fa ff85 	bl	8000fb4 <HAL_GetTick>
 80060aa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ac:	e00a      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ae:	f7fa ff81 	bl	8000fb4 <HAL_GetTick>
 80060b2:	4602      	mov	r2, r0
 80060b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80060bc:	4293      	cmp	r3, r2
 80060be:	d901      	bls.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e113      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x354>
 80060c4:	2302      	movs	r3, #2
 80060c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ca:	fa93 f3a3 	rbit	r3, r3
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
 80060d0:	2302      	movs	r3, #2
 80060d2:	623b      	str	r3, [r7, #32]
 80060d4:	6a3b      	ldr	r3, [r7, #32]
 80060d6:	fa93 f3a3 	rbit	r3, r3
 80060da:	61fb      	str	r3, [r7, #28]
  return result;
 80060dc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060de:	fab3 f383 	clz	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	095b      	lsrs	r3, r3, #5
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	f043 0302 	orr.w	r3, r3, #2
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d108      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80060f2:	4b01      	ldr	r3, [pc, #4]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	e00d      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80060f8:	40021000 	.word	0x40021000
 80060fc:	40007000 	.word	0x40007000
 8006100:	10908100 	.word	0x10908100
 8006104:	2302      	movs	r3, #2
 8006106:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	fa93 f3a3 	rbit	r3, r3
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	4b78      	ldr	r3, [pc, #480]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	2202      	movs	r2, #2
 8006116:	613a      	str	r2, [r7, #16]
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	fa92 f2a2 	rbit	r2, r2
 800611e:	60fa      	str	r2, [r7, #12]
  return result;
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	fab2 f282 	clz	r2, r2
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	f002 021f 	and.w	r2, r2, #31
 8006132:	2101      	movs	r1, #1
 8006134:	fa01 f202 	lsl.w	r2, r1, r2
 8006138:	4013      	ands	r3, r2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0b7      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800613e:	4b6d      	ldr	r3, [pc, #436]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	496a      	ldr	r1, [pc, #424]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800614c:	4313      	orrs	r3, r2
 800614e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006150:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006154:	2b01      	cmp	r3, #1
 8006156:	d105      	bne.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006158:	4b66      	ldr	r3, [pc, #408]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800615a:	69db      	ldr	r3, [r3, #28]
 800615c:	4a65      	ldr	r2, [pc, #404]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800615e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006162:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b00      	cmp	r3, #0
 800616e:	d008      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006170:	4b60      	ldr	r3, [pc, #384]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006174:	f023 0203 	bic.w	r2, r3, #3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	495d      	ldr	r1, [pc, #372]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800617e:	4313      	orrs	r3, r2
 8006180:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d008      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800618e:	4b59      	ldr	r3, [pc, #356]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006192:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	4956      	ldr	r1, [pc, #344]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800619c:	4313      	orrs	r3, r2
 800619e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d008      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061ac:	4b51      	ldr	r3, [pc, #324]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	494e      	ldr	r1, [pc, #312]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d008      	beq.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061ca:	4b4a      	ldr	r3, [pc, #296]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ce:	f023 0210 	bic.w	r2, r3, #16
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	4947      	ldr	r1, [pc, #284]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d008      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80061e8:	4b42      	ldr	r3, [pc, #264]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	493f      	ldr	r1, [pc, #252]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061f6:	4313      	orrs	r3, r2
 80061f8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d008      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006206:	4b3b      	ldr	r3, [pc, #236]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800620a:	f023 0220 	bic.w	r2, r3, #32
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	4938      	ldr	r1, [pc, #224]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006214:	4313      	orrs	r3, r2
 8006216:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d008      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006224:	4b33      	ldr	r3, [pc, #204]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006228:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	4930      	ldr	r1, [pc, #192]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006232:	4313      	orrs	r3, r2
 8006234:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d008      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006242:	4b2c      	ldr	r3, [pc, #176]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006246:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	4929      	ldr	r1, [pc, #164]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006250:	4313      	orrs	r3, r2
 8006252:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800625c:	2b00      	cmp	r3, #0
 800625e:	d008      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006260:	4b24      	ldr	r3, [pc, #144]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800626c:	4921      	ldr	r1, [pc, #132]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800626e:	4313      	orrs	r3, r2
 8006270:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800627a:	2b00      	cmp	r3, #0
 800627c:	d008      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800627e:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006282:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628a:	491a      	ldr	r1, [pc, #104]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800628c:	4313      	orrs	r3, r2
 800628e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006298:	2b00      	cmp	r3, #0
 800629a:	d008      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800629c:	4b15      	ldr	r3, [pc, #84]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800629e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a8:	4912      	ldr	r1, [pc, #72]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d008      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80062ba:	4b0e      	ldr	r3, [pc, #56]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c6:	490b      	ldr	r1, [pc, #44]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d008      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80062d8:	4b06      	ldr	r3, [pc, #24]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062e4:	4903      	ldr	r1, [pc, #12]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3748      	adds	r7, #72	; 0x48
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40021000 	.word	0x40021000

080062f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e049      	b.n	800639e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d106      	bne.n	8006324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7fa fcbc 	bl	8000c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3304      	adds	r3, #4
 8006334:	4619      	mov	r1, r3
 8006336:	4610      	mov	r0, r2
 8006338:	f000 fd6a 	bl	8006e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
	...

080063a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d001      	beq.n	80063c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e04a      	b.n	8006456 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0201 	orr.w	r2, r2, #1
 80063d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a21      	ldr	r2, [pc, #132]	; (8006464 <HAL_TIM_Base_Start_IT+0xbc>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d018      	beq.n	8006414 <HAL_TIM_Base_Start_IT+0x6c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063ea:	d013      	beq.n	8006414 <HAL_TIM_Base_Start_IT+0x6c>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a1d      	ldr	r2, [pc, #116]	; (8006468 <HAL_TIM_Base_Start_IT+0xc0>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d00e      	beq.n	8006414 <HAL_TIM_Base_Start_IT+0x6c>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1c      	ldr	r2, [pc, #112]	; (800646c <HAL_TIM_Base_Start_IT+0xc4>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d009      	beq.n	8006414 <HAL_TIM_Base_Start_IT+0x6c>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a1a      	ldr	r2, [pc, #104]	; (8006470 <HAL_TIM_Base_Start_IT+0xc8>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d004      	beq.n	8006414 <HAL_TIM_Base_Start_IT+0x6c>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a19      	ldr	r2, [pc, #100]	; (8006474 <HAL_TIM_Base_Start_IT+0xcc>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d115      	bne.n	8006440 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	4b17      	ldr	r3, [pc, #92]	; (8006478 <HAL_TIM_Base_Start_IT+0xd0>)
 800641c:	4013      	ands	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2b06      	cmp	r3, #6
 8006424:	d015      	beq.n	8006452 <HAL_TIM_Base_Start_IT+0xaa>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800642c:	d011      	beq.n	8006452 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 0201 	orr.w	r2, r2, #1
 800643c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643e:	e008      	b.n	8006452 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0201 	orr.w	r2, r2, #1
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	e000      	b.n	8006454 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006452:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	40012c00 	.word	0x40012c00
 8006468:	40000400 	.word	0x40000400
 800646c:	40000800 	.word	0x40000800
 8006470:	40013400 	.word	0x40013400
 8006474:	40014000 	.word	0x40014000
 8006478:	00010007 	.word	0x00010007

0800647c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e049      	b.n	8006522 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006494:	b2db      	uxtb	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d106      	bne.n	80064a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f841 	bl	800652a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	3304      	adds	r3, #4
 80064b8:	4619      	mov	r1, r3
 80064ba:	4610      	mov	r0, r2
 80064bc:	f000 fca8 	bl	8006e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
	...

08006540 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d109      	bne.n	8006568 <HAL_TIM_PWM_Start_IT+0x28>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b01      	cmp	r3, #1
 800655e:	bf14      	ite	ne
 8006560:	2301      	movne	r3, #1
 8006562:	2300      	moveq	r3, #0
 8006564:	b2db      	uxtb	r3, r3
 8006566:	e03c      	b.n	80065e2 <HAL_TIM_PWM_Start_IT+0xa2>
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	2b04      	cmp	r3, #4
 800656c:	d109      	bne.n	8006582 <HAL_TIM_PWM_Start_IT+0x42>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b01      	cmp	r3, #1
 8006578:	bf14      	ite	ne
 800657a:	2301      	movne	r3, #1
 800657c:	2300      	moveq	r3, #0
 800657e:	b2db      	uxtb	r3, r3
 8006580:	e02f      	b.n	80065e2 <HAL_TIM_PWM_Start_IT+0xa2>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b08      	cmp	r3, #8
 8006586:	d109      	bne.n	800659c <HAL_TIM_PWM_Start_IT+0x5c>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800658e:	b2db      	uxtb	r3, r3
 8006590:	2b01      	cmp	r3, #1
 8006592:	bf14      	ite	ne
 8006594:	2301      	movne	r3, #1
 8006596:	2300      	moveq	r3, #0
 8006598:	b2db      	uxtb	r3, r3
 800659a:	e022      	b.n	80065e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	2b0c      	cmp	r3, #12
 80065a0:	d109      	bne.n	80065b6 <HAL_TIM_PWM_Start_IT+0x76>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	bf14      	ite	ne
 80065ae:	2301      	movne	r3, #1
 80065b0:	2300      	moveq	r3, #0
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	e015      	b.n	80065e2 <HAL_TIM_PWM_Start_IT+0xa2>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b10      	cmp	r3, #16
 80065ba:	d109      	bne.n	80065d0 <HAL_TIM_PWM_Start_IT+0x90>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	bf14      	ite	ne
 80065c8:	2301      	movne	r3, #1
 80065ca:	2300      	moveq	r3, #0
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	e008      	b.n	80065e2 <HAL_TIM_PWM_Start_IT+0xa2>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b01      	cmp	r3, #1
 80065da:	bf14      	ite	ne
 80065dc:	2301      	movne	r3, #1
 80065de:	2300      	moveq	r3, #0
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e0e2      	b.n	80067b0 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d104      	bne.n	80065fa <HAL_TIM_PWM_Start_IT+0xba>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2202      	movs	r2, #2
 80065f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065f8:	e023      	b.n	8006642 <HAL_TIM_PWM_Start_IT+0x102>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b04      	cmp	r3, #4
 80065fe:	d104      	bne.n	800660a <HAL_TIM_PWM_Start_IT+0xca>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2202      	movs	r2, #2
 8006604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006608:	e01b      	b.n	8006642 <HAL_TIM_PWM_Start_IT+0x102>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d104      	bne.n	800661a <HAL_TIM_PWM_Start_IT+0xda>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2202      	movs	r2, #2
 8006614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006618:	e013      	b.n	8006642 <HAL_TIM_PWM_Start_IT+0x102>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b0c      	cmp	r3, #12
 800661e:	d104      	bne.n	800662a <HAL_TIM_PWM_Start_IT+0xea>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006628:	e00b      	b.n	8006642 <HAL_TIM_PWM_Start_IT+0x102>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b10      	cmp	r3, #16
 800662e:	d104      	bne.n	800663a <HAL_TIM_PWM_Start_IT+0xfa>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006638:	e003      	b.n	8006642 <HAL_TIM_PWM_Start_IT+0x102>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2202      	movs	r2, #2
 800663e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b0c      	cmp	r3, #12
 8006646:	d841      	bhi.n	80066cc <HAL_TIM_PWM_Start_IT+0x18c>
 8006648:	a201      	add	r2, pc, #4	; (adr r2, 8006650 <HAL_TIM_PWM_Start_IT+0x110>)
 800664a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800664e:	bf00      	nop
 8006650:	08006685 	.word	0x08006685
 8006654:	080066cd 	.word	0x080066cd
 8006658:	080066cd 	.word	0x080066cd
 800665c:	080066cd 	.word	0x080066cd
 8006660:	08006697 	.word	0x08006697
 8006664:	080066cd 	.word	0x080066cd
 8006668:	080066cd 	.word	0x080066cd
 800666c:	080066cd 	.word	0x080066cd
 8006670:	080066a9 	.word	0x080066a9
 8006674:	080066cd 	.word	0x080066cd
 8006678:	080066cd 	.word	0x080066cd
 800667c:	080066cd 	.word	0x080066cd
 8006680:	080066bb 	.word	0x080066bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0202 	orr.w	r2, r2, #2
 8006692:	60da      	str	r2, [r3, #12]
      break;
 8006694:	e01d      	b.n	80066d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0204 	orr.w	r2, r2, #4
 80066a4:	60da      	str	r2, [r3, #12]
      break;
 80066a6:	e014      	b.n	80066d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68da      	ldr	r2, [r3, #12]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f042 0208 	orr.w	r2, r2, #8
 80066b6:	60da      	str	r2, [r3, #12]
      break;
 80066b8:	e00b      	b.n	80066d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68da      	ldr	r2, [r3, #12]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f042 0210 	orr.w	r2, r2, #16
 80066c8:	60da      	str	r2, [r3, #12]
      break;
 80066ca:	e002      	b.n	80066d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	73fb      	strb	r3, [r7, #15]
      break;
 80066d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d16a      	bne.n	80067ae <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 ff95 	bl	8007610 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a33      	ldr	r2, [pc, #204]	; (80067b8 <HAL_TIM_PWM_Start_IT+0x278>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d013      	beq.n	8006718 <HAL_TIM_PWM_Start_IT+0x1d8>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a31      	ldr	r2, [pc, #196]	; (80067bc <HAL_TIM_PWM_Start_IT+0x27c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d00e      	beq.n	8006718 <HAL_TIM_PWM_Start_IT+0x1d8>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a30      	ldr	r2, [pc, #192]	; (80067c0 <HAL_TIM_PWM_Start_IT+0x280>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d009      	beq.n	8006718 <HAL_TIM_PWM_Start_IT+0x1d8>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a2e      	ldr	r2, [pc, #184]	; (80067c4 <HAL_TIM_PWM_Start_IT+0x284>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d004      	beq.n	8006718 <HAL_TIM_PWM_Start_IT+0x1d8>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a2d      	ldr	r2, [pc, #180]	; (80067c8 <HAL_TIM_PWM_Start_IT+0x288>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d101      	bne.n	800671c <HAL_TIM_PWM_Start_IT+0x1dc>
 8006718:	2301      	movs	r3, #1
 800671a:	e000      	b.n	800671e <HAL_TIM_PWM_Start_IT+0x1de>
 800671c:	2300      	movs	r3, #0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d007      	beq.n	8006732 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006730:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a20      	ldr	r2, [pc, #128]	; (80067b8 <HAL_TIM_PWM_Start_IT+0x278>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d018      	beq.n	800676e <HAL_TIM_PWM_Start_IT+0x22e>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006744:	d013      	beq.n	800676e <HAL_TIM_PWM_Start_IT+0x22e>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a20      	ldr	r2, [pc, #128]	; (80067cc <HAL_TIM_PWM_Start_IT+0x28c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_TIM_PWM_Start_IT+0x22e>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a1e      	ldr	r2, [pc, #120]	; (80067d0 <HAL_TIM_PWM_Start_IT+0x290>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_TIM_PWM_Start_IT+0x22e>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a17      	ldr	r2, [pc, #92]	; (80067bc <HAL_TIM_PWM_Start_IT+0x27c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_TIM_PWM_Start_IT+0x22e>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a15      	ldr	r2, [pc, #84]	; (80067c0 <HAL_TIM_PWM_Start_IT+0x280>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d115      	bne.n	800679a <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	4b17      	ldr	r3, [pc, #92]	; (80067d4 <HAL_TIM_PWM_Start_IT+0x294>)
 8006776:	4013      	ands	r3, r2
 8006778:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	2b06      	cmp	r3, #6
 800677e:	d015      	beq.n	80067ac <HAL_TIM_PWM_Start_IT+0x26c>
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006786:	d011      	beq.n	80067ac <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	e008      	b.n	80067ac <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0201 	orr.w	r2, r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	e000      	b.n	80067ae <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ac:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	40012c00 	.word	0x40012c00
 80067bc:	40013400 	.word	0x40013400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	40014400 	.word	0x40014400
 80067c8:	40014800 	.word	0x40014800
 80067cc:	40000400 	.word	0x40000400
 80067d0:	40000800 	.word	0x40000800
 80067d4:	00010007 	.word	0x00010007

080067d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d122      	bne.n	8006834 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d11b      	bne.n	8006834 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f06f 0202 	mvn.w	r2, #2
 8006804:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	f003 0303 	and.w	r3, r3, #3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fae3 	bl	8006de6 <HAL_TIM_IC_CaptureCallback>
 8006820:	e005      	b.n	800682e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 fad5 	bl	8006dd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7f9 fd3b 	bl	80002a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	f003 0304 	and.w	r3, r3, #4
 800683e:	2b04      	cmp	r3, #4
 8006840:	d122      	bne.n	8006888 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b04      	cmp	r3, #4
 800684e:	d11b      	bne.n	8006888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f06f 0204 	mvn.w	r2, #4
 8006858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800686a:	2b00      	cmp	r3, #0
 800686c:	d003      	beq.n	8006876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 fab9 	bl	8006de6 <HAL_TIM_IC_CaptureCallback>
 8006874:	e005      	b.n	8006882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 faab 	bl	8006dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7f9 fd11 	bl	80002a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b08      	cmp	r3, #8
 8006894:	d122      	bne.n	80068dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	d11b      	bne.n	80068dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f06f 0208 	mvn.w	r2, #8
 80068ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2204      	movs	r2, #4
 80068b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	69db      	ldr	r3, [r3, #28]
 80068ba:	f003 0303 	and.w	r3, r3, #3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 fa8f 	bl	8006de6 <HAL_TIM_IC_CaptureCallback>
 80068c8:	e005      	b.n	80068d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fa81 	bl	8006dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7f9 fce7 	bl	80002a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0310 	and.w	r3, r3, #16
 80068e6:	2b10      	cmp	r3, #16
 80068e8:	d122      	bne.n	8006930 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f003 0310 	and.w	r3, r3, #16
 80068f4:	2b10      	cmp	r3, #16
 80068f6:	d11b      	bne.n	8006930 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f06f 0210 	mvn.w	r2, #16
 8006900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2208      	movs	r2, #8
 8006906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fa65 	bl	8006de6 <HAL_TIM_IC_CaptureCallback>
 800691c:	e005      	b.n	800692a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fa57 	bl	8006dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7f9 fcbd 	bl	80002a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b01      	cmp	r3, #1
 800693c:	d10e      	bne.n	800695c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b01      	cmp	r3, #1
 800694a:	d107      	bne.n	800695c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f06f 0201 	mvn.w	r2, #1
 8006954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f7f9 fc3e 	bl	80001d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006966:	2b80      	cmp	r3, #128	; 0x80
 8006968:	d10e      	bne.n	8006988 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006974:	2b80      	cmp	r3, #128	; 0x80
 8006976:	d107      	bne.n	8006988 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 fef4 	bl	8007770 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006996:	d10e      	bne.n	80069b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a2:	2b80      	cmp	r3, #128	; 0x80
 80069a4:	d107      	bne.n	80069b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fee7 	bl	8007784 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c0:	2b40      	cmp	r3, #64	; 0x40
 80069c2:	d10e      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ce:	2b40      	cmp	r3, #64	; 0x40
 80069d0:	d107      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fa0c 	bl	8006dfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	d10e      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0320 	and.w	r3, r3, #32
 80069fa:	2b20      	cmp	r3, #32
 80069fc:	d107      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f06f 0220 	mvn.w	r2, #32
 8006a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 fea7 	bl	800775c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a0e:	bf00      	nop
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
	...

08006a18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d101      	bne.n	8006a36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a32:	2302      	movs	r3, #2
 8006a34:	e0ff      	b.n	8006c36 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b14      	cmp	r3, #20
 8006a42:	f200 80f0 	bhi.w	8006c26 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006a46:	a201      	add	r2, pc, #4	; (adr r2, 8006a4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006aa1 	.word	0x08006aa1
 8006a50:	08006c27 	.word	0x08006c27
 8006a54:	08006c27 	.word	0x08006c27
 8006a58:	08006c27 	.word	0x08006c27
 8006a5c:	08006ae1 	.word	0x08006ae1
 8006a60:	08006c27 	.word	0x08006c27
 8006a64:	08006c27 	.word	0x08006c27
 8006a68:	08006c27 	.word	0x08006c27
 8006a6c:	08006b23 	.word	0x08006b23
 8006a70:	08006c27 	.word	0x08006c27
 8006a74:	08006c27 	.word	0x08006c27
 8006a78:	08006c27 	.word	0x08006c27
 8006a7c:	08006b63 	.word	0x08006b63
 8006a80:	08006c27 	.word	0x08006c27
 8006a84:	08006c27 	.word	0x08006c27
 8006a88:	08006c27 	.word	0x08006c27
 8006a8c:	08006ba5 	.word	0x08006ba5
 8006a90:	08006c27 	.word	0x08006c27
 8006a94:	08006c27 	.word	0x08006c27
 8006a98:	08006c27 	.word	0x08006c27
 8006a9c:	08006be5 	.word	0x08006be5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fa42 	bl	8006f30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699a      	ldr	r2, [r3, #24]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0208 	orr.w	r2, r2, #8
 8006aba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	699a      	ldr	r2, [r3, #24]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0204 	bic.w	r2, r2, #4
 8006aca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6999      	ldr	r1, [r3, #24]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	691a      	ldr	r2, [r3, #16]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	619a      	str	r2, [r3, #24]
      break;
 8006ade:	e0a5      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68b9      	ldr	r1, [r7, #8]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 fab2 	bl	8007050 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699a      	ldr	r2, [r3, #24]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006afa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699a      	ldr	r2, [r3, #24]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6999      	ldr	r1, [r3, #24]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	021a      	lsls	r2, r3, #8
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	619a      	str	r2, [r3, #24]
      break;
 8006b20:	e084      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68b9      	ldr	r1, [r7, #8]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 fb1b 	bl	8007164 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69da      	ldr	r2, [r3, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f042 0208 	orr.w	r2, r2, #8
 8006b3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69da      	ldr	r2, [r3, #28]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0204 	bic.w	r2, r2, #4
 8006b4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69d9      	ldr	r1, [r3, #28]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	691a      	ldr	r2, [r3, #16]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	61da      	str	r2, [r3, #28]
      break;
 8006b60:	e064      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68b9      	ldr	r1, [r7, #8]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 fb83 	bl	8007274 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	69da      	ldr	r2, [r3, #28]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69da      	ldr	r2, [r3, #28]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69d9      	ldr	r1, [r3, #28]
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	021a      	lsls	r2, r3, #8
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	61da      	str	r2, [r3, #28]
      break;
 8006ba2:	e043      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68b9      	ldr	r1, [r7, #8]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f000 fbcc 	bl	8007348 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0208 	orr.w	r2, r2, #8
 8006bbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f022 0204 	bic.w	r2, r2, #4
 8006bce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006be2:	e023      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68b9      	ldr	r1, [r7, #8]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fc10 	bl	8007410 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bfe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	021a      	lsls	r2, r3, #8
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	430a      	orrs	r2, r1
 8006c22:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c24:	e002      	b.n	8006c2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	75fb      	strb	r3, [r7, #23]
      break;
 8006c2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop

08006c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d101      	bne.n	8006c5c <HAL_TIM_ConfigClockSource+0x1c>
 8006c58:	2302      	movs	r3, #2
 8006c5a:	e0b6      	b.n	8006dca <HAL_TIM_ConfigClockSource+0x18a>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2202      	movs	r2, #2
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c98:	d03e      	beq.n	8006d18 <HAL_TIM_ConfigClockSource+0xd8>
 8006c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c9e:	f200 8087 	bhi.w	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ca6:	f000 8086 	beq.w	8006db6 <HAL_TIM_ConfigClockSource+0x176>
 8006caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cae:	d87f      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cb0:	2b70      	cmp	r3, #112	; 0x70
 8006cb2:	d01a      	beq.n	8006cea <HAL_TIM_ConfigClockSource+0xaa>
 8006cb4:	2b70      	cmp	r3, #112	; 0x70
 8006cb6:	d87b      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cb8:	2b60      	cmp	r3, #96	; 0x60
 8006cba:	d050      	beq.n	8006d5e <HAL_TIM_ConfigClockSource+0x11e>
 8006cbc:	2b60      	cmp	r3, #96	; 0x60
 8006cbe:	d877      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cc0:	2b50      	cmp	r3, #80	; 0x50
 8006cc2:	d03c      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0xfe>
 8006cc4:	2b50      	cmp	r3, #80	; 0x50
 8006cc6:	d873      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cc8:	2b40      	cmp	r3, #64	; 0x40
 8006cca:	d058      	beq.n	8006d7e <HAL_TIM_ConfigClockSource+0x13e>
 8006ccc:	2b40      	cmp	r3, #64	; 0x40
 8006cce:	d86f      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cd0:	2b30      	cmp	r3, #48	; 0x30
 8006cd2:	d064      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x15e>
 8006cd4:	2b30      	cmp	r3, #48	; 0x30
 8006cd6:	d86b      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006cd8:	2b20      	cmp	r3, #32
 8006cda:	d060      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x15e>
 8006cdc:	2b20      	cmp	r3, #32
 8006cde:	d867      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d05c      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x15e>
 8006ce4:	2b10      	cmp	r3, #16
 8006ce6:	d05a      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x15e>
 8006ce8:	e062      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cfa:	f000 fc69 	bl	80075d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	609a      	str	r2, [r3, #8]
      break;
 8006d16:	e04f      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d28:	f000 fc52 	bl	80075d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689a      	ldr	r2, [r3, #8]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d3a:	609a      	str	r2, [r3, #8]
      break;
 8006d3c:	e03c      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	f000 fbc6 	bl	80074dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2150      	movs	r1, #80	; 0x50
 8006d56:	4618      	mov	r0, r3
 8006d58:	f000 fc1f 	bl	800759a <TIM_ITRx_SetConfig>
      break;
 8006d5c:	e02c      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f000 fbe5 	bl	800753a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2160      	movs	r1, #96	; 0x60
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 fc0f 	bl	800759a <TIM_ITRx_SetConfig>
      break;
 8006d7c:	e01c      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	f000 fba6 	bl	80074dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2140      	movs	r1, #64	; 0x40
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fbff 	bl	800759a <TIM_ITRx_SetConfig>
      break;
 8006d9c:	e00c      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4619      	mov	r1, r3
 8006da8:	4610      	mov	r0, r2
 8006daa:	f000 fbf6 	bl	800759a <TIM_ITRx_SetConfig>
      break;
 8006dae:	e003      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	73fb      	strb	r3, [r7, #15]
      break;
 8006db4:	e000      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006db6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b083      	sub	sp, #12
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b083      	sub	sp, #12
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dee:	bf00      	nop
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e02:	bf00      	nop
 8006e04:	370c      	adds	r7, #12
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
	...

08006e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a3c      	ldr	r2, [pc, #240]	; (8006f14 <TIM_Base_SetConfig+0x104>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00f      	beq.n	8006e48 <TIM_Base_SetConfig+0x38>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e2e:	d00b      	beq.n	8006e48 <TIM_Base_SetConfig+0x38>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a39      	ldr	r2, [pc, #228]	; (8006f18 <TIM_Base_SetConfig+0x108>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d007      	beq.n	8006e48 <TIM_Base_SetConfig+0x38>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a38      	ldr	r2, [pc, #224]	; (8006f1c <TIM_Base_SetConfig+0x10c>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d003      	beq.n	8006e48 <TIM_Base_SetConfig+0x38>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a37      	ldr	r2, [pc, #220]	; (8006f20 <TIM_Base_SetConfig+0x110>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d108      	bne.n	8006e5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a2d      	ldr	r2, [pc, #180]	; (8006f14 <TIM_Base_SetConfig+0x104>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d01b      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e68:	d017      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a2a      	ldr	r2, [pc, #168]	; (8006f18 <TIM_Base_SetConfig+0x108>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d013      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a29      	ldr	r2, [pc, #164]	; (8006f1c <TIM_Base_SetConfig+0x10c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d00f      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a28      	ldr	r2, [pc, #160]	; (8006f20 <TIM_Base_SetConfig+0x110>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d00b      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a27      	ldr	r2, [pc, #156]	; (8006f24 <TIM_Base_SetConfig+0x114>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d007      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a26      	ldr	r2, [pc, #152]	; (8006f28 <TIM_Base_SetConfig+0x118>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d003      	beq.n	8006e9a <TIM_Base_SetConfig+0x8a>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a25      	ldr	r2, [pc, #148]	; (8006f2c <TIM_Base_SetConfig+0x11c>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d108      	bne.n	8006eac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	689a      	ldr	r2, [r3, #8]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a10      	ldr	r2, [pc, #64]	; (8006f14 <TIM_Base_SetConfig+0x104>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d00f      	beq.n	8006ef8 <TIM_Base_SetConfig+0xe8>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a11      	ldr	r2, [pc, #68]	; (8006f20 <TIM_Base_SetConfig+0x110>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d00b      	beq.n	8006ef8 <TIM_Base_SetConfig+0xe8>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a10      	ldr	r2, [pc, #64]	; (8006f24 <TIM_Base_SetConfig+0x114>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d007      	beq.n	8006ef8 <TIM_Base_SetConfig+0xe8>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a0f      	ldr	r2, [pc, #60]	; (8006f28 <TIM_Base_SetConfig+0x118>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d003      	beq.n	8006ef8 <TIM_Base_SetConfig+0xe8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a0e      	ldr	r2, [pc, #56]	; (8006f2c <TIM_Base_SetConfig+0x11c>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d103      	bne.n	8006f00 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	691a      	ldr	r2, [r3, #16]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	615a      	str	r2, [r3, #20]
}
 8006f06:	bf00      	nop
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40012c00 	.word	0x40012c00
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	40000800 	.word	0x40000800
 8006f20:	40013400 	.word	0x40013400
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40014400 	.word	0x40014400
 8006f2c:	40014800 	.word	0x40014800

08006f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b087      	sub	sp, #28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	f023 0201 	bic.w	r2, r3, #1
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f023 0302 	bic.w	r3, r3, #2
 8006f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a2c      	ldr	r2, [pc, #176]	; (800703c <TIM_OC1_SetConfig+0x10c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00f      	beq.n	8006fb0 <TIM_OC1_SetConfig+0x80>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a2b      	ldr	r2, [pc, #172]	; (8007040 <TIM_OC1_SetConfig+0x110>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d00b      	beq.n	8006fb0 <TIM_OC1_SetConfig+0x80>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a2a      	ldr	r2, [pc, #168]	; (8007044 <TIM_OC1_SetConfig+0x114>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d007      	beq.n	8006fb0 <TIM_OC1_SetConfig+0x80>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a29      	ldr	r2, [pc, #164]	; (8007048 <TIM_OC1_SetConfig+0x118>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d003      	beq.n	8006fb0 <TIM_OC1_SetConfig+0x80>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a28      	ldr	r2, [pc, #160]	; (800704c <TIM_OC1_SetConfig+0x11c>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d10c      	bne.n	8006fca <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	f023 0308 	bic.w	r3, r3, #8
 8006fb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	697a      	ldr	r2, [r7, #20]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f023 0304 	bic.w	r3, r3, #4
 8006fc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a1b      	ldr	r2, [pc, #108]	; (800703c <TIM_OC1_SetConfig+0x10c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d00f      	beq.n	8006ff2 <TIM_OC1_SetConfig+0xc2>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a1a      	ldr	r2, [pc, #104]	; (8007040 <TIM_OC1_SetConfig+0x110>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d00b      	beq.n	8006ff2 <TIM_OC1_SetConfig+0xc2>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a19      	ldr	r2, [pc, #100]	; (8007044 <TIM_OC1_SetConfig+0x114>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d007      	beq.n	8006ff2 <TIM_OC1_SetConfig+0xc2>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a18      	ldr	r2, [pc, #96]	; (8007048 <TIM_OC1_SetConfig+0x118>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d003      	beq.n	8006ff2 <TIM_OC1_SetConfig+0xc2>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a17      	ldr	r2, [pc, #92]	; (800704c <TIM_OC1_SetConfig+0x11c>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d111      	bne.n	8007016 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ff8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007000:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	4313      	orrs	r3, r2
 800700a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	685a      	ldr	r2, [r3, #4]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	621a      	str	r2, [r3, #32]
}
 8007030:	bf00      	nop
 8007032:	371c      	adds	r7, #28
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	40012c00 	.word	0x40012c00
 8007040:	40013400 	.word	0x40013400
 8007044:	40014000 	.word	0x40014000
 8007048:	40014400 	.word	0x40014400
 800704c:	40014800 	.word	0x40014800

08007050 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007050:	b480      	push	{r7}
 8007052:	b087      	sub	sp, #28
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	f023 0210 	bic.w	r2, r3, #16
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	699b      	ldr	r3, [r3, #24]
 8007076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800707e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800708a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	021b      	lsls	r3, r3, #8
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	4313      	orrs	r3, r2
 8007096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	f023 0320 	bic.w	r3, r3, #32
 800709e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	011b      	lsls	r3, r3, #4
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a28      	ldr	r2, [pc, #160]	; (8007150 <TIM_OC2_SetConfig+0x100>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d003      	beq.n	80070bc <TIM_OC2_SetConfig+0x6c>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a27      	ldr	r2, [pc, #156]	; (8007154 <TIM_OC2_SetConfig+0x104>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d10d      	bne.n	80070d8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	011b      	lsls	r3, r3, #4
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a1d      	ldr	r2, [pc, #116]	; (8007150 <TIM_OC2_SetConfig+0x100>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00f      	beq.n	8007100 <TIM_OC2_SetConfig+0xb0>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a1c      	ldr	r2, [pc, #112]	; (8007154 <TIM_OC2_SetConfig+0x104>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d00b      	beq.n	8007100 <TIM_OC2_SetConfig+0xb0>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a1b      	ldr	r2, [pc, #108]	; (8007158 <TIM_OC2_SetConfig+0x108>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d007      	beq.n	8007100 <TIM_OC2_SetConfig+0xb0>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a1a      	ldr	r2, [pc, #104]	; (800715c <TIM_OC2_SetConfig+0x10c>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d003      	beq.n	8007100 <TIM_OC2_SetConfig+0xb0>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a19      	ldr	r2, [pc, #100]	; (8007160 <TIM_OC2_SetConfig+0x110>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d113      	bne.n	8007128 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007106:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800710e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	695b      	ldr	r3, [r3, #20]
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	4313      	orrs	r3, r2
 800711a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	4313      	orrs	r3, r2
 8007126:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	693a      	ldr	r2, [r7, #16]
 800712c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	621a      	str	r2, [r3, #32]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	40012c00 	.word	0x40012c00
 8007154:	40013400 	.word	0x40013400
 8007158:	40014000 	.word	0x40014000
 800715c:	40014400 	.word	0x40014400
 8007160:	40014800 	.word	0x40014800

08007164 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007164:	b480      	push	{r7}
 8007166:	b087      	sub	sp, #28
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a1b      	ldr	r3, [r3, #32]
 800717e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 0303 	bic.w	r3, r3, #3
 800719e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	021b      	lsls	r3, r3, #8
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a27      	ldr	r2, [pc, #156]	; (8007260 <TIM_OC3_SetConfig+0xfc>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d003      	beq.n	80071ce <TIM_OC3_SetConfig+0x6a>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a26      	ldr	r2, [pc, #152]	; (8007264 <TIM_OC3_SetConfig+0x100>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d10d      	bne.n	80071ea <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	021b      	lsls	r3, r3, #8
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071e8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a1c      	ldr	r2, [pc, #112]	; (8007260 <TIM_OC3_SetConfig+0xfc>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00f      	beq.n	8007212 <TIM_OC3_SetConfig+0xae>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a1b      	ldr	r2, [pc, #108]	; (8007264 <TIM_OC3_SetConfig+0x100>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00b      	beq.n	8007212 <TIM_OC3_SetConfig+0xae>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a1a      	ldr	r2, [pc, #104]	; (8007268 <TIM_OC3_SetConfig+0x104>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d007      	beq.n	8007212 <TIM_OC3_SetConfig+0xae>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a19      	ldr	r2, [pc, #100]	; (800726c <TIM_OC3_SetConfig+0x108>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d003      	beq.n	8007212 <TIM_OC3_SetConfig+0xae>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a18      	ldr	r2, [pc, #96]	; (8007270 <TIM_OC3_SetConfig+0x10c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d113      	bne.n	800723a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	011b      	lsls	r3, r3, #4
 8007228:	693a      	ldr	r2, [r7, #16]
 800722a:	4313      	orrs	r3, r2
 800722c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	011b      	lsls	r3, r3, #4
 8007234:	693a      	ldr	r2, [r7, #16]
 8007236:	4313      	orrs	r3, r2
 8007238:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	685a      	ldr	r2, [r3, #4]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	621a      	str	r2, [r3, #32]
}
 8007254:	bf00      	nop
 8007256:	371c      	adds	r7, #28
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr
 8007260:	40012c00 	.word	0x40012c00
 8007264:	40013400 	.word	0x40013400
 8007268:	40014000 	.word	0x40014000
 800726c:	40014400 	.word	0x40014400
 8007270:	40014800 	.word	0x40014800

08007274 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	69db      	ldr	r3, [r3, #28]
 800729a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	031b      	lsls	r3, r3, #12
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a18      	ldr	r2, [pc, #96]	; (8007334 <TIM_OC4_SetConfig+0xc0>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d00f      	beq.n	80072f8 <TIM_OC4_SetConfig+0x84>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a17      	ldr	r2, [pc, #92]	; (8007338 <TIM_OC4_SetConfig+0xc4>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d00b      	beq.n	80072f8 <TIM_OC4_SetConfig+0x84>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a16      	ldr	r2, [pc, #88]	; (800733c <TIM_OC4_SetConfig+0xc8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d007      	beq.n	80072f8 <TIM_OC4_SetConfig+0x84>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a15      	ldr	r2, [pc, #84]	; (8007340 <TIM_OC4_SetConfig+0xcc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d003      	beq.n	80072f8 <TIM_OC4_SetConfig+0x84>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a14      	ldr	r2, [pc, #80]	; (8007344 <TIM_OC4_SetConfig+0xd0>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d109      	bne.n	800730c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	695b      	ldr	r3, [r3, #20]
 8007304:	019b      	lsls	r3, r3, #6
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	4313      	orrs	r3, r2
 800730a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	621a      	str	r2, [r3, #32]
}
 8007326:	bf00      	nop
 8007328:	371c      	adds	r7, #28
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	40012c00 	.word	0x40012c00
 8007338:	40013400 	.word	0x40013400
 800733c:	40014000 	.word	0x40014000
 8007340:	40014400 	.word	0x40014400
 8007344:	40014800 	.word	0x40014800

08007348 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007348:	b480      	push	{r7}
 800734a:	b087      	sub	sp, #28
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a1b      	ldr	r3, [r3, #32]
 8007356:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a1b      	ldr	r3, [r3, #32]
 8007362:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800736e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800737a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	4313      	orrs	r3, r2
 8007384:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800738c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	041b      	lsls	r3, r3, #16
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	4313      	orrs	r3, r2
 8007398:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a17      	ldr	r2, [pc, #92]	; (80073fc <TIM_OC5_SetConfig+0xb4>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00f      	beq.n	80073c2 <TIM_OC5_SetConfig+0x7a>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a16      	ldr	r2, [pc, #88]	; (8007400 <TIM_OC5_SetConfig+0xb8>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d00b      	beq.n	80073c2 <TIM_OC5_SetConfig+0x7a>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a15      	ldr	r2, [pc, #84]	; (8007404 <TIM_OC5_SetConfig+0xbc>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d007      	beq.n	80073c2 <TIM_OC5_SetConfig+0x7a>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a14      	ldr	r2, [pc, #80]	; (8007408 <TIM_OC5_SetConfig+0xc0>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d003      	beq.n	80073c2 <TIM_OC5_SetConfig+0x7a>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a13      	ldr	r2, [pc, #76]	; (800740c <TIM_OC5_SetConfig+0xc4>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d109      	bne.n	80073d6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	695b      	ldr	r3, [r3, #20]
 80073ce:	021b      	lsls	r3, r3, #8
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	693a      	ldr	r2, [r7, #16]
 80073ee:	621a      	str	r2, [r3, #32]
}
 80073f0:	bf00      	nop
 80073f2:	371c      	adds	r7, #28
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	40012c00 	.word	0x40012c00
 8007400:	40013400 	.word	0x40013400
 8007404:	40014000 	.word	0x40014000
 8007408:	40014400 	.word	0x40014400
 800740c:	40014800 	.word	0x40014800

08007410 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800743e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	021b      	lsls	r3, r3, #8
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007456:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	051b      	lsls	r3, r3, #20
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	4313      	orrs	r3, r2
 8007462:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a18      	ldr	r2, [pc, #96]	; (80074c8 <TIM_OC6_SetConfig+0xb8>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00f      	beq.n	800748c <TIM_OC6_SetConfig+0x7c>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a17      	ldr	r2, [pc, #92]	; (80074cc <TIM_OC6_SetConfig+0xbc>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d00b      	beq.n	800748c <TIM_OC6_SetConfig+0x7c>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a16      	ldr	r2, [pc, #88]	; (80074d0 <TIM_OC6_SetConfig+0xc0>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d007      	beq.n	800748c <TIM_OC6_SetConfig+0x7c>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a15      	ldr	r2, [pc, #84]	; (80074d4 <TIM_OC6_SetConfig+0xc4>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d003      	beq.n	800748c <TIM_OC6_SetConfig+0x7c>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a14      	ldr	r2, [pc, #80]	; (80074d8 <TIM_OC6_SetConfig+0xc8>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d109      	bne.n	80074a0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007492:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	695b      	ldr	r3, [r3, #20]
 8007498:	029b      	lsls	r3, r3, #10
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	4313      	orrs	r3, r2
 800749e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	621a      	str	r2, [r3, #32]
}
 80074ba:	bf00      	nop
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	40012c00 	.word	0x40012c00
 80074cc:	40013400 	.word	0x40013400
 80074d0:	40014000 	.word	0x40014000
 80074d4:	40014400 	.word	0x40014400
 80074d8:	40014800 	.word	0x40014800

080074dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074dc:	b480      	push	{r7}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	f023 0201 	bic.w	r2, r3, #1
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	011b      	lsls	r3, r3, #4
 800750c:	693a      	ldr	r2, [r7, #16]
 800750e:	4313      	orrs	r3, r2
 8007510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f023 030a 	bic.w	r3, r3, #10
 8007518:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	4313      	orrs	r3, r2
 8007520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	621a      	str	r2, [r3, #32]
}
 800752e:	bf00      	nop
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800753a:	b480      	push	{r7}
 800753c:	b087      	sub	sp, #28
 800753e:	af00      	add	r7, sp, #0
 8007540:	60f8      	str	r0, [r7, #12]
 8007542:	60b9      	str	r1, [r7, #8]
 8007544:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6a1b      	ldr	r3, [r3, #32]
 800754a:	f023 0210 	bic.w	r2, r3, #16
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a1b      	ldr	r3, [r3, #32]
 800755c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007564:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	031b      	lsls	r3, r3, #12
 800756a:	697a      	ldr	r2, [r7, #20]
 800756c:	4313      	orrs	r3, r2
 800756e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007576:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	011b      	lsls	r3, r3, #4
 800757c:	693a      	ldr	r2, [r7, #16]
 800757e:	4313      	orrs	r3, r2
 8007580:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	693a      	ldr	r2, [r7, #16]
 800758c:	621a      	str	r2, [r3, #32]
}
 800758e:	bf00      	nop
 8007590:	371c      	adds	r7, #28
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800759a:	b480      	push	{r7}
 800759c:	b085      	sub	sp, #20
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075b2:	683a      	ldr	r2, [r7, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	f043 0307 	orr.w	r3, r3, #7
 80075bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	609a      	str	r2, [r3, #8]
}
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b087      	sub	sp, #28
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	021a      	lsls	r2, r3, #8
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	431a      	orrs	r2, r3
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	697a      	ldr	r2, [r7, #20]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	609a      	str	r2, [r3, #8]
}
 8007604:	bf00      	nop
 8007606:	371c      	adds	r7, #28
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f003 031f 	and.w	r3, r3, #31
 8007622:	2201      	movs	r2, #1
 8007624:	fa02 f303 	lsl.w	r3, r2, r3
 8007628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a1a      	ldr	r2, [r3, #32]
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	43db      	mvns	r3, r3
 8007632:	401a      	ands	r2, r3
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a1a      	ldr	r2, [r3, #32]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	f003 031f 	and.w	r3, r3, #31
 8007642:	6879      	ldr	r1, [r7, #4]
 8007644:	fa01 f303 	lsl.w	r3, r1, r3
 8007648:	431a      	orrs	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	621a      	str	r2, [r3, #32]
}
 800764e:	bf00      	nop
 8007650:	371c      	adds	r7, #28
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
	...

0800765c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800766c:	2b01      	cmp	r3, #1
 800766e:	d101      	bne.n	8007674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007670:	2302      	movs	r3, #2
 8007672:	e063      	b.n	800773c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a2b      	ldr	r2, [pc, #172]	; (8007748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d004      	beq.n	80076a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a2a      	ldr	r2, [pc, #168]	; (800774c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d108      	bne.n	80076ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80076ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a1b      	ldr	r2, [pc, #108]	; (8007748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d018      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e6:	d013      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a18      	ldr	r2, [pc, #96]	; (8007750 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d00e      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a17      	ldr	r2, [pc, #92]	; (8007754 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d009      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a12      	ldr	r2, [pc, #72]	; (800774c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d004      	beq.n	8007710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a13      	ldr	r2, [pc, #76]	; (8007758 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d10c      	bne.n	800772a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007716:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	68ba      	ldr	r2, [r7, #8]
 800771e:	4313      	orrs	r3, r2
 8007720:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	3714      	adds	r7, #20
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	40012c00 	.word	0x40012c00
 800774c:	40013400 	.word	0x40013400
 8007750:	40000400 	.word	0x40000400
 8007754:	40000800 	.word	0x40000800
 8007758:	40014000 	.word	0x40014000

0800775c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80077a8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80077ac:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3714      	adds	r7, #20
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80077c6:	b480      	push	{r7}
 80077c8:	b085      	sub	sp, #20
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80077ce:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80077d2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80077da:	b29a      	uxth	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	b29b      	uxth	r3, r3
 80077e0:	43db      	mvns	r3, r3
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	4013      	ands	r3, r2
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80077fc:	b084      	sub	sp, #16
 80077fe:	b480      	push	{r7}
 8007800:	b083      	sub	sp, #12
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
 8007806:	f107 0014 	add.w	r0, r7, #20
 800780a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	b004      	add	sp, #16
 800783c:	4770      	bx	lr
	...

08007840 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007840:	b480      	push	{r7}
 8007842:	b09d      	sub	sp, #116	; 0x74
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	881b      	ldrh	r3, [r3, #0]
 800785c:	b29b      	uxth	r3, r3
 800785e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007866:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	78db      	ldrb	r3, [r3, #3]
 800786e:	2b03      	cmp	r3, #3
 8007870:	d81f      	bhi.n	80078b2 <USB_ActivateEndpoint+0x72>
 8007872:	a201      	add	r2, pc, #4	; (adr r2, 8007878 <USB_ActivateEndpoint+0x38>)
 8007874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007878:	08007889 	.word	0x08007889
 800787c:	080078a5 	.word	0x080078a5
 8007880:	080078bb 	.word	0x080078bb
 8007884:	08007897 	.word	0x08007897
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007888:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800788c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007890:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007894:	e012      	b.n	80078bc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007896:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800789a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800789e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80078a2:	e00b      	b.n	80078bc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80078a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078ac:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80078b0:	e004      	b.n	80078bc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80078b8:	e000      	b.n	80078bc <USB_ActivateEndpoint+0x7c>
      break;
 80078ba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	441a      	add	r2, r3
 80078c6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078da:	b29b      	uxth	r3, r3
 80078dc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	881b      	ldrh	r3, [r3, #0]
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	b21b      	sxth	r3, r3
 80078ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078f6:	b21a      	sxth	r2, r3
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	b21b      	sxth	r3, r3
 80078fe:	4313      	orrs	r3, r2
 8007900:	b21b      	sxth	r3, r3
 8007902:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	441a      	add	r2, r3
 8007910:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007914:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007918:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800791c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007924:	b29b      	uxth	r3, r3
 8007926:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	7b1b      	ldrb	r3, [r3, #12]
 800792c:	2b00      	cmp	r3, #0
 800792e:	f040 8178 	bne.w	8007c22 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	785b      	ldrb	r3, [r3, #1]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 8084 	beq.w	8007a44 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	61bb      	str	r3, [r7, #24]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007946:	b29b      	uxth	r3, r3
 8007948:	461a      	mov	r2, r3
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	4413      	add	r3, r2
 800794e:	61bb      	str	r3, [r7, #24]
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	781b      	ldrb	r3, [r3, #0]
 8007954:	011a      	lsls	r2, r3, #4
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	4413      	add	r3, r2
 800795a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800795e:	617b      	str	r3, [r7, #20]
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	88db      	ldrh	r3, [r3, #6]
 8007964:	085b      	lsrs	r3, r3, #1
 8007966:	b29b      	uxth	r3, r3
 8007968:	005b      	lsls	r3, r3, #1
 800796a:	b29a      	uxth	r2, r3
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	881b      	ldrh	r3, [r3, #0]
 800797c:	827b      	strh	r3, [r7, #18]
 800797e:	8a7b      	ldrh	r3, [r7, #18]
 8007980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007984:	2b00      	cmp	r3, #0
 8007986:	d01b      	beq.n	80079c0 <USB_ActivateEndpoint+0x180>
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4413      	add	r3, r2
 8007992:	881b      	ldrh	r3, [r3, #0]
 8007994:	b29b      	uxth	r3, r3
 8007996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800799a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800799e:	823b      	strh	r3, [r7, #16]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	441a      	add	r2, r3
 80079aa:	8a3b      	ldrh	r3, [r7, #16]
 80079ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079bc:	b29b      	uxth	r3, r3
 80079be:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	78db      	ldrb	r3, [r3, #3]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d020      	beq.n	8007a0a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079de:	81bb      	strh	r3, [r7, #12]
 80079e0:	89bb      	ldrh	r3, [r7, #12]
 80079e2:	f083 0320 	eor.w	r3, r3, #32
 80079e6:	81bb      	strh	r3, [r7, #12]
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	441a      	add	r2, r3
 80079f2:	89bb      	ldrh	r3, [r7, #12]
 80079f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	8013      	strh	r3, [r2, #0]
 8007a08:	e2d5      	b.n	8007fb6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4413      	add	r3, r2
 8007a14:	881b      	ldrh	r3, [r3, #0]
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a20:	81fb      	strh	r3, [r7, #14]
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	441a      	add	r2, r3
 8007a2c:	89fb      	ldrh	r3, [r7, #14]
 8007a2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	8013      	strh	r3, [r2, #0]
 8007a42:	e2b8      	b.n	8007fb6 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	633b      	str	r3, [r7, #48]	; 0x30
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	461a      	mov	r2, r3
 8007a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a54:	4413      	add	r3, r2
 8007a56:	633b      	str	r3, [r7, #48]	; 0x30
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	011a      	lsls	r2, r3, #4
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	88db      	ldrh	r3, [r3, #6]
 8007a6c:	085b      	lsrs	r3, r3, #1
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	005b      	lsls	r3, r3, #1
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a76:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	461a      	mov	r2, r3
 8007a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a88:	4413      	add	r3, r2
 8007a8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	011a      	lsls	r2, r3, #4
 8007a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a94:	4413      	add	r3, r2
 8007a96:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9e:	881b      	ldrh	r3, [r3, #0]
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aa6:	b29a      	uxth	r2, r3
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	801a      	strh	r2, [r3, #0]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b3e      	cmp	r3, #62	; 0x3e
 8007ab2:	d91d      	bls.n	8007af0 <USB_ActivateEndpoint+0x2b0>
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	095b      	lsrs	r3, r3, #5
 8007aba:	66bb      	str	r3, [r7, #104]	; 0x68
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	f003 031f 	and.w	r3, r3, #31
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d102      	bne.n	8007ace <USB_ActivateEndpoint+0x28e>
 8007ac8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007aca:	3b01      	subs	r3, #1
 8007acc:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad0:	881b      	ldrh	r3, [r3, #0]
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	029b      	lsls	r3, r3, #10
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	4313      	orrs	r3, r2
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ae4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aec:	801a      	strh	r2, [r3, #0]
 8007aee:	e026      	b.n	8007b3e <USB_ActivateEndpoint+0x2fe>
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10a      	bne.n	8007b0e <USB_ActivateEndpoint+0x2ce>
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	881b      	ldrh	r3, [r3, #0]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0a:	801a      	strh	r2, [r3, #0]
 8007b0c:	e017      	b.n	8007b3e <USB_ActivateEndpoint+0x2fe>
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	085b      	lsrs	r3, r3, #1
 8007b14:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d002      	beq.n	8007b28 <USB_ActivateEndpoint+0x2e8>
 8007b22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b24:	3301      	adds	r3, #1
 8007b26:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b2a:	881b      	ldrh	r3, [r3, #0]
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	029b      	lsls	r3, r3, #10
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	4313      	orrs	r3, r2
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4413      	add	r3, r2
 8007b48:	881b      	ldrh	r3, [r3, #0]
 8007b4a:	847b      	strh	r3, [r7, #34]	; 0x22
 8007b4c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d01b      	beq.n	8007b8e <USB_ActivateEndpoint+0x34e>
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	881b      	ldrh	r3, [r3, #0]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6c:	843b      	strh	r3, [r7, #32]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	441a      	add	r2, r3
 8007b78:	8c3b      	ldrh	r3, [r7, #32]
 8007b7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d124      	bne.n	8007be0 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bac:	83bb      	strh	r3, [r7, #28]
 8007bae:	8bbb      	ldrh	r3, [r7, #28]
 8007bb0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007bb4:	83bb      	strh	r3, [r7, #28]
 8007bb6:	8bbb      	ldrh	r3, [r7, #28]
 8007bb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007bbc:	83bb      	strh	r3, [r7, #28]
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	441a      	add	r2, r3
 8007bc8:	8bbb      	ldrh	r3, [r7, #28]
 8007bca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	8013      	strh	r3, [r2, #0]
 8007bde:	e1ea      	b.n	8007fb6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	4413      	add	r3, r2
 8007bea:	881b      	ldrh	r3, [r3, #0]
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bf6:	83fb      	strh	r3, [r7, #30]
 8007bf8:	8bfb      	ldrh	r3, [r7, #30]
 8007bfa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007bfe:	83fb      	strh	r3, [r7, #30]
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	441a      	add	r2, r3
 8007c0a:	8bfb      	ldrh	r3, [r7, #30]
 8007c0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	8013      	strh	r3, [r2, #0]
 8007c20:	e1c9      	b.n	8007fb6 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	78db      	ldrb	r3, [r3, #3]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d11e      	bne.n	8007c68 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4413      	add	r3, r2
 8007c34:	881b      	ldrh	r3, [r3, #0]
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c40:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	781b      	ldrb	r3, [r3, #0]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	441a      	add	r2, r3
 8007c4e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007c52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c5a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	8013      	strh	r3, [r2, #0]
 8007c66:	e01d      	b.n	8007ca4 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	881b      	ldrh	r3, [r3, #0]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c7e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	441a      	add	r2, r3
 8007c8c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007c90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cb4:	4413      	add	r3, r2
 8007cb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	011a      	lsls	r2, r3, #4
 8007cbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cc0:	4413      	add	r3, r2
 8007cc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cc6:	65bb      	str	r3, [r7, #88]	; 0x58
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	891b      	ldrh	r3, [r3, #8]
 8007ccc:	085b      	lsrs	r3, r3, #1
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cd6:	801a      	strh	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	657b      	str	r3, [r7, #84]	; 0x54
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ce8:	4413      	add	r3, r2
 8007cea:	657b      	str	r3, [r7, #84]	; 0x54
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	011a      	lsls	r2, r3, #4
 8007cf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007cfa:	653b      	str	r3, [r7, #80]	; 0x50
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	895b      	ldrh	r3, [r3, #10]
 8007d00:	085b      	lsrs	r3, r3, #1
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	005b      	lsls	r3, r3, #1
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d0a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f040 8093 	bne.w	8007e3c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007d26:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01b      	beq.n	8007d6a <USB_ActivateEndpoint+0x52a>
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	881b      	ldrh	r3, [r3, #0]
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d48:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	441a      	add	r2, r3
 8007d54:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007d56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d5e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	4413      	add	r3, r2
 8007d74:	881b      	ldrh	r3, [r3, #0]
 8007d76:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007d78:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d01b      	beq.n	8007dba <USB_ActivateEndpoint+0x57a>
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4413      	add	r3, r2
 8007d8c:	881b      	ldrh	r3, [r3, #0]
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d98:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	441a      	add	r2, r3
 8007da4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007da6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007daa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007db2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	881b      	ldrh	r3, [r3, #0]
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dd0:	873b      	strh	r3, [r7, #56]	; 0x38
 8007dd2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007dd4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007dd8:	873b      	strh	r3, [r7, #56]	; 0x38
 8007dda:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007ddc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007de0:	873b      	strh	r3, [r7, #56]	; 0x38
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	441a      	add	r2, r3
 8007dec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007dee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007df2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007df6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	4413      	add	r3, r2
 8007e0c:	881b      	ldrh	r3, [r3, #0]
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e18:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	441a      	add	r2, r3
 8007e24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007e26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	8013      	strh	r3, [r2, #0]
 8007e3a:	e0bc      	b.n	8007fb6 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	4413      	add	r3, r2
 8007e46:	881b      	ldrh	r3, [r3, #0]
 8007e48:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8007e4c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007e50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d01d      	beq.n	8007e94 <USB_ActivateEndpoint+0x654>
 8007e58:	687a      	ldr	r2, [r7, #4]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	881b      	ldrh	r3, [r3, #0]
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e6e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	441a      	add	r2, r3
 8007e7c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007e80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	881b      	ldrh	r3, [r3, #0]
 8007ea0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007ea4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d01d      	beq.n	8007eec <USB_ActivateEndpoint+0x6ac>
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	4413      	add	r3, r2
 8007eba:	881b      	ldrh	r3, [r3, #0]
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ec6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	441a      	add	r2, r3
 8007ed4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007ed8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007edc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ee0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ee4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	78db      	ldrb	r3, [r3, #3]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d024      	beq.n	8007f3e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	881b      	ldrh	r3, [r3, #0]
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f0a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007f0e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007f12:	f083 0320 	eor.w	r3, r3, #32
 8007f16:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	441a      	add	r2, r3
 8007f24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007f28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	8013      	strh	r3, [r2, #0]
 8007f3c:	e01d      	b.n	8007f7a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	881b      	ldrh	r3, [r3, #0]
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f54:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	441a      	add	r2, r3
 8007f62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007f66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	4413      	add	r3, r2
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f90:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	441a      	add	r2, r3
 8007f9e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007fa2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fa6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007faa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007fb6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3774      	adds	r7, #116	; 0x74
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop

08007fc8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b08d      	sub	sp, #52	; 0x34
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	7b1b      	ldrb	r3, [r3, #12]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f040 808e 	bne.w	80080f8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	785b      	ldrb	r3, [r3, #1]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d044      	beq.n	800806e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	4413      	add	r3, r2
 8007fee:	881b      	ldrh	r3, [r3, #0]
 8007ff0:	81bb      	strh	r3, [r7, #12]
 8007ff2:	89bb      	ldrh	r3, [r7, #12]
 8007ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d01b      	beq.n	8008034 <USB_DeactivateEndpoint+0x6c>
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800800e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008012:	817b      	strh	r3, [r7, #10]
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	441a      	add	r2, r3
 800801e:	897b      	ldrh	r3, [r7, #10]
 8008020:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008024:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008028:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800802c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008030:	b29b      	uxth	r3, r3
 8008032:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29b      	uxth	r3, r3
 8008042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804a:	813b      	strh	r3, [r7, #8]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	441a      	add	r2, r3
 8008056:	893b      	ldrh	r3, [r7, #8]
 8008058:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800805c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008060:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008068:	b29b      	uxth	r3, r3
 800806a:	8013      	strh	r3, [r2, #0]
 800806c:	e192      	b.n	8008394 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	881b      	ldrh	r3, [r3, #0]
 800807a:	827b      	strh	r3, [r7, #18]
 800807c:	8a7b      	ldrh	r3, [r7, #18]
 800807e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d01b      	beq.n	80080be <USB_DeactivateEndpoint+0xf6>
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	b29b      	uxth	r3, r3
 8008094:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008098:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800809c:	823b      	strh	r3, [r7, #16]
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	441a      	add	r2, r3
 80080a8:	8a3b      	ldrh	r3, [r7, #16]
 80080aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4413      	add	r3, r2
 80080c8:	881b      	ldrh	r3, [r3, #0]
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080d4:	81fb      	strh	r3, [r7, #14]
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	441a      	add	r2, r3
 80080e0:	89fb      	ldrh	r3, [r7, #14]
 80080e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	8013      	strh	r3, [r2, #0]
 80080f6:	e14d      	b.n	8008394 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	785b      	ldrb	r3, [r3, #1]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f040 80a5 	bne.w	800824c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	4413      	add	r3, r2
 800810c:	881b      	ldrh	r3, [r3, #0]
 800810e:	843b      	strh	r3, [r7, #32]
 8008110:	8c3b      	ldrh	r3, [r7, #32]
 8008112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008116:	2b00      	cmp	r3, #0
 8008118:	d01b      	beq.n	8008152 <USB_DeactivateEndpoint+0x18a>
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	b29b      	uxth	r3, r3
 8008128:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800812c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008130:	83fb      	strh	r3, [r7, #30]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	441a      	add	r2, r3
 800813c:	8bfb      	ldrh	r3, [r7, #30]
 800813e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008142:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008146:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800814a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800814e:	b29b      	uxth	r3, r3
 8008150:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	83bb      	strh	r3, [r7, #28]
 8008160:	8bbb      	ldrh	r3, [r7, #28]
 8008162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008166:	2b00      	cmp	r3, #0
 8008168:	d01b      	beq.n	80081a2 <USB_DeactivateEndpoint+0x1da>
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	4413      	add	r3, r2
 8008174:	881b      	ldrh	r3, [r3, #0]
 8008176:	b29b      	uxth	r3, r3
 8008178:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800817c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008180:	837b      	strh	r3, [r7, #26]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	441a      	add	r2, r3
 800818c:	8b7b      	ldrh	r3, [r7, #26]
 800818e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008192:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800819a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800819e:	b29b      	uxth	r3, r3
 80081a0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4413      	add	r3, r2
 80081ac:	881b      	ldrh	r3, [r3, #0]
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081b8:	833b      	strh	r3, [r7, #24]
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	441a      	add	r2, r3
 80081c4:	8b3b      	ldrh	r3, [r7, #24]
 80081c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	4413      	add	r3, r2
 80081e4:	881b      	ldrh	r3, [r3, #0]
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081f0:	82fb      	strh	r3, [r7, #22]
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	441a      	add	r2, r3
 80081fc:	8afb      	ldrh	r3, [r7, #22]
 80081fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008202:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008206:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800820a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800820e:	b29b      	uxth	r3, r3
 8008210:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008228:	82bb      	strh	r3, [r7, #20]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	441a      	add	r2, r3
 8008234:	8abb      	ldrh	r3, [r7, #20]
 8008236:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800823a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800823e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008246:	b29b      	uxth	r3, r3
 8008248:	8013      	strh	r3, [r2, #0]
 800824a:	e0a3      	b.n	8008394 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800825a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800825c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d01b      	beq.n	800829c <USB_DeactivateEndpoint+0x2d4>
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	881b      	ldrh	r3, [r3, #0]
 8008270:	b29b      	uxth	r3, r3
 8008272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800827a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	441a      	add	r2, r3
 8008286:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008288:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800828c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008290:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008298:	b29b      	uxth	r3, r3
 800829a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	881b      	ldrh	r3, [r3, #0]
 80082a8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80082aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80082ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d01b      	beq.n	80082ec <USB_DeactivateEndpoint+0x324>
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4413      	add	r3, r2
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ca:	853b      	strh	r3, [r7, #40]	; 0x28
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	441a      	add	r2, r3
 80082d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	4413      	add	r3, r2
 80082f6:	881b      	ldrh	r3, [r3, #0]
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008302:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	441a      	add	r2, r3
 800830e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008310:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008314:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008318:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800831c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008320:	b29b      	uxth	r3, r3
 8008322:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	b29b      	uxth	r3, r3
 8008332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	441a      	add	r2, r3
 8008346:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008348:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800834c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008358:	b29b      	uxth	r3, r3
 800835a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4413      	add	r3, r2
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	b29b      	uxth	r3, r3
 800836a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800836e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008372:	847b      	strh	r3, [r7, #34]	; 0x22
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	441a      	add	r2, r3
 800837e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008380:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800838c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008390:	b29b      	uxth	r3, r3
 8008392:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3734      	adds	r7, #52	; 0x34
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr

080083a2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b0c2      	sub	sp, #264	; 0x108
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083b0:	6018      	str	r0, [r3, #0]
 80083b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083ba:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	785b      	ldrb	r3, [r3, #1]
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	f040 86b7 	bne.w	800913c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80083ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	699a      	ldr	r2, [r3, #24]
 80083da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d908      	bls.n	80083fc <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80083ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80083fa:	e007      	b.n	800840c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80083fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008400:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800840c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008410:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	7b1b      	ldrb	r3, [r3, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d13a      	bne.n	8008492 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800841c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008420:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6959      	ldr	r1, [r3, #20]
 8008428:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800842c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	88da      	ldrh	r2, [r3, #6]
 8008434:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008438:	b29b      	uxth	r3, r3
 800843a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800843e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008442:	6800      	ldr	r0, [r0, #0]
 8008444:	f001 fc8c 	bl	8009d60 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008448:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800844c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	613b      	str	r3, [r7, #16]
 8008454:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008458:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008462:	b29b      	uxth	r3, r3
 8008464:	461a      	mov	r2, r3
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	4413      	add	r3, r2
 800846a:	613b      	str	r3, [r7, #16]
 800846c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	011a      	lsls	r2, r3, #4
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	4413      	add	r3, r2
 800847e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008482:	60fb      	str	r3, [r7, #12]
 8008484:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	801a      	strh	r2, [r3, #0]
 800848e:	f000 be1f 	b.w	80090d0 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008492:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008496:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	78db      	ldrb	r3, [r3, #3]
 800849e:	2b02      	cmp	r3, #2
 80084a0:	f040 8462 	bne.w	8008d68 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80084a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	6a1a      	ldr	r2, [r3, #32]
 80084b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	429a      	cmp	r2, r3
 80084be:	f240 83df 	bls.w	8008c80 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80084c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	4413      	add	r3, r2
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	b29b      	uxth	r3, r3
 80084e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084e8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80084ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	441a      	add	r2, r3
 8008506:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800850a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800850e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008512:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800851a:	b29b      	uxth	r3, r3
 800851c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800851e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008522:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6a1a      	ldr	r2, [r3, #32]
 800852a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800852e:	1ad2      	subs	r2, r2, r3
 8008530:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008534:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800853c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008540:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800854a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	4413      	add	r3, r2
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	b29b      	uxth	r3, r3
 800855a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 81c7 	beq.w	80088f2 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008568:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	633b      	str	r3, [r7, #48]	; 0x30
 8008570:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008574:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	785b      	ldrb	r3, [r3, #1]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d177      	bne.n	8008670 <USB_EPStartXfer+0x2ce>
 8008580:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008584:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	62bb      	str	r3, [r7, #40]	; 0x28
 800858c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008590:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800859a:	b29b      	uxth	r3, r3
 800859c:	461a      	mov	r2, r3
 800859e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a0:	4413      	add	r3, r2
 80085a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80085a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	011a      	lsls	r2, r3, #4
 80085b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b4:	4413      	add	r3, r2
 80085b6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085ba:	627b      	str	r3, [r7, #36]	; 0x24
 80085bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085be:	881b      	ldrh	r3, [r3, #0]
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ca:	801a      	strh	r2, [r3, #0]
 80085cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085d0:	2b3e      	cmp	r3, #62	; 0x3e
 80085d2:	d921      	bls.n	8008618 <USB_EPStartXfer+0x276>
 80085d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085d8:	095b      	lsrs	r3, r3, #5
 80085da:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80085de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085e2:	f003 031f 	and.w	r3, r3, #31
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d104      	bne.n	80085f4 <USB_EPStartXfer+0x252>
 80085ea:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80085ee:	3b01      	subs	r3, #1
 80085f0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80085f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f6:	881b      	ldrh	r3, [r3, #0]
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80085fe:	b29b      	uxth	r3, r3
 8008600:	029b      	lsls	r3, r3, #10
 8008602:	b29b      	uxth	r3, r3
 8008604:	4313      	orrs	r3, r2
 8008606:	b29b      	uxth	r3, r3
 8008608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800860c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008610:	b29a      	uxth	r2, r3
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	801a      	strh	r2, [r3, #0]
 8008616:	e050      	b.n	80086ba <USB_EPStartXfer+0x318>
 8008618:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10a      	bne.n	8008636 <USB_EPStartXfer+0x294>
 8008620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008622:	881b      	ldrh	r3, [r3, #0]
 8008624:	b29b      	uxth	r3, r3
 8008626:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800862a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800862e:	b29a      	uxth	r2, r3
 8008630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008632:	801a      	strh	r2, [r3, #0]
 8008634:	e041      	b.n	80086ba <USB_EPStartXfer+0x318>
 8008636:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800863a:	085b      	lsrs	r3, r3, #1
 800863c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008640:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008644:	f003 0301 	and.w	r3, r3, #1
 8008648:	2b00      	cmp	r3, #0
 800864a:	d004      	beq.n	8008656 <USB_EPStartXfer+0x2b4>
 800864c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008650:	3301      	adds	r3, #1
 8008652:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008658:	881b      	ldrh	r3, [r3, #0]
 800865a:	b29a      	uxth	r2, r3
 800865c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008660:	b29b      	uxth	r3, r3
 8008662:	029b      	lsls	r3, r3, #10
 8008664:	b29b      	uxth	r3, r3
 8008666:	4313      	orrs	r3, r2
 8008668:	b29a      	uxth	r2, r3
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	801a      	strh	r2, [r3, #0]
 800866e:	e024      	b.n	80086ba <USB_EPStartXfer+0x318>
 8008670:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008674:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	785b      	ldrb	r3, [r3, #1]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d11c      	bne.n	80086ba <USB_EPStartXfer+0x318>
 8008680:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008684:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800868e:	b29b      	uxth	r3, r3
 8008690:	461a      	mov	r2, r3
 8008692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008694:	4413      	add	r3, r2
 8008696:	633b      	str	r3, [r7, #48]	; 0x30
 8008698:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800869c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	011a      	lsls	r2, r3, #4
 80086a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a8:	4413      	add	r3, r2
 80086aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	895b      	ldrh	r3, [r3, #10]
 80086c6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6959      	ldr	r1, [r3, #20]
 80086d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086da:	b29b      	uxth	r3, r3
 80086dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80086e0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80086e4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80086e8:	6800      	ldr	r0, [r0, #0]
 80086ea:	f001 fb39 	bl	8009d60 <USB_WritePMA>
            ep->xfer_buff += len;
 80086ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	695a      	ldr	r2, [r3, #20]
 80086fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086fe:	441a      	add	r2, r3
 8008700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800870c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008710:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6a1a      	ldr	r2, [r3, #32]
 8008718:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800871c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	429a      	cmp	r2, r3
 8008726:	d90f      	bls.n	8008748 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008728:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800872c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	6a1a      	ldr	r2, [r3, #32]
 8008734:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008738:	1ad2      	subs	r2, r2, r3
 800873a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800873e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	621a      	str	r2, [r3, #32]
 8008746:	e00e      	b.n	8008766 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008748:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800874c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6a1b      	ldr	r3, [r3, #32]
 8008754:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800875c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2200      	movs	r2, #0
 8008764:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800876a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	785b      	ldrb	r3, [r3, #1]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d177      	bne.n	8008866 <USB_EPStartXfer+0x4c4>
 8008776:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800877a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	61bb      	str	r3, [r7, #24]
 8008782:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008786:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008790:	b29b      	uxth	r3, r3
 8008792:	461a      	mov	r2, r3
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	4413      	add	r3, r2
 8008798:	61bb      	str	r3, [r7, #24]
 800879a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800879e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	011a      	lsls	r2, r3, #4
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	4413      	add	r3, r2
 80087ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80087b0:	617b      	str	r3, [r7, #20]
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	881b      	ldrh	r3, [r3, #0]
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087bc:	b29a      	uxth	r2, r3
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	801a      	strh	r2, [r3, #0]
 80087c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087c6:	2b3e      	cmp	r3, #62	; 0x3e
 80087c8:	d921      	bls.n	800880e <USB_EPStartXfer+0x46c>
 80087ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087ce:	095b      	lsrs	r3, r3, #5
 80087d0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80087d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087d8:	f003 031f 	and.w	r3, r3, #31
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d104      	bne.n	80087ea <USB_EPStartXfer+0x448>
 80087e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087e4:	3b01      	subs	r3, #1
 80087e6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	881b      	ldrh	r3, [r3, #0]
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	029b      	lsls	r3, r3, #10
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	4313      	orrs	r3, r2
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008806:	b29a      	uxth	r2, r3
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	801a      	strh	r2, [r3, #0]
 800880c:	e056      	b.n	80088bc <USB_EPStartXfer+0x51a>
 800880e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10a      	bne.n	800882c <USB_EPStartXfer+0x48a>
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	881b      	ldrh	r3, [r3, #0]
 800881a:	b29b      	uxth	r3, r3
 800881c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008820:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008824:	b29a      	uxth	r2, r3
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	801a      	strh	r2, [r3, #0]
 800882a:	e047      	b.n	80088bc <USB_EPStartXfer+0x51a>
 800882c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008830:	085b      	lsrs	r3, r3, #1
 8008832:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008836:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d004      	beq.n	800884c <USB_EPStartXfer+0x4aa>
 8008842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008846:	3301      	adds	r3, #1
 8008848:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	881b      	ldrh	r3, [r3, #0]
 8008850:	b29a      	uxth	r2, r3
 8008852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008856:	b29b      	uxth	r3, r3
 8008858:	029b      	lsls	r3, r3, #10
 800885a:	b29b      	uxth	r3, r3
 800885c:	4313      	orrs	r3, r2
 800885e:	b29a      	uxth	r2, r3
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	801a      	strh	r2, [r3, #0]
 8008864:	e02a      	b.n	80088bc <USB_EPStartXfer+0x51a>
 8008866:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800886a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	785b      	ldrb	r3, [r3, #1]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d122      	bne.n	80088bc <USB_EPStartXfer+0x51a>
 8008876:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800887a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	623b      	str	r3, [r7, #32]
 8008882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008886:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008890:	b29b      	uxth	r3, r3
 8008892:	461a      	mov	r2, r3
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	4413      	add	r3, r2
 8008898:	623b      	str	r3, [r7, #32]
 800889a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800889e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	011a      	lsls	r2, r3, #4
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	4413      	add	r3, r2
 80088ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80088b0:	61fb      	str	r3, [r7, #28]
 80088b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80088bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	891b      	ldrh	r3, [r3, #8]
 80088c8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6959      	ldr	r1, [r3, #20]
 80088d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088dc:	b29b      	uxth	r3, r3
 80088de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80088e2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80088e6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80088ea:	6800      	ldr	r0, [r0, #0]
 80088ec:	f001 fa38 	bl	8009d60 <USB_WritePMA>
 80088f0:	e3ee      	b.n	80090d0 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	785b      	ldrb	r3, [r3, #1]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d177      	bne.n	80089f2 <USB_EPStartXfer+0x650>
 8008902:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008906:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	64bb      	str	r3, [r7, #72]	; 0x48
 800890e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008912:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800891c:	b29b      	uxth	r3, r3
 800891e:	461a      	mov	r2, r3
 8008920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008922:	4413      	add	r3, r2
 8008924:	64bb      	str	r3, [r7, #72]	; 0x48
 8008926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800892a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	011a      	lsls	r2, r3, #4
 8008934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008936:	4413      	add	r3, r2
 8008938:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800893c:	647b      	str	r3, [r7, #68]	; 0x44
 800893e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008940:	881b      	ldrh	r3, [r3, #0]
 8008942:	b29b      	uxth	r3, r3
 8008944:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008948:	b29a      	uxth	r2, r3
 800894a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800894c:	801a      	strh	r2, [r3, #0]
 800894e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008952:	2b3e      	cmp	r3, #62	; 0x3e
 8008954:	d921      	bls.n	800899a <USB_EPStartXfer+0x5f8>
 8008956:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800895a:	095b      	lsrs	r3, r3, #5
 800895c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008960:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008964:	f003 031f 	and.w	r3, r3, #31
 8008968:	2b00      	cmp	r3, #0
 800896a:	d104      	bne.n	8008976 <USB_EPStartXfer+0x5d4>
 800896c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008970:	3b01      	subs	r3, #1
 8008972:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008976:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008978:	881b      	ldrh	r3, [r3, #0]
 800897a:	b29a      	uxth	r2, r3
 800897c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008980:	b29b      	uxth	r3, r3
 8008982:	029b      	lsls	r3, r3, #10
 8008984:	b29b      	uxth	r3, r3
 8008986:	4313      	orrs	r3, r2
 8008988:	b29b      	uxth	r3, r3
 800898a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800898e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008992:	b29a      	uxth	r2, r3
 8008994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008996:	801a      	strh	r2, [r3, #0]
 8008998:	e056      	b.n	8008a48 <USB_EPStartXfer+0x6a6>
 800899a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10a      	bne.n	80089b8 <USB_EPStartXfer+0x616>
 80089a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089a4:	881b      	ldrh	r3, [r3, #0]
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089b0:	b29a      	uxth	r2, r3
 80089b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089b4:	801a      	strh	r2, [r3, #0]
 80089b6:	e047      	b.n	8008a48 <USB_EPStartXfer+0x6a6>
 80089b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089bc:	085b      	lsrs	r3, r3, #1
 80089be:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80089c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d004      	beq.n	80089d8 <USB_EPStartXfer+0x636>
 80089ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80089d2:	3301      	adds	r3, #1
 80089d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80089d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089da:	881b      	ldrh	r3, [r3, #0]
 80089dc:	b29a      	uxth	r2, r3
 80089de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	029b      	lsls	r3, r3, #10
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	4313      	orrs	r3, r2
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089ee:	801a      	strh	r2, [r3, #0]
 80089f0:	e02a      	b.n	8008a48 <USB_EPStartXfer+0x6a6>
 80089f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d122      	bne.n	8008a48 <USB_EPStartXfer+0x6a6>
 8008a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a06:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	653b      	str	r3, [r7, #80]	; 0x50
 8008a0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	461a      	mov	r2, r3
 8008a20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a22:	4413      	add	r3, r2
 8008a24:	653b      	str	r3, [r7, #80]	; 0x50
 8008a26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	011a      	lsls	r2, r3, #4
 8008a34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a36:	4413      	add	r3, r2
 8008a38:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a46:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008a48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	891b      	ldrh	r3, [r3, #8]
 8008a54:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6959      	ldr	r1, [r3, #20]
 8008a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008a6e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008a72:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008a76:	6800      	ldr	r0, [r0, #0]
 8008a78:	f001 f972 	bl	8009d60 <USB_WritePMA>
            ep->xfer_buff += len;
 8008a7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695a      	ldr	r2, [r3, #20]
 8008a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a8c:	441a      	add	r2, r3
 8008a8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008a9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6a1a      	ldr	r2, [r3, #32]
 8008aa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d90f      	bls.n	8008ad6 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008ab6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6a1a      	ldr	r2, [r3, #32]
 8008ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ac6:	1ad2      	subs	r2, r2, r3
 8008ac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008acc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	621a      	str	r2, [r3, #32]
 8008ad4:	e00e      	b.n	8008af4 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008ad6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ada:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6a1b      	ldr	r3, [r3, #32]
 8008ae2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008ae6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2200      	movs	r2, #0
 8008af2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008af4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008af8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	643b      	str	r3, [r7, #64]	; 0x40
 8008b00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	785b      	ldrb	r3, [r3, #1]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d177      	bne.n	8008c00 <USB_EPStartXfer+0x85e>
 8008b10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b30:	4413      	add	r3, r2
 8008b32:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	011a      	lsls	r2, r3, #4
 8008b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b44:	4413      	add	r3, r2
 8008b46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b4a:	637b      	str	r3, [r7, #52]	; 0x34
 8008b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b4e:	881b      	ldrh	r3, [r3, #0]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b5a:	801a      	strh	r2, [r3, #0]
 8008b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b60:	2b3e      	cmp	r3, #62	; 0x3e
 8008b62:	d921      	bls.n	8008ba8 <USB_EPStartXfer+0x806>
 8008b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b68:	095b      	lsrs	r3, r3, #5
 8008b6a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b72:	f003 031f 	and.w	r3, r3, #31
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d104      	bne.n	8008b84 <USB_EPStartXfer+0x7e2>
 8008b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b86:	881b      	ldrh	r3, [r3, #0]
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	029b      	lsls	r3, r3, #10
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	4313      	orrs	r3, r2
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ba0:	b29a      	uxth	r2, r3
 8008ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba4:	801a      	strh	r2, [r3, #0]
 8008ba6:	e050      	b.n	8008c4a <USB_EPStartXfer+0x8a8>
 8008ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10a      	bne.n	8008bc6 <USB_EPStartXfer+0x824>
 8008bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bbe:	b29a      	uxth	r2, r3
 8008bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc2:	801a      	strh	r2, [r3, #0]
 8008bc4:	e041      	b.n	8008c4a <USB_EPStartXfer+0x8a8>
 8008bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bca:	085b      	lsrs	r3, r3, #1
 8008bcc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d004      	beq.n	8008be6 <USB_EPStartXfer+0x844>
 8008bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be0:	3301      	adds	r3, #1
 8008be2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	b29a      	uxth	r2, r3
 8008bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	029b      	lsls	r3, r3, #10
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	b29a      	uxth	r2, r3
 8008bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bfc:	801a      	strh	r2, [r3, #0]
 8008bfe:	e024      	b.n	8008c4a <USB_EPStartXfer+0x8a8>
 8008c00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	785b      	ldrb	r3, [r3, #1]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d11c      	bne.n	8008c4a <USB_EPStartXfer+0x8a8>
 8008c10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	461a      	mov	r2, r3
 8008c22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c24:	4413      	add	r3, r2
 8008c26:	643b      	str	r3, [r7, #64]	; 0x40
 8008c28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	011a      	lsls	r2, r3, #4
 8008c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c38:	4413      	add	r3, r2
 8008c3a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c44:	b29a      	uxth	r2, r3
 8008c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008c4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	895b      	ldrh	r3, [r3, #10]
 8008c56:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	6959      	ldr	r1, [r3, #20]
 8008c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008c70:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008c74:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008c78:	6800      	ldr	r0, [r0, #0]
 8008c7a:	f001 f871 	bl	8009d60 <USB_WritePMA>
 8008c7e:	e227      	b.n	80090d0 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008c80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008c90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	4413      	add	r3, r2
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008cba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	441a      	add	r2, r3
 8008cd4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8008cd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008cdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ce0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008cec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cf0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cfc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	461a      	mov	r2, r3
 8008d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d0c:	4413      	add	r3, r2
 8008d0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	011a      	lsls	r2, r3, #4
 8008d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d20:	4413      	add	r3, r2
 8008d22:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d26:	65bb      	str	r3, [r7, #88]	; 0x58
 8008d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d2c:	b29a      	uxth	r2, r3
 8008d2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d30:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008d32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	891b      	ldrh	r3, [r3, #8]
 8008d3e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	6959      	ldr	r1, [r3, #20]
 8008d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008d58:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008d5c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008d60:	6800      	ldr	r0, [r0, #0]
 8008d62:	f000 fffd 	bl	8009d60 <USB_WritePMA>
 8008d66:	e1b3      	b.n	80090d0 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008d68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	6a1a      	ldr	r2, [r3, #32]
 8008d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d78:	1ad2      	subs	r2, r2, r3
 8008d7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	4413      	add	r3, r2
 8008da0:	881b      	ldrh	r3, [r3, #0]
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f000 80c6 	beq.w	8008f3a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008dae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008db2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	673b      	str	r3, [r7, #112]	; 0x70
 8008dba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	785b      	ldrb	r3, [r3, #1]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d177      	bne.n	8008eba <USB_EPStartXfer+0xb18>
 8008dca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	461a      	mov	r2, r3
 8008de8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008dea:	4413      	add	r3, r2
 8008dec:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008df2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	011a      	lsls	r2, r3, #4
 8008dfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008dfe:	4413      	add	r3, r2
 8008e00:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008e04:	667b      	str	r3, [r7, #100]	; 0x64
 8008e06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e08:	881b      	ldrh	r3, [r3, #0]
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e14:	801a      	strh	r2, [r3, #0]
 8008e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e1a:	2b3e      	cmp	r3, #62	; 0x3e
 8008e1c:	d921      	bls.n	8008e62 <USB_EPStartXfer+0xac0>
 8008e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e22:	095b      	lsrs	r3, r3, #5
 8008e24:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e2c:	f003 031f 	and.w	r3, r3, #31
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d104      	bne.n	8008e3e <USB_EPStartXfer+0xa9c>
 8008e34:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e40:	881b      	ldrh	r3, [r3, #0]
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	029b      	lsls	r3, r3, #10
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e5e:	801a      	strh	r2, [r3, #0]
 8008e60:	e050      	b.n	8008f04 <USB_EPStartXfer+0xb62>
 8008e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d10a      	bne.n	8008e80 <USB_EPStartXfer+0xade>
 8008e6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e6c:	881b      	ldrh	r3, [r3, #0]
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e7c:	801a      	strh	r2, [r3, #0]
 8008e7e:	e041      	b.n	8008f04 <USB_EPStartXfer+0xb62>
 8008e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e84:	085b      	lsrs	r3, r3, #1
 8008e86:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e8e:	f003 0301 	and.w	r3, r3, #1
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d004      	beq.n	8008ea0 <USB_EPStartXfer+0xafe>
 8008e96:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008ea0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ea2:	881b      	ldrh	r3, [r3, #0]
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	029b      	lsls	r3, r3, #10
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	b29a      	uxth	r2, r3
 8008eb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008eb6:	801a      	strh	r2, [r3, #0]
 8008eb8:	e024      	b.n	8008f04 <USB_EPStartXfer+0xb62>
 8008eba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d11c      	bne.n	8008f04 <USB_EPStartXfer+0xb62>
 8008eca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ece:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	461a      	mov	r2, r3
 8008edc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ede:	4413      	add	r3, r2
 8008ee0:	673b      	str	r3, [r7, #112]	; 0x70
 8008ee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ee6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	011a      	lsls	r2, r3, #4
 8008ef0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ef2:	4413      	add	r3, r2
 8008ef4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f02:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008f04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	895b      	ldrh	r3, [r3, #10]
 8008f10:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	6959      	ldr	r1, [r3, #20]
 8008f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008f2a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008f2e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008f32:	6800      	ldr	r0, [r0, #0]
 8008f34:	f000 ff14 	bl	8009d60 <USB_WritePMA>
 8008f38:	e0ca      	b.n	80090d0 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	785b      	ldrb	r3, [r3, #1]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d177      	bne.n	800903a <USB_EPStartXfer+0xc98>
 8008f4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	461a      	mov	r2, r3
 8008f68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f6a:	4413      	add	r3, r2
 8008f6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	011a      	lsls	r2, r3, #4
 8008f7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f7e:	4413      	add	r3, r2
 8008f80:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008f84:	67bb      	str	r3, [r7, #120]	; 0x78
 8008f86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f88:	881b      	ldrh	r3, [r3, #0]
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f94:	801a      	strh	r2, [r3, #0]
 8008f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f9a:	2b3e      	cmp	r3, #62	; 0x3e
 8008f9c:	d921      	bls.n	8008fe2 <USB_EPStartXfer+0xc40>
 8008f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fa2:	095b      	lsrs	r3, r3, #5
 8008fa4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fac:	f003 031f 	and.w	r3, r3, #31
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d104      	bne.n	8008fbe <USB_EPStartXfer+0xc1c>
 8008fb4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008fb8:	3b01      	subs	r3, #1
 8008fba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008fbe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	b29a      	uxth	r2, r3
 8008fc4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	029b      	lsls	r3, r3, #10
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fda:	b29a      	uxth	r2, r3
 8008fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fde:	801a      	strh	r2, [r3, #0]
 8008fe0:	e05c      	b.n	800909c <USB_EPStartXfer+0xcfa>
 8008fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10a      	bne.n	8009000 <USB_EPStartXfer+0xc5e>
 8008fea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fec:	881b      	ldrh	r3, [r3, #0]
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ff8:	b29a      	uxth	r2, r3
 8008ffa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ffc:	801a      	strh	r2, [r3, #0]
 8008ffe:	e04d      	b.n	800909c <USB_EPStartXfer+0xcfa>
 8009000:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009004:	085b      	lsrs	r3, r3, #1
 8009006:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800900a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800900e:	f003 0301 	and.w	r3, r3, #1
 8009012:	2b00      	cmp	r3, #0
 8009014:	d004      	beq.n	8009020 <USB_EPStartXfer+0xc7e>
 8009016:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800901a:	3301      	adds	r3, #1
 800901c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009022:	881b      	ldrh	r3, [r3, #0]
 8009024:	b29a      	uxth	r2, r3
 8009026:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800902a:	b29b      	uxth	r3, r3
 800902c:	029b      	lsls	r3, r3, #10
 800902e:	b29b      	uxth	r3, r3
 8009030:	4313      	orrs	r3, r2
 8009032:	b29a      	uxth	r2, r3
 8009034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009036:	801a      	strh	r2, [r3, #0]
 8009038:	e030      	b.n	800909c <USB_EPStartXfer+0xcfa>
 800903a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800903e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	785b      	ldrb	r3, [r3, #1]
 8009046:	2b01      	cmp	r3, #1
 8009048:	d128      	bne.n	800909c <USB_EPStartXfer+0xcfa>
 800904a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800904e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800905c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009066:	b29b      	uxth	r3, r3
 8009068:	461a      	mov	r2, r3
 800906a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800906e:	4413      	add	r3, r2
 8009070:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009074:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009078:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	011a      	lsls	r2, r3, #4
 8009082:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009086:	4413      	add	r3, r2
 8009088:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800908c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009094:	b29a      	uxth	r2, r3
 8009096:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800909a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800909c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	891b      	ldrh	r3, [r3, #8]
 80090a8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	6959      	ldr	r1, [r3, #20]
 80090b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090bc:	b29b      	uxth	r3, r3
 80090be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80090c2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80090c6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80090ca:	6800      	ldr	r0, [r0, #0]
 80090cc:	f000 fe48 	bl	8009d60 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80090d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	4413      	add	r3, r2
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090f6:	817b      	strh	r3, [r7, #10]
 80090f8:	897b      	ldrh	r3, [r7, #10]
 80090fa:	f083 0310 	eor.w	r3, r3, #16
 80090fe:	817b      	strh	r3, [r7, #10]
 8009100:	897b      	ldrh	r3, [r7, #10]
 8009102:	f083 0320 	eor.w	r3, r3, #32
 8009106:	817b      	strh	r3, [r7, #10]
 8009108:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800910c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009116:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	441a      	add	r2, r3
 8009122:	897b      	ldrh	r3, [r7, #10]
 8009124:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009128:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800912c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009134:	b29b      	uxth	r3, r3
 8009136:	8013      	strh	r3, [r2, #0]
 8009138:	f000 bcde 	b.w	8009af8 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800913c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009140:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	7b1b      	ldrb	r3, [r3, #12]
 8009148:	2b00      	cmp	r3, #0
 800914a:	f040 80bb 	bne.w	80092c4 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800914e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009152:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699a      	ldr	r2, [r3, #24]
 800915a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800915e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	691b      	ldr	r3, [r3, #16]
 8009166:	429a      	cmp	r2, r3
 8009168:	d917      	bls.n	800919a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800916a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800916e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800917a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800917e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	699a      	ldr	r2, [r3, #24]
 8009186:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800918a:	1ad2      	subs	r2, r2, r3
 800918c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009190:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	619a      	str	r2, [r3, #24]
 8009198:	e00e      	b.n	80091b8 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800919a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800919e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 80091aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2200      	movs	r2, #0
 80091b6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80091b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	461a      	mov	r2, r3
 80091d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091dc:	4413      	add	r3, r2
 80091de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	011a      	lsls	r2, r3, #4
 80091f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091f4:	4413      	add	r3, r2
 80091f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80091fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	b29b      	uxth	r3, r3
 8009206:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800920a:	b29a      	uxth	r2, r3
 800920c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009210:	801a      	strh	r2, [r3, #0]
 8009212:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009216:	2b3e      	cmp	r3, #62	; 0x3e
 8009218:	d924      	bls.n	8009264 <USB_EPStartXfer+0xec2>
 800921a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800921e:	095b      	lsrs	r3, r3, #5
 8009220:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009224:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	2b00      	cmp	r3, #0
 800922e:	d104      	bne.n	800923a <USB_EPStartXfer+0xe98>
 8009230:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009234:	3b01      	subs	r3, #1
 8009236:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800923a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	b29a      	uxth	r2, r3
 8009242:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009246:	b29b      	uxth	r3, r3
 8009248:	029b      	lsls	r3, r3, #10
 800924a:	b29b      	uxth	r3, r3
 800924c:	4313      	orrs	r3, r2
 800924e:	b29b      	uxth	r3, r3
 8009250:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009254:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009258:	b29a      	uxth	r2, r3
 800925a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800925e:	801a      	strh	r2, [r3, #0]
 8009260:	f000 bc10 	b.w	8009a84 <USB_EPStartXfer+0x16e2>
 8009264:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009268:	2b00      	cmp	r3, #0
 800926a:	d10c      	bne.n	8009286 <USB_EPStartXfer+0xee4>
 800926c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009270:	881b      	ldrh	r3, [r3, #0]
 8009272:	b29b      	uxth	r3, r3
 8009274:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009278:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800927c:	b29a      	uxth	r2, r3
 800927e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009282:	801a      	strh	r2, [r3, #0]
 8009284:	e3fe      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
 8009286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800928a:	085b      	lsrs	r3, r3, #1
 800928c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009290:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009294:	f003 0301 	and.w	r3, r3, #1
 8009298:	2b00      	cmp	r3, #0
 800929a:	d004      	beq.n	80092a6 <USB_EPStartXfer+0xf04>
 800929c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80092a0:	3301      	adds	r3, #1
 80092a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80092a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	b29a      	uxth	r2, r3
 80092ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	029b      	lsls	r3, r3, #10
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	4313      	orrs	r3, r2
 80092ba:	b29a      	uxth	r2, r3
 80092bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092c0:	801a      	strh	r2, [r3, #0]
 80092c2:	e3df      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80092c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	78db      	ldrb	r3, [r3, #3]
 80092d0:	2b02      	cmp	r3, #2
 80092d2:	f040 8218 	bne.w	8009706 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80092d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	785b      	ldrb	r3, [r3, #1]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f040 809d 	bne.w	8009422 <USB_EPStartXfer+0x1080>
 80092e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80092f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009304:	b29b      	uxth	r3, r3
 8009306:	461a      	mov	r2, r3
 8009308:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800930c:	4413      	add	r3, r2
 800930e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009312:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009316:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	011a      	lsls	r2, r3, #4
 8009320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009324:	4413      	add	r3, r2
 8009326:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800932a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800932e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	b29b      	uxth	r3, r3
 8009336:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800933a:	b29a      	uxth	r2, r3
 800933c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009340:	801a      	strh	r2, [r3, #0]
 8009342:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009346:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	2b3e      	cmp	r3, #62	; 0x3e
 8009350:	d92b      	bls.n	80093aa <USB_EPStartXfer+0x1008>
 8009352:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009356:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	095b      	lsrs	r3, r3, #5
 8009360:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009368:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	f003 031f 	and.w	r3, r3, #31
 8009374:	2b00      	cmp	r3, #0
 8009376:	d104      	bne.n	8009382 <USB_EPStartXfer+0xfe0>
 8009378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800937c:	3b01      	subs	r3, #1
 800937e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009382:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009386:	881b      	ldrh	r3, [r3, #0]
 8009388:	b29a      	uxth	r2, r3
 800938a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800938e:	b29b      	uxth	r3, r3
 8009390:	029b      	lsls	r3, r3, #10
 8009392:	b29b      	uxth	r3, r3
 8009394:	4313      	orrs	r3, r2
 8009396:	b29b      	uxth	r3, r3
 8009398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800939c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093a6:	801a      	strh	r2, [r3, #0]
 80093a8:	e070      	b.n	800948c <USB_EPStartXfer+0x10ea>
 80093aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d10c      	bne.n	80093d4 <USB_EPStartXfer+0x1032>
 80093ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093be:	881b      	ldrh	r3, [r3, #0]
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093ca:	b29a      	uxth	r2, r3
 80093cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093d0:	801a      	strh	r2, [r3, #0]
 80093d2:	e05b      	b.n	800948c <USB_EPStartXfer+0x10ea>
 80093d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	691b      	ldr	r3, [r3, #16]
 80093e0:	085b      	lsrs	r3, r3, #1
 80093e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80093e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	691b      	ldr	r3, [r3, #16]
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d004      	beq.n	8009404 <USB_EPStartXfer+0x1062>
 80093fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093fe:	3301      	adds	r3, #1
 8009400:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009404:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	b29a      	uxth	r2, r3
 800940c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009410:	b29b      	uxth	r3, r3
 8009412:	029b      	lsls	r3, r3, #10
 8009414:	b29b      	uxth	r3, r3
 8009416:	4313      	orrs	r3, r2
 8009418:	b29a      	uxth	r2, r3
 800941a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800941e:	801a      	strh	r2, [r3, #0]
 8009420:	e034      	b.n	800948c <USB_EPStartXfer+0x10ea>
 8009422:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009426:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	785b      	ldrb	r3, [r3, #1]
 800942e:	2b01      	cmp	r3, #1
 8009430:	d12c      	bne.n	800948c <USB_EPStartXfer+0x10ea>
 8009432:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009436:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009440:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009444:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800944e:	b29b      	uxth	r3, r3
 8009450:	461a      	mov	r2, r3
 8009452:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009456:	4413      	add	r3, r2
 8009458:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800945c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	011a      	lsls	r2, r3, #4
 800946a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800946e:	4413      	add	r3, r2
 8009470:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009474:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800947c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	b29a      	uxth	r2, r3
 8009486:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800948a:	801a      	strh	r2, [r3, #0]
 800948c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009490:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800949a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800949e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	785b      	ldrb	r3, [r3, #1]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f040 809d 	bne.w	80095e6 <USB_EPStartXfer+0x1244>
 80094ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80094ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	461a      	mov	r2, r3
 80094cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80094d0:	4413      	add	r3, r2
 80094d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80094d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	011a      	lsls	r2, r3, #4
 80094e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80094e8:	4413      	add	r3, r2
 80094ea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80094ee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80094f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80094f6:	881b      	ldrh	r3, [r3, #0]
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094fe:	b29a      	uxth	r2, r3
 8009500:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009504:	801a      	strh	r2, [r3, #0]
 8009506:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800950a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	2b3e      	cmp	r3, #62	; 0x3e
 8009514:	d92b      	bls.n	800956e <USB_EPStartXfer+0x11cc>
 8009516:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800951a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	095b      	lsrs	r3, r3, #5
 8009524:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009528:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800952c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	691b      	ldr	r3, [r3, #16]
 8009534:	f003 031f 	and.w	r3, r3, #31
 8009538:	2b00      	cmp	r3, #0
 800953a:	d104      	bne.n	8009546 <USB_EPStartXfer+0x11a4>
 800953c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009540:	3b01      	subs	r3, #1
 8009542:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009546:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800954a:	881b      	ldrh	r3, [r3, #0]
 800954c:	b29a      	uxth	r2, r3
 800954e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009552:	b29b      	uxth	r3, r3
 8009554:	029b      	lsls	r3, r3, #10
 8009556:	b29b      	uxth	r3, r3
 8009558:	4313      	orrs	r3, r2
 800955a:	b29b      	uxth	r3, r3
 800955c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009564:	b29a      	uxth	r2, r3
 8009566:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800956a:	801a      	strh	r2, [r3, #0]
 800956c:	e069      	b.n	8009642 <USB_EPStartXfer+0x12a0>
 800956e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009572:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	691b      	ldr	r3, [r3, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d10c      	bne.n	8009598 <USB_EPStartXfer+0x11f6>
 800957e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	b29b      	uxth	r3, r3
 8009586:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800958a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800958e:	b29a      	uxth	r2, r3
 8009590:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009594:	801a      	strh	r2, [r3, #0]
 8009596:	e054      	b.n	8009642 <USB_EPStartXfer+0x12a0>
 8009598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800959c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	085b      	lsrs	r3, r3, #1
 80095a6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80095aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	f003 0301 	and.w	r3, r3, #1
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d004      	beq.n	80095c8 <USB_EPStartXfer+0x1226>
 80095be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095c2:	3301      	adds	r3, #1
 80095c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80095c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	b29a      	uxth	r2, r3
 80095d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	029b      	lsls	r3, r3, #10
 80095d8:	b29b      	uxth	r3, r3
 80095da:	4313      	orrs	r3, r2
 80095dc:	b29a      	uxth	r2, r3
 80095de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095e2:	801a      	strh	r2, [r3, #0]
 80095e4:	e02d      	b.n	8009642 <USB_EPStartXfer+0x12a0>
 80095e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	785b      	ldrb	r3, [r3, #1]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d125      	bne.n	8009642 <USB_EPStartXfer+0x12a0>
 80095f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009604:	b29b      	uxth	r3, r3
 8009606:	461a      	mov	r2, r3
 8009608:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800960c:	4413      	add	r3, r2
 800960e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009616:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	011a      	lsls	r2, r3, #4
 8009620:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009624:	4413      	add	r3, r2
 8009626:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800962a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800962e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009632:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	691b      	ldr	r3, [r3, #16]
 800963a:	b29a      	uxth	r2, r3
 800963c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009640:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009642:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009646:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	69db      	ldr	r3, [r3, #28]
 800964e:	2b00      	cmp	r3, #0
 8009650:	f000 8218 	beq.w	8009a84 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009658:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009662:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	781b      	ldrb	r3, [r3, #0]
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	4413      	add	r3, r2
 800966e:	881b      	ldrh	r3, [r3, #0]
 8009670:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009674:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800967c:	2b00      	cmp	r3, #0
 800967e:	d005      	beq.n	800968c <USB_EPStartXfer+0x12ea>
 8009680:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10d      	bne.n	80096a8 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800968c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009694:	2b00      	cmp	r3, #0
 8009696:	f040 81f5 	bne.w	8009a84 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800969a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800969e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f040 81ee 	bne.w	8009a84 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80096a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	4413      	add	r3, r2
 80096c2:	881b      	ldrh	r3, [r3, #0]
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096ce:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80096d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	441a      	add	r2, r3
 80096ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80096f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096fc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009700:	b29b      	uxth	r3, r3
 8009702:	8013      	strh	r3, [r2, #0]
 8009704:	e1be      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800970a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	78db      	ldrb	r3, [r3, #3]
 8009712:	2b01      	cmp	r3, #1
 8009714:	f040 81b4 	bne.w	8009a80 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009718:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800971c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	699a      	ldr	r2, [r3, #24]
 8009724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009728:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	429a      	cmp	r2, r3
 8009732:	d917      	bls.n	8009764 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009734:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009738:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8009744:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009748:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	699a      	ldr	r2, [r3, #24]
 8009750:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009754:	1ad2      	subs	r2, r2, r3
 8009756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800975a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	619a      	str	r2, [r3, #24]
 8009762:	e00e      	b.n	8009782 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009764:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009768:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	699b      	ldr	r3, [r3, #24]
 8009770:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8009774:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009778:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2200      	movs	r2, #0
 8009780:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009782:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009786:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	785b      	ldrb	r3, [r3, #1]
 800978e:	2b00      	cmp	r3, #0
 8009790:	f040 8085 	bne.w	800989e <USB_EPStartXfer+0x14fc>
 8009794:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009798:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80097a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	461a      	mov	r2, r3
 80097b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80097b8:	4413      	add	r3, r2
 80097ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80097be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	011a      	lsls	r2, r3, #4
 80097cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80097d0:	4413      	add	r3, r2
 80097d2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80097d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80097da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80097de:	881b      	ldrh	r3, [r3, #0]
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097e6:	b29a      	uxth	r2, r3
 80097e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80097ec:	801a      	strh	r2, [r3, #0]
 80097ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097f2:	2b3e      	cmp	r3, #62	; 0x3e
 80097f4:	d923      	bls.n	800983e <USB_EPStartXfer+0x149c>
 80097f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097fa:	095b      	lsrs	r3, r3, #5
 80097fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009800:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009804:	f003 031f 	and.w	r3, r3, #31
 8009808:	2b00      	cmp	r3, #0
 800980a:	d104      	bne.n	8009816 <USB_EPStartXfer+0x1474>
 800980c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009810:	3b01      	subs	r3, #1
 8009812:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009816:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800981a:	881b      	ldrh	r3, [r3, #0]
 800981c:	b29a      	uxth	r2, r3
 800981e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009822:	b29b      	uxth	r3, r3
 8009824:	029b      	lsls	r3, r3, #10
 8009826:	b29b      	uxth	r3, r3
 8009828:	4313      	orrs	r3, r2
 800982a:	b29b      	uxth	r3, r3
 800982c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009834:	b29a      	uxth	r2, r3
 8009836:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800983a:	801a      	strh	r2, [r3, #0]
 800983c:	e060      	b.n	8009900 <USB_EPStartXfer+0x155e>
 800983e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10c      	bne.n	8009860 <USB_EPStartXfer+0x14be>
 8009846:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800984a:	881b      	ldrh	r3, [r3, #0]
 800984c:	b29b      	uxth	r3, r3
 800984e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009852:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009856:	b29a      	uxth	r2, r3
 8009858:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800985c:	801a      	strh	r2, [r3, #0]
 800985e:	e04f      	b.n	8009900 <USB_EPStartXfer+0x155e>
 8009860:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009864:	085b      	lsrs	r3, r3, #1
 8009866:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800986a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	2b00      	cmp	r3, #0
 8009874:	d004      	beq.n	8009880 <USB_EPStartXfer+0x14de>
 8009876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800987a:	3301      	adds	r3, #1
 800987c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009880:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	b29a      	uxth	r2, r3
 8009888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800988c:	b29b      	uxth	r3, r3
 800988e:	029b      	lsls	r3, r3, #10
 8009890:	b29b      	uxth	r3, r3
 8009892:	4313      	orrs	r3, r2
 8009894:	b29a      	uxth	r2, r3
 8009896:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800989a:	801a      	strh	r2, [r3, #0]
 800989c:	e030      	b.n	8009900 <USB_EPStartXfer+0x155e>
 800989e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	785b      	ldrb	r3, [r3, #1]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d128      	bne.n	8009900 <USB_EPStartXfer+0x155e>
 80098ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80098bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	461a      	mov	r2, r3
 80098ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80098d2:	4413      	add	r3, r2
 80098d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80098d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	011a      	lsls	r2, r3, #4
 80098e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80098ea:	4413      	add	r3, r2
 80098ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80098f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80098fe:	801a      	strh	r2, [r3, #0]
 8009900:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009904:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800990e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009912:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	785b      	ldrb	r3, [r3, #1]
 800991a:	2b00      	cmp	r3, #0
 800991c:	f040 8085 	bne.w	8009a2a <USB_EPStartXfer+0x1688>
 8009920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009924:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800992e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009932:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800993c:	b29b      	uxth	r3, r3
 800993e:	461a      	mov	r2, r3
 8009940:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009944:	4413      	add	r3, r2
 8009946:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800994a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800994e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	011a      	lsls	r2, r3, #4
 8009958:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800995c:	4413      	add	r3, r2
 800995e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009962:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009966:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800996a:	881b      	ldrh	r3, [r3, #0]
 800996c:	b29b      	uxth	r3, r3
 800996e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009972:	b29a      	uxth	r2, r3
 8009974:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009978:	801a      	strh	r2, [r3, #0]
 800997a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800997e:	2b3e      	cmp	r3, #62	; 0x3e
 8009980:	d923      	bls.n	80099ca <USB_EPStartXfer+0x1628>
 8009982:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009986:	095b      	lsrs	r3, r3, #5
 8009988:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800998c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009990:	f003 031f 	and.w	r3, r3, #31
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <USB_EPStartXfer+0x1600>
 8009998:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800999c:	3b01      	subs	r3, #1
 800999e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80099a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099a6:	881b      	ldrh	r3, [r3, #0]
 80099a8:	b29a      	uxth	r2, r3
 80099aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80099ae:	b29b      	uxth	r3, r3
 80099b0:	029b      	lsls	r3, r3, #10
 80099b2:	b29b      	uxth	r3, r3
 80099b4:	4313      	orrs	r3, r2
 80099b6:	b29b      	uxth	r3, r3
 80099b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099c6:	801a      	strh	r2, [r3, #0]
 80099c8:	e05c      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
 80099ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10c      	bne.n	80099ec <USB_EPStartXfer+0x164a>
 80099d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099d6:	881b      	ldrh	r3, [r3, #0]
 80099d8:	b29b      	uxth	r3, r3
 80099da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099e2:	b29a      	uxth	r2, r3
 80099e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099e8:	801a      	strh	r2, [r3, #0]
 80099ea:	e04b      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
 80099ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099f0:	085b      	lsrs	r3, r3, #1
 80099f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80099f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d004      	beq.n	8009a0c <USB_EPStartXfer+0x166a>
 8009a02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a06:	3301      	adds	r3, #1
 8009a08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a10:	881b      	ldrh	r3, [r3, #0]
 8009a12:	b29a      	uxth	r2, r3
 8009a14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	029b      	lsls	r3, r3, #10
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	b29a      	uxth	r2, r3
 8009a22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a26:	801a      	strh	r2, [r3, #0]
 8009a28:	e02c      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
 8009a2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	785b      	ldrb	r3, [r3, #1]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d124      	bne.n	8009a84 <USB_EPStartXfer+0x16e2>
 8009a3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009a50:	4413      	add	r3, r2
 8009a52:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	011a      	lsls	r2, r3, #4
 8009a64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009a68:	4413      	add	r3, r2
 8009a6a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009a7c:	801a      	strh	r2, [r3, #0]
 8009a7e:	e001      	b.n	8009a84 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	e03a      	b.n	8009afa <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a88:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	881b      	ldrh	r3, [r3, #0]
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aaa:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009aae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009ab2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009ab6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009aba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009abe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ac2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009ac6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009aca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ad4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	441a      	add	r2, r3
 8009ae0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009ae4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ae8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009aec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b085      	sub	sp, #20
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	785b      	ldrb	r3, [r3, #1]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d020      	beq.n	8009b58 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	4413      	add	r3, r2
 8009b20:	881b      	ldrh	r3, [r3, #0]
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b2c:	81bb      	strh	r3, [r7, #12]
 8009b2e:	89bb      	ldrh	r3, [r7, #12]
 8009b30:	f083 0310 	eor.w	r3, r3, #16
 8009b34:	81bb      	strh	r3, [r7, #12]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	441a      	add	r2, r3
 8009b40:	89bb      	ldrh	r3, [r7, #12]
 8009b42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	8013      	strh	r3, [r2, #0]
 8009b56:	e01f      	b.n	8009b98 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	4413      	add	r3, r2
 8009b62:	881b      	ldrh	r3, [r3, #0]
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b6e:	81fb      	strh	r3, [r7, #14]
 8009b70:	89fb      	ldrh	r3, [r7, #14]
 8009b72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b76:	81fb      	strh	r3, [r7, #14]
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	441a      	add	r2, r3
 8009b82:	89fb      	ldrh	r3, [r7, #14]
 8009b84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3714      	adds	r7, #20
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr

08009ba6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ba6:	b480      	push	{r7}
 8009ba8:	b087      	sub	sp, #28
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
 8009bae:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	7b1b      	ldrb	r3, [r3, #12]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f040 809d 	bne.w	8009cf4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d04c      	beq.n	8009c5c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	4413      	add	r3, r2
 8009bcc:	881b      	ldrh	r3, [r3, #0]
 8009bce:	823b      	strh	r3, [r7, #16]
 8009bd0:	8a3b      	ldrh	r3, [r7, #16]
 8009bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d01b      	beq.n	8009c12 <USB_EPClearStall+0x6c>
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	4413      	add	r3, r2
 8009be4:	881b      	ldrh	r3, [r3, #0]
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bf0:	81fb      	strh	r3, [r7, #14]
 8009bf2:	687a      	ldr	r2, [r7, #4]
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	441a      	add	r2, r3
 8009bfc:	89fb      	ldrh	r3, [r7, #14]
 8009bfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c0a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009c0e:	b29b      	uxth	r3, r3
 8009c10:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	78db      	ldrb	r3, [r3, #3]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d06c      	beq.n	8009cf4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	4413      	add	r3, r2
 8009c24:	881b      	ldrh	r3, [r3, #0]
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c30:	81bb      	strh	r3, [r7, #12]
 8009c32:	89bb      	ldrh	r3, [r7, #12]
 8009c34:	f083 0320 	eor.w	r3, r3, #32
 8009c38:	81bb      	strh	r3, [r7, #12]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	441a      	add	r2, r3
 8009c44:	89bb      	ldrh	r3, [r7, #12]
 8009c46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	8013      	strh	r3, [r2, #0]
 8009c5a:	e04b      	b.n	8009cf4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	881b      	ldrh	r3, [r3, #0]
 8009c68:	82fb      	strh	r3, [r7, #22]
 8009c6a:	8afb      	ldrh	r3, [r7, #22]
 8009c6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d01b      	beq.n	8009cac <USB_EPClearStall+0x106>
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	881b      	ldrh	r3, [r3, #0]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c8a:	82bb      	strh	r3, [r7, #20]
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	441a      	add	r2, r3
 8009c96:	8abb      	ldrh	r3, [r7, #20]
 8009c98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ca0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	4413      	add	r3, r2
 8009cb6:	881b      	ldrh	r3, [r3, #0]
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cc2:	827b      	strh	r3, [r7, #18]
 8009cc4:	8a7b      	ldrh	r3, [r7, #18]
 8009cc6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009cca:	827b      	strh	r3, [r7, #18]
 8009ccc:	8a7b      	ldrh	r3, [r7, #18]
 8009cce:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009cd2:	827b      	strh	r3, [r7, #18]
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	441a      	add	r2, r3
 8009cde:	8a7b      	ldrh	r3, [r7, #18]
 8009ce0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ce4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ce8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	371c      	adds	r7, #28
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr

08009d02 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b083      	sub	sp, #12
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009d0e:	78fb      	ldrb	r3, [r7, #3]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d103      	bne.n	8009d1c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2280      	movs	r2, #128	; 0x80
 8009d18:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	370c      	adds	r7, #12
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b083      	sub	sp, #12
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b085      	sub	sp, #20
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009d52:	68fb      	ldr	r3, [r7, #12]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b08b      	sub	sp, #44	; 0x2c
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	4611      	mov	r1, r2
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	460b      	mov	r3, r1
 8009d70:	80fb      	strh	r3, [r7, #6]
 8009d72:	4613      	mov	r3, r2
 8009d74:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009d76:	88bb      	ldrh	r3, [r7, #4]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	085b      	lsrs	r3, r3, #1
 8009d7c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009d86:	88fb      	ldrh	r3, [r7, #6]
 8009d88:	005a      	lsls	r2, r3, #1
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d92:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009d94:	69bb      	ldr	r3, [r7, #24]
 8009d96:	627b      	str	r3, [r7, #36]	; 0x24
 8009d98:	e01e      	b.n	8009dd8 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009d9a:	69fb      	ldr	r3, [r7, #28]
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009da0:	69fb      	ldr	r3, [r7, #28]
 8009da2:	3301      	adds	r3, #1
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	021b      	lsls	r3, r3, #8
 8009da8:	b21a      	sxth	r2, r3
 8009daa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	b21b      	sxth	r3, r3
 8009db2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009db4:	6a3b      	ldr	r3, [r7, #32]
 8009db6:	8a7a      	ldrh	r2, [r7, #18]
 8009db8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009dba:	6a3b      	ldr	r3, [r7, #32]
 8009dbc:	3302      	adds	r3, #2
 8009dbe:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	3302      	adds	r3, #2
 8009dc4:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	3301      	adds	r3, #1
 8009dca:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1dd      	bne.n	8009d9a <USB_WritePMA+0x3a>
  }
}
 8009dde:	bf00      	nop
 8009de0:	bf00      	nop
 8009de2:	372c      	adds	r7, #44	; 0x2c
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b08b      	sub	sp, #44	; 0x2c
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	4611      	mov	r1, r2
 8009df8:	461a      	mov	r2, r3
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	80fb      	strh	r3, [r7, #6]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009e02:	88bb      	ldrh	r3, [r7, #4]
 8009e04:	085b      	lsrs	r3, r3, #1
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009e12:	88fb      	ldrh	r3, [r7, #6]
 8009e14:	005a      	lsls	r2, r3, #1
 8009e16:	697b      	ldr	r3, [r7, #20]
 8009e18:	4413      	add	r3, r2
 8009e1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e1e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	627b      	str	r3, [r7, #36]	; 0x24
 8009e24:	e01b      	b.n	8009e5e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009e26:	6a3b      	ldr	r3, [r7, #32]
 8009e28:	881b      	ldrh	r3, [r3, #0]
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009e2e:	6a3b      	ldr	r3, [r7, #32]
 8009e30:	3302      	adds	r3, #2
 8009e32:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	b2da      	uxtb	r2, r3
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	3301      	adds	r3, #1
 8009e40:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	0a1b      	lsrs	r3, r3, #8
 8009e46:	b2da      	uxtb	r2, r3
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	3301      	adds	r3, #1
 8009e50:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009e52:	6a3b      	ldr	r3, [r7, #32]
 8009e54:	3302      	adds	r3, #2
 8009e56:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8009e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1e0      	bne.n	8009e26 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009e64:	88bb      	ldrh	r3, [r7, #4]
 8009e66:	f003 0301 	and.w	r3, r3, #1
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d007      	beq.n	8009e80 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009e70:	6a3b      	ldr	r3, [r7, #32]
 8009e72:	881b      	ldrh	r3, [r3, #0]
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	701a      	strb	r2, [r3, #0]
  }
}
 8009e80:	bf00      	nop
 8009e82:	372c      	adds	r7, #44	; 0x2c
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	460b      	mov	r3, r1
 8009e96:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	7c1b      	ldrb	r3, [r3, #16]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d115      	bne.n	8009ed0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ea8:	2202      	movs	r2, #2
 8009eaa:	2181      	movs	r1, #129	; 0x81
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f001 feb8 	bl	800bc22 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009eb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ebc:	2202      	movs	r2, #2
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f001 feae 	bl	800bc22 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009ece:	e012      	b.n	8009ef6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ed0:	2340      	movs	r3, #64	; 0x40
 8009ed2:	2202      	movs	r2, #2
 8009ed4:	2181      	movs	r1, #129	; 0x81
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f001 fea3 	bl	800bc22 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009ee2:	2340      	movs	r3, #64	; 0x40
 8009ee4:	2202      	movs	r2, #2
 8009ee6:	2101      	movs	r1, #1
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f001 fe9a 	bl	800bc22 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009ef6:	2308      	movs	r3, #8
 8009ef8:	2203      	movs	r2, #3
 8009efa:	2182      	movs	r1, #130	; 0x82
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f001 fe90 	bl	800bc22 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2201      	movs	r2, #1
 8009f06:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009f08:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009f0c:	f001 ffb2 	bl	800be74 <USBD_static_malloc>
 8009f10:	4602      	mov	r2, r0
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d102      	bne.n	8009f28 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009f22:	2301      	movs	r3, #1
 8009f24:	73fb      	strb	r3, [r7, #15]
 8009f26:	e026      	b.n	8009f76 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f2e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2200      	movs	r2, #0
 8009f46:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	7c1b      	ldrb	r3, [r3, #16]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d109      	bne.n	8009f66 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f5c:	2101      	movs	r1, #1
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f001 ff51 	bl	800be06 <USBD_LL_PrepareReceive>
 8009f64:	e007      	b.n	8009f76 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f6c:	2340      	movs	r3, #64	; 0x40
 8009f6e:	2101      	movs	r1, #1
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f001 ff48 	bl	800be06 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3710      	adds	r7, #16
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	460b      	mov	r3, r1
 8009f8a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009f90:	2181      	movs	r1, #129	; 0x81
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f001 fe6b 	bl	800bc6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009f9e:	2101      	movs	r1, #1
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f001 fe64 	bl	800bc6e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009fae:	2182      	movs	r1, #130	; 0x82
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f001 fe5c 	bl	800bc6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00e      	beq.n	8009fe4 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f001 ff5a 	bl	800be90 <USBD_static_free>
    pdev->pClassData = NULL;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3710      	adds	r7, #16
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009fee:	b580      	push	{r7, lr}
 8009ff0:	b086      	sub	sp, #24
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
 8009ff6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ffe:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a000:	2300      	movs	r3, #0
 800a002:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a004:	2300      	movs	r3, #0
 800a006:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a008:	2300      	movs	r3, #0
 800a00a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a014:	2b00      	cmp	r3, #0
 800a016:	d039      	beq.n	800a08c <USBD_CDC_Setup+0x9e>
 800a018:	2b20      	cmp	r3, #32
 800a01a:	d17f      	bne.n	800a11c <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	88db      	ldrh	r3, [r3, #6]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d029      	beq.n	800a078 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	b25b      	sxtb	r3, r3
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	da11      	bge.n	800a052 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	683a      	ldr	r2, [r7, #0]
 800a038:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a03a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	88d2      	ldrh	r2, [r2, #6]
 800a040:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a042:	6939      	ldr	r1, [r7, #16]
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	88db      	ldrh	r3, [r3, #6]
 800a048:	461a      	mov	r2, r3
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f001 fa13 	bl	800b476 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a050:	e06b      	b.n	800a12a <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	785a      	ldrb	r2, [r3, #1]
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	88db      	ldrh	r3, [r3, #6]
 800a060:	b2da      	uxtb	r2, r3
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a068:	6939      	ldr	r1, [r7, #16]
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	88db      	ldrh	r3, [r3, #6]
 800a06e:	461a      	mov	r2, r3
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f001 fa2e 	bl	800b4d2 <USBD_CtlPrepareRx>
      break;
 800a076:	e058      	b.n	800a12a <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	683a      	ldr	r2, [r7, #0]
 800a082:	7850      	ldrb	r0, [r2, #1]
 800a084:	2200      	movs	r2, #0
 800a086:	6839      	ldr	r1, [r7, #0]
 800a088:	4798      	blx	r3
      break;
 800a08a:	e04e      	b.n	800a12a <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	785b      	ldrb	r3, [r3, #1]
 800a090:	2b0b      	cmp	r3, #11
 800a092:	d02e      	beq.n	800a0f2 <USBD_CDC_Setup+0x104>
 800a094:	2b0b      	cmp	r3, #11
 800a096:	dc38      	bgt.n	800a10a <USBD_CDC_Setup+0x11c>
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d002      	beq.n	800a0a2 <USBD_CDC_Setup+0xb4>
 800a09c:	2b0a      	cmp	r3, #10
 800a09e:	d014      	beq.n	800a0ca <USBD_CDC_Setup+0xdc>
 800a0a0:	e033      	b.n	800a10a <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0a8:	2b03      	cmp	r3, #3
 800a0aa:	d107      	bne.n	800a0bc <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a0ac:	f107 030c 	add.w	r3, r7, #12
 800a0b0:	2202      	movs	r2, #2
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f001 f9de 	bl	800b476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0ba:	e02e      	b.n	800a11a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a0bc:	6839      	ldr	r1, [r7, #0]
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f001 f96e 	bl	800b3a0 <USBD_CtlError>
            ret = USBD_FAIL;
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	75fb      	strb	r3, [r7, #23]
          break;
 800a0c8:	e027      	b.n	800a11a <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0d0:	2b03      	cmp	r3, #3
 800a0d2:	d107      	bne.n	800a0e4 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a0d4:	f107 030f 	add.w	r3, r7, #15
 800a0d8:	2201      	movs	r2, #1
 800a0da:	4619      	mov	r1, r3
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f001 f9ca 	bl	800b476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0e2:	e01a      	b.n	800a11a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a0e4:	6839      	ldr	r1, [r7, #0]
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f001 f95a 	bl	800b3a0 <USBD_CtlError>
            ret = USBD_FAIL;
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	75fb      	strb	r3, [r7, #23]
          break;
 800a0f0:	e013      	b.n	800a11a <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0f8:	2b03      	cmp	r3, #3
 800a0fa:	d00d      	beq.n	800a118 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a0fc:	6839      	ldr	r1, [r7, #0]
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f001 f94e 	bl	800b3a0 <USBD_CtlError>
            ret = USBD_FAIL;
 800a104:	2302      	movs	r3, #2
 800a106:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a108:	e006      	b.n	800a118 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a10a:	6839      	ldr	r1, [r7, #0]
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f001 f947 	bl	800b3a0 <USBD_CtlError>
          ret = USBD_FAIL;
 800a112:	2302      	movs	r3, #2
 800a114:	75fb      	strb	r3, [r7, #23]
          break;
 800a116:	e000      	b.n	800a11a <USBD_CDC_Setup+0x12c>
          break;
 800a118:	bf00      	nop
      }
      break;
 800a11a:	e006      	b.n	800a12a <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a11c:	6839      	ldr	r1, [r7, #0]
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f001 f93e 	bl	800b3a0 <USBD_CtlError>
      ret = USBD_FAIL;
 800a124:	2302      	movs	r3, #2
 800a126:	75fb      	strb	r3, [r7, #23]
      break;
 800a128:	bf00      	nop
  }

  return ret;
 800a12a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3718      	adds	r7, #24
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	460b      	mov	r3, r1
 800a13e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a146:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a14e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a156:	2b00      	cmp	r3, #0
 800a158:	d03a      	beq.n	800a1d0 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a15a:	78fa      	ldrb	r2, [r7, #3]
 800a15c:	6879      	ldr	r1, [r7, #4]
 800a15e:	4613      	mov	r3, r2
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4413      	add	r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	440b      	add	r3, r1
 800a168:	331c      	adds	r3, #28
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d029      	beq.n	800a1c4 <USBD_CDC_DataIn+0x90>
 800a170:	78fa      	ldrb	r2, [r7, #3]
 800a172:	6879      	ldr	r1, [r7, #4]
 800a174:	4613      	mov	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	440b      	add	r3, r1
 800a17e:	331c      	adds	r3, #28
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	78f9      	ldrb	r1, [r7, #3]
 800a184:	68b8      	ldr	r0, [r7, #8]
 800a186:	460b      	mov	r3, r1
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	440b      	add	r3, r1
 800a18c:	00db      	lsls	r3, r3, #3
 800a18e:	4403      	add	r3, r0
 800a190:	3338      	adds	r3, #56	; 0x38
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	fbb2 f1f3 	udiv	r1, r2, r3
 800a198:	fb01 f303 	mul.w	r3, r1, r3
 800a19c:	1ad3      	subs	r3, r2, r3
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d110      	bne.n	800a1c4 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a1a2:	78fa      	ldrb	r2, [r7, #3]
 800a1a4:	6879      	ldr	r1, [r7, #4]
 800a1a6:	4613      	mov	r3, r2
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	4413      	add	r3, r2
 800a1ac:	009b      	lsls	r3, r3, #2
 800a1ae:	440b      	add	r3, r1
 800a1b0:	331c      	adds	r3, #28
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a1b6:	78f9      	ldrb	r1, [r7, #3]
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f001 fdff 	bl	800bdc0 <USBD_LL_Transmit>
 800a1c2:	e003      	b.n	800a1cc <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	e000      	b.n	800a1d2 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a1d0:	2302      	movs	r3, #2
  }
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3710      	adds	r7, #16
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b084      	sub	sp, #16
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1ec:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a1ee:	78fb      	ldrb	r3, [r7, #3]
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f001 fe2a 	bl	800be4c <USBD_LL_GetRxDataSize>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00d      	beq.n	800a226 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a218:	68fa      	ldr	r2, [r7, #12]
 800a21a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a21e:	4611      	mov	r1, r2
 800a220:	4798      	blx	r3

    return USBD_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	e000      	b.n	800a228 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a226:	2302      	movs	r3, #2
  }
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a23e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a246:	2b00      	cmp	r3, #0
 800a248:	d015      	beq.n	800a276 <USBD_CDC_EP0_RxReady+0x46>
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a250:	2bff      	cmp	r3, #255	; 0xff
 800a252:	d010      	beq.n	800a276 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	68fa      	ldr	r2, [r7, #12]
 800a25e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a262:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a26a:	b292      	uxth	r2, r2
 800a26c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	22ff      	movs	r2, #255	; 0xff
 800a272:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a276:	2300      	movs	r3, #0
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2243      	movs	r2, #67	; 0x43
 800a28c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a28e:	4b03      	ldr	r3, [pc, #12]	; (800a29c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a290:	4618      	mov	r0, r3
 800a292:	370c      	adds	r7, #12
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	20000098 	.word	0x20000098

0800a2a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b083      	sub	sp, #12
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2243      	movs	r2, #67	; 0x43
 800a2ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a2ae:	4b03      	ldr	r3, [pc, #12]	; (800a2bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr
 800a2bc:	20000054 	.word	0x20000054

0800a2c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2243      	movs	r2, #67	; 0x43
 800a2cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a2ce:	4b03      	ldr	r3, [pc, #12]	; (800a2dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr
 800a2dc:	200000dc 	.word	0x200000dc

0800a2e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	220a      	movs	r2, #10
 800a2ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a2ee:	4b03      	ldr	r3, [pc, #12]	; (800a2fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr
 800a2fc:	20000010 	.word	0x20000010

0800a300 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a30a:	2302      	movs	r3, #2
 800a30c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d005      	beq.n	800a320 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a31c:	2300      	movs	r3, #0
 800a31e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a320:	7bfb      	ldrb	r3, [r7, #15]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3714      	adds	r7, #20
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a32e:	b480      	push	{r7}
 800a330:	b087      	sub	sp, #28
 800a332:	af00      	add	r7, sp, #0
 800a334:	60f8      	str	r0, [r7, #12]
 800a336:	60b9      	str	r1, [r7, #8]
 800a338:	4613      	mov	r3, r2
 800a33a:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a342:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	68ba      	ldr	r2, [r7, #8]
 800a348:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a34c:	88fa      	ldrh	r2, [r7, #6]
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a354:	2300      	movs	r3, #0
}
 800a356:	4618      	mov	r0, r3
 800a358:	371c      	adds	r7, #28
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr

0800a362 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a362:	b480      	push	{r7}
 800a364:	b085      	sub	sp, #20
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a372:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	683a      	ldr	r2, [r7, #0]
 800a378:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr

0800a38a <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b084      	sub	sp, #16
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a398:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d01c      	beq.n	800a3de <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d115      	bne.n	800a3da <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	2181      	movs	r1, #129	; 0x81
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f001 fcf5 	bl	800bdc0 <USBD_LL_Transmit>

      return USBD_OK;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	e002      	b.n	800a3e0 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e000      	b.n	800a3e0 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a3de:	2302      	movs	r3, #2
  }
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3710      	adds	r7, #16
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3f6:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d017      	beq.n	800a432 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	7c1b      	ldrb	r3, [r3, #16]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d109      	bne.n	800a41e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a410:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a414:	2101      	movs	r1, #1
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f001 fcf5 	bl	800be06 <USBD_LL_PrepareReceive>
 800a41c:	e007      	b.n	800a42e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a424:	2340      	movs	r3, #64	; 0x40
 800a426:	2101      	movs	r1, #1
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f001 fcec 	bl	800be06 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a42e:	2300      	movs	r3, #0
 800a430:	e000      	b.n	800a434 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a432:	2302      	movs	r3, #2
  }
}
 800a434:	4618      	mov	r0, r3
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	4613      	mov	r3, r2
 800a448:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d101      	bne.n	800a454 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a450:	2302      	movs	r3, #2
 800a452:	e01a      	b.n	800a48a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2200      	movs	r2, #0
 800a462:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d003      	beq.n	800a474 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	68ba      	ldr	r2, [r7, #8]
 800a470:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2201      	movs	r2, #1
 800a478:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	79fa      	ldrb	r2, [r7, #7]
 800a480:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f001 fb58 	bl	800bb38 <USBD_LL_Init>

  return USBD_OK;
 800a488:	2300      	movs	r3, #0
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3710      	adds	r7, #16
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}

0800a492 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a492:	b480      	push	{r7}
 800a494:	b085      	sub	sp, #20
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
 800a49a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a49c:	2300      	movs	r3, #0
 800a49e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d006      	beq.n	800a4b4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	683a      	ldr	r2, [r7, #0]
 800a4aa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	73fb      	strb	r3, [r7, #15]
 800a4b2:	e001      	b.n	800a4b8 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3714      	adds	r7, #20
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a4c6:	b580      	push	{r7, lr}
 800a4c8:	b082      	sub	sp, #8
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f001 fb8c 	bl	800bbec <USBD_LL_Start>

  return USBD_OK;
 800a4d4:	2300      	movs	r3, #0
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3708      	adds	r7, #8
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}

0800a4de <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a4de:	b480      	push	{r7}
 800a4e0:	b083      	sub	sp, #12
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b084      	sub	sp, #16
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a500:	2302      	movs	r3, #2
 800a502:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00c      	beq.n	800a528 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	78fa      	ldrb	r2, [r7, #3]
 800a518:	4611      	mov	r1, r2
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	4798      	blx	r3
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d101      	bne.n	800a528 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a524:	2300      	movs	r3, #0
 800a526:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a528:	7bfb      	ldrb	r3, [r7, #15]
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3710      	adds	r7, #16
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}

0800a532 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a532:	b580      	push	{r7, lr}
 800a534:	b082      	sub	sp, #8
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
 800a53a:	460b      	mov	r3, r1
 800a53c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	78fa      	ldrb	r2, [r7, #3]
 800a548:	4611      	mov	r1, r2
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	4798      	blx	r3

  return USBD_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a568:	6839      	ldr	r1, [r7, #0]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f000 fedb 	bl	800b326 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a57e:	461a      	mov	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a58c:	f003 031f 	and.w	r3, r3, #31
 800a590:	2b02      	cmp	r3, #2
 800a592:	d016      	beq.n	800a5c2 <USBD_LL_SetupStage+0x6a>
 800a594:	2b02      	cmp	r3, #2
 800a596:	d81c      	bhi.n	800a5d2 <USBD_LL_SetupStage+0x7a>
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d002      	beq.n	800a5a2 <USBD_LL_SetupStage+0x4a>
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d008      	beq.n	800a5b2 <USBD_LL_SetupStage+0x5a>
 800a5a0:	e017      	b.n	800a5d2 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 f9ce 	bl	800a94c <USBD_StdDevReq>
      break;
 800a5b0:	e01a      	b.n	800a5e8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fa30 	bl	800aa20 <USBD_StdItfReq>
      break;
 800a5c0:	e012      	b.n	800a5e8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 fa70 	bl	800aab0 <USBD_StdEPReq>
      break;
 800a5d0:	e00a      	b.n	800a5e8 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a5d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f001 fb63 	bl	800bcac <USBD_LL_StallEP>
      break;
 800a5e6:	bf00      	nop
  }

  return USBD_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a5f2:	b580      	push	{r7, lr}
 800a5f4:	b086      	sub	sp, #24
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	60f8      	str	r0, [r7, #12]
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	607a      	str	r2, [r7, #4]
 800a5fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a600:	7afb      	ldrb	r3, [r7, #11]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d14b      	bne.n	800a69e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a60c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a614:	2b03      	cmp	r3, #3
 800a616:	d134      	bne.n	800a682 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	68da      	ldr	r2, [r3, #12]
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	691b      	ldr	r3, [r3, #16]
 800a620:	429a      	cmp	r2, r3
 800a622:	d919      	bls.n	800a658 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	68da      	ldr	r2, [r3, #12]
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	1ad2      	subs	r2, r2, r3
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	68da      	ldr	r2, [r3, #12]
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d203      	bcs.n	800a646 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a642:	b29b      	uxth	r3, r3
 800a644:	e002      	b.n	800a64c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	461a      	mov	r2, r3
 800a64e:	6879      	ldr	r1, [r7, #4]
 800a650:	68f8      	ldr	r0, [r7, #12]
 800a652:	f000 ff5c 	bl	800b50e <USBD_CtlContinueRx>
 800a656:	e038      	b.n	800a6ca <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00a      	beq.n	800a67a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a66a:	2b03      	cmp	r3, #3
 800a66c:	d105      	bne.n	800a67a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	68f8      	ldr	r0, [r7, #12]
 800a678:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a67a:	68f8      	ldr	r0, [r7, #12]
 800a67c:	f000 ff59 	bl	800b532 <USBD_CtlSendStatus>
 800a680:	e023      	b.n	800a6ca <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a688:	2b05      	cmp	r3, #5
 800a68a:	d11e      	bne.n	800a6ca <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2200      	movs	r2, #0
 800a690:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a694:	2100      	movs	r1, #0
 800a696:	68f8      	ldr	r0, [r7, #12]
 800a698:	f001 fb08 	bl	800bcac <USBD_LL_StallEP>
 800a69c:	e015      	b.n	800a6ca <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00d      	beq.n	800a6c6 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a6b0:	2b03      	cmp	r3, #3
 800a6b2:	d108      	bne.n	800a6c6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	7afa      	ldrb	r2, [r7, #11]
 800a6be:	4611      	mov	r1, r2
 800a6c0:	68f8      	ldr	r0, [r7, #12]
 800a6c2:	4798      	blx	r3
 800a6c4:	e001      	b.n	800a6ca <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	e000      	b.n	800a6cc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3718      	adds	r7, #24
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b086      	sub	sp, #24
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	460b      	mov	r3, r1
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a6e2:	7afb      	ldrb	r3, [r7, #11]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d17f      	bne.n	800a7e8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	3314      	adds	r3, #20
 800a6ec:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	d15c      	bne.n	800a7b2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a6f8:	697b      	ldr	r3, [r7, #20]
 800a6fa:	68da      	ldr	r2, [r3, #12]
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	691b      	ldr	r3, [r3, #16]
 800a700:	429a      	cmp	r2, r3
 800a702:	d915      	bls.n	800a730 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	68da      	ldr	r2, [r3, #12]
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	1ad2      	subs	r2, r2, r3
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	b29b      	uxth	r3, r3
 800a718:	461a      	mov	r2, r3
 800a71a:	6879      	ldr	r1, [r7, #4]
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f000 fec6 	bl	800b4ae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a722:	2300      	movs	r3, #0
 800a724:	2200      	movs	r2, #0
 800a726:	2100      	movs	r1, #0
 800a728:	68f8      	ldr	r0, [r7, #12]
 800a72a:	f001 fb6c 	bl	800be06 <USBD_LL_PrepareReceive>
 800a72e:	e04e      	b.n	800a7ce <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	697a      	ldr	r2, [r7, #20]
 800a736:	6912      	ldr	r2, [r2, #16]
 800a738:	fbb3 f1f2 	udiv	r1, r3, r2
 800a73c:	fb01 f202 	mul.w	r2, r1, r2
 800a740:	1a9b      	subs	r3, r3, r2
 800a742:	2b00      	cmp	r3, #0
 800a744:	d11c      	bne.n	800a780 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	689a      	ldr	r2, [r3, #8]
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a74e:	429a      	cmp	r2, r3
 800a750:	d316      	bcc.n	800a780 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	689a      	ldr	r2, [r3, #8]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d20f      	bcs.n	800a780 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a760:	2200      	movs	r2, #0
 800a762:	2100      	movs	r1, #0
 800a764:	68f8      	ldr	r0, [r7, #12]
 800a766:	f000 fea2 	bl	800b4ae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2200      	movs	r2, #0
 800a76e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a772:	2300      	movs	r3, #0
 800a774:	2200      	movs	r2, #0
 800a776:	2100      	movs	r1, #0
 800a778:	68f8      	ldr	r0, [r7, #12]
 800a77a:	f001 fb44 	bl	800be06 <USBD_LL_PrepareReceive>
 800a77e:	e026      	b.n	800a7ce <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d00a      	beq.n	800a7a2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a792:	2b03      	cmp	r3, #3
 800a794:	d105      	bne.n	800a7a2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	68f8      	ldr	r0, [r7, #12]
 800a7a0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a7a2:	2180      	movs	r1, #128	; 0x80
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f001 fa81 	bl	800bcac <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a7aa:	68f8      	ldr	r0, [r7, #12]
 800a7ac:	f000 fed4 	bl	800b558 <USBD_CtlReceiveStatus>
 800a7b0:	e00d      	b.n	800a7ce <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a7b8:	2b04      	cmp	r3, #4
 800a7ba:	d004      	beq.n	800a7c6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d103      	bne.n	800a7ce <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a7c6:	2180      	movs	r1, #128	; 0x80
 800a7c8:	68f8      	ldr	r0, [r7, #12]
 800a7ca:	f001 fa6f 	bl	800bcac <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d11d      	bne.n	800a814 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a7d8:	68f8      	ldr	r0, [r7, #12]
 800a7da:	f7ff fe80 	bl	800a4de <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a7e6:	e015      	b.n	800a814 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7ee:	695b      	ldr	r3, [r3, #20]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d00d      	beq.n	800a810 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a7fa:	2b03      	cmp	r3, #3
 800a7fc:	d108      	bne.n	800a810 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a804:	695b      	ldr	r3, [r3, #20]
 800a806:	7afa      	ldrb	r2, [r7, #11]
 800a808:	4611      	mov	r1, r2
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	4798      	blx	r3
 800a80e:	e001      	b.n	800a814 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a810:	2302      	movs	r3, #2
 800a812:	e000      	b.n	800a816 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a814:	2300      	movs	r3, #0
}
 800a816:	4618      	mov	r0, r3
 800a818:	3718      	adds	r7, #24
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b082      	sub	sp, #8
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a826:	2340      	movs	r3, #64	; 0x40
 800a828:	2200      	movs	r2, #0
 800a82a:	2100      	movs	r1, #0
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f001 f9f8 	bl	800bc22 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2201      	movs	r2, #1
 800a836:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2240      	movs	r2, #64	; 0x40
 800a83e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a842:	2340      	movs	r3, #64	; 0x40
 800a844:	2200      	movs	r2, #0
 800a846:	2180      	movs	r1, #128	; 0x80
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f001 f9ea 	bl	800bc22 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2201      	movs	r2, #1
 800a852:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2240      	movs	r2, #64	; 0x40
 800a858:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2201      	movs	r2, #1
 800a85e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2200      	movs	r2, #0
 800a86e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d009      	beq.n	800a896 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	6852      	ldr	r2, [r2, #4]
 800a88e:	b2d2      	uxtb	r2, r2
 800a890:	4611      	mov	r1, r2
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
  }

  return USBD_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3708      	adds	r7, #8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	78fa      	ldrb	r2, [r7, #3]
 800a8b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2204      	movs	r2, #4
 800a8d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	370c      	adds	r7, #12
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr

0800a8ea <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a8ea:	b480      	push	{r7}
 800a8ec:	b083      	sub	sp, #12
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8f8:	2b04      	cmp	r3, #4
 800a8fa:	d105      	bne.n	800a908 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a908:	2300      	movs	r3, #0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	370c      	adds	r7, #12
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr

0800a916 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b082      	sub	sp, #8
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a924:	2b03      	cmp	r3, #3
 800a926:	d10b      	bne.n	800a940 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a92e:	69db      	ldr	r3, [r3, #28]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d005      	beq.n	800a940 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a93a:	69db      	ldr	r3, [r3, #28]
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a940:	2300      	movs	r3, #0
}
 800a942:	4618      	mov	r0, r3
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
	...

0800a94c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a956:	2300      	movs	r3, #0
 800a958:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a962:	2b40      	cmp	r3, #64	; 0x40
 800a964:	d005      	beq.n	800a972 <USBD_StdDevReq+0x26>
 800a966:	2b40      	cmp	r3, #64	; 0x40
 800a968:	d84f      	bhi.n	800aa0a <USBD_StdDevReq+0xbe>
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d009      	beq.n	800a982 <USBD_StdDevReq+0x36>
 800a96e:	2b20      	cmp	r3, #32
 800a970:	d14b      	bne.n	800aa0a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	6839      	ldr	r1, [r7, #0]
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	4798      	blx	r3
      break;
 800a980:	e048      	b.n	800aa14 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	785b      	ldrb	r3, [r3, #1]
 800a986:	2b09      	cmp	r3, #9
 800a988:	d839      	bhi.n	800a9fe <USBD_StdDevReq+0xb2>
 800a98a:	a201      	add	r2, pc, #4	; (adr r2, 800a990 <USBD_StdDevReq+0x44>)
 800a98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a990:	0800a9e1 	.word	0x0800a9e1
 800a994:	0800a9f5 	.word	0x0800a9f5
 800a998:	0800a9ff 	.word	0x0800a9ff
 800a99c:	0800a9eb 	.word	0x0800a9eb
 800a9a0:	0800a9ff 	.word	0x0800a9ff
 800a9a4:	0800a9c3 	.word	0x0800a9c3
 800a9a8:	0800a9b9 	.word	0x0800a9b9
 800a9ac:	0800a9ff 	.word	0x0800a9ff
 800a9b0:	0800a9d7 	.word	0x0800a9d7
 800a9b4:	0800a9cd 	.word	0x0800a9cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 f9dc 	bl	800ad78 <USBD_GetDescriptor>
          break;
 800a9c0:	e022      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a9c2:	6839      	ldr	r1, [r7, #0]
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fb3f 	bl	800b048 <USBD_SetAddress>
          break;
 800a9ca:	e01d      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a9cc:	6839      	ldr	r1, [r7, #0]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fb7e 	bl	800b0d0 <USBD_SetConfig>
          break;
 800a9d4:	e018      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9d6:	6839      	ldr	r1, [r7, #0]
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 fc07 	bl	800b1ec <USBD_GetConfig>
          break;
 800a9de:	e013      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9e0:	6839      	ldr	r1, [r7, #0]
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 fc37 	bl	800b256 <USBD_GetStatus>
          break;
 800a9e8:	e00e      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9ea:	6839      	ldr	r1, [r7, #0]
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f000 fc65 	bl	800b2bc <USBD_SetFeature>
          break;
 800a9f2:	e009      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a9f4:	6839      	ldr	r1, [r7, #0]
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 fc74 	bl	800b2e4 <USBD_ClrFeature>
          break;
 800a9fc:	e004      	b.n	800aa08 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a9fe:	6839      	ldr	r1, [r7, #0]
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fccd 	bl	800b3a0 <USBD_CtlError>
          break;
 800aa06:	bf00      	nop
      }
      break;
 800aa08:	e004      	b.n	800aa14 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800aa0a:	6839      	ldr	r1, [r7, #0]
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 fcc7 	bl	800b3a0 <USBD_CtlError>
      break;
 800aa12:	bf00      	nop
  }

  return ret;
 800aa14:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop

0800aa20 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b084      	sub	sp, #16
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa36:	2b40      	cmp	r3, #64	; 0x40
 800aa38:	d005      	beq.n	800aa46 <USBD_StdItfReq+0x26>
 800aa3a:	2b40      	cmp	r3, #64	; 0x40
 800aa3c:	d82e      	bhi.n	800aa9c <USBD_StdItfReq+0x7c>
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <USBD_StdItfReq+0x26>
 800aa42:	2b20      	cmp	r3, #32
 800aa44:	d12a      	bne.n	800aa9c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa4c:	3b01      	subs	r3, #1
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d81d      	bhi.n	800aa8e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	889b      	ldrh	r3, [r3, #4]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d813      	bhi.n	800aa84 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	6839      	ldr	r1, [r7, #0]
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	4798      	blx	r3
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	88db      	ldrh	r3, [r3, #6]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d110      	bne.n	800aa98 <USBD_StdItfReq+0x78>
 800aa76:	7bfb      	ldrb	r3, [r7, #15]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d10d      	bne.n	800aa98 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fd58 	bl	800b532 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa82:	e009      	b.n	800aa98 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800aa84:	6839      	ldr	r1, [r7, #0]
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fc8a 	bl	800b3a0 <USBD_CtlError>
          break;
 800aa8c:	e004      	b.n	800aa98 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800aa8e:	6839      	ldr	r1, [r7, #0]
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 fc85 	bl	800b3a0 <USBD_CtlError>
          break;
 800aa96:	e000      	b.n	800aa9a <USBD_StdItfReq+0x7a>
          break;
 800aa98:	bf00      	nop
      }
      break;
 800aa9a:	e004      	b.n	800aaa6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800aa9c:	6839      	ldr	r1, [r7, #0]
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f000 fc7e 	bl	800b3a0 <USBD_CtlError>
      break;
 800aaa4:	bf00      	nop
  }

  return USBD_OK;
 800aaa6:	2300      	movs	r3, #0
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3710      	adds	r7, #16
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b084      	sub	sp, #16
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
 800aab8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	889b      	ldrh	r3, [r3, #4]
 800aac2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aacc:	2b40      	cmp	r3, #64	; 0x40
 800aace:	d007      	beq.n	800aae0 <USBD_StdEPReq+0x30>
 800aad0:	2b40      	cmp	r3, #64	; 0x40
 800aad2:	f200 8146 	bhi.w	800ad62 <USBD_StdEPReq+0x2b2>
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00a      	beq.n	800aaf0 <USBD_StdEPReq+0x40>
 800aada:	2b20      	cmp	r3, #32
 800aadc:	f040 8141 	bne.w	800ad62 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aae6:	689b      	ldr	r3, [r3, #8]
 800aae8:	6839      	ldr	r1, [r7, #0]
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	4798      	blx	r3
      break;
 800aaee:	e13d      	b.n	800ad6c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aaf8:	2b20      	cmp	r3, #32
 800aafa:	d10a      	bne.n	800ab12 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	6839      	ldr	r1, [r7, #0]
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	4798      	blx	r3
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
 800ab10:	e12d      	b.n	800ad6e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	785b      	ldrb	r3, [r3, #1]
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	d007      	beq.n	800ab2a <USBD_StdEPReq+0x7a>
 800ab1a:	2b03      	cmp	r3, #3
 800ab1c:	f300 811b 	bgt.w	800ad56 <USBD_StdEPReq+0x2a6>
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d072      	beq.n	800ac0a <USBD_StdEPReq+0x15a>
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d03a      	beq.n	800ab9e <USBD_StdEPReq+0xee>
 800ab28:	e115      	b.n	800ad56 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab30:	2b02      	cmp	r3, #2
 800ab32:	d002      	beq.n	800ab3a <USBD_StdEPReq+0x8a>
 800ab34:	2b03      	cmp	r3, #3
 800ab36:	d015      	beq.n	800ab64 <USBD_StdEPReq+0xb4>
 800ab38:	e02b      	b.n	800ab92 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab3a:	7bbb      	ldrb	r3, [r7, #14]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00c      	beq.n	800ab5a <USBD_StdEPReq+0xaa>
 800ab40:	7bbb      	ldrb	r3, [r7, #14]
 800ab42:	2b80      	cmp	r3, #128	; 0x80
 800ab44:	d009      	beq.n	800ab5a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ab46:	7bbb      	ldrb	r3, [r7, #14]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f001 f8ae 	bl	800bcac <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ab50:	2180      	movs	r1, #128	; 0x80
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f001 f8aa 	bl	800bcac <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab58:	e020      	b.n	800ab9c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ab5a:	6839      	ldr	r1, [r7, #0]
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 fc1f 	bl	800b3a0 <USBD_CtlError>
              break;
 800ab62:	e01b      	b.n	800ab9c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	885b      	ldrh	r3, [r3, #2]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10e      	bne.n	800ab8a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00b      	beq.n	800ab8a <USBD_StdEPReq+0xda>
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
 800ab74:	2b80      	cmp	r3, #128	; 0x80
 800ab76:	d008      	beq.n	800ab8a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	88db      	ldrh	r3, [r3, #6]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d104      	bne.n	800ab8a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ab80:	7bbb      	ldrb	r3, [r7, #14]
 800ab82:	4619      	mov	r1, r3
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f001 f891 	bl	800bcac <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 fcd1 	bl	800b532 <USBD_CtlSendStatus>

              break;
 800ab90:	e004      	b.n	800ab9c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800ab92:	6839      	ldr	r1, [r7, #0]
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fc03 	bl	800b3a0 <USBD_CtlError>
              break;
 800ab9a:	bf00      	nop
          }
          break;
 800ab9c:	e0e0      	b.n	800ad60 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	d002      	beq.n	800abae <USBD_StdEPReq+0xfe>
 800aba8:	2b03      	cmp	r3, #3
 800abaa:	d015      	beq.n	800abd8 <USBD_StdEPReq+0x128>
 800abac:	e026      	b.n	800abfc <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abae:	7bbb      	ldrb	r3, [r7, #14]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00c      	beq.n	800abce <USBD_StdEPReq+0x11e>
 800abb4:	7bbb      	ldrb	r3, [r7, #14]
 800abb6:	2b80      	cmp	r3, #128	; 0x80
 800abb8:	d009      	beq.n	800abce <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800abba:	7bbb      	ldrb	r3, [r7, #14]
 800abbc:	4619      	mov	r1, r3
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f001 f874 	bl	800bcac <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800abc4:	2180      	movs	r1, #128	; 0x80
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f001 f870 	bl	800bcac <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abcc:	e01c      	b.n	800ac08 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800abce:	6839      	ldr	r1, [r7, #0]
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f000 fbe5 	bl	800b3a0 <USBD_CtlError>
              break;
 800abd6:	e017      	b.n	800ac08 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	885b      	ldrh	r3, [r3, #2]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d112      	bne.n	800ac06 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800abe0:	7bbb      	ldrb	r3, [r7, #14]
 800abe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d004      	beq.n	800abf4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800abea:	7bbb      	ldrb	r3, [r7, #14]
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f001 f87b 	bl	800bcea <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 fc9c 	bl	800b532 <USBD_CtlSendStatus>
              }
              break;
 800abfa:	e004      	b.n	800ac06 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800abfc:	6839      	ldr	r1, [r7, #0]
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 fbce 	bl	800b3a0 <USBD_CtlError>
              break;
 800ac04:	e000      	b.n	800ac08 <USBD_StdEPReq+0x158>
              break;
 800ac06:	bf00      	nop
          }
          break;
 800ac08:	e0aa      	b.n	800ad60 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac10:	2b02      	cmp	r3, #2
 800ac12:	d002      	beq.n	800ac1a <USBD_StdEPReq+0x16a>
 800ac14:	2b03      	cmp	r3, #3
 800ac16:	d032      	beq.n	800ac7e <USBD_StdEPReq+0x1ce>
 800ac18:	e097      	b.n	800ad4a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac1a:	7bbb      	ldrb	r3, [r7, #14]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d007      	beq.n	800ac30 <USBD_StdEPReq+0x180>
 800ac20:	7bbb      	ldrb	r3, [r7, #14]
 800ac22:	2b80      	cmp	r3, #128	; 0x80
 800ac24:	d004      	beq.n	800ac30 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ac26:	6839      	ldr	r1, [r7, #0]
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fbb9 	bl	800b3a0 <USBD_CtlError>
                break;
 800ac2e:	e091      	b.n	800ad54 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	da0b      	bge.n	800ac50 <USBD_StdEPReq+0x1a0>
 800ac38:	7bbb      	ldrb	r3, [r7, #14]
 800ac3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ac3e:	4613      	mov	r3, r2
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	3310      	adds	r3, #16
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	3304      	adds	r3, #4
 800ac4e:	e00b      	b.n	800ac68 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac50:	7bbb      	ldrb	r3, [r7, #14]
 800ac52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	4413      	add	r3, r2
 800ac66:	3304      	adds	r3, #4
 800ac68:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2202      	movs	r2, #2
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 fbfd 	bl	800b476 <USBD_CtlSendData>
              break;
 800ac7c:	e06a      	b.n	800ad54 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	da11      	bge.n	800acaa <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac86:	7bbb      	ldrb	r3, [r7, #14]
 800ac88:	f003 020f 	and.w	r2, r3, #15
 800ac8c:	6879      	ldr	r1, [r7, #4]
 800ac8e:	4613      	mov	r3, r2
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	4413      	add	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	440b      	add	r3, r1
 800ac98:	3318      	adds	r3, #24
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d117      	bne.n	800acd0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800aca0:	6839      	ldr	r1, [r7, #0]
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 fb7c 	bl	800b3a0 <USBD_CtlError>
                  break;
 800aca8:	e054      	b.n	800ad54 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acaa:	7bbb      	ldrb	r3, [r7, #14]
 800acac:	f003 020f 	and.w	r2, r3, #15
 800acb0:	6879      	ldr	r1, [r7, #4]
 800acb2:	4613      	mov	r3, r2
 800acb4:	009b      	lsls	r3, r3, #2
 800acb6:	4413      	add	r3, r2
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	440b      	add	r3, r1
 800acbc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d104      	bne.n	800acd0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fb69 	bl	800b3a0 <USBD_CtlError>
                  break;
 800acce:	e041      	b.n	800ad54 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	da0b      	bge.n	800acf0 <USBD_StdEPReq+0x240>
 800acd8:	7bbb      	ldrb	r3, [r7, #14]
 800acda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800acde:	4613      	mov	r3, r2
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	4413      	add	r3, r2
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	3310      	adds	r3, #16
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	4413      	add	r3, r2
 800acec:	3304      	adds	r3, #4
 800acee:	e00b      	b.n	800ad08 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acf0:	7bbb      	ldrb	r3, [r7, #14]
 800acf2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acf6:	4613      	mov	r3, r2
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	4413      	add	r3, r2
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	4413      	add	r3, r2
 800ad06:	3304      	adds	r3, #4
 800ad08:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad0a:	7bbb      	ldrb	r3, [r7, #14]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d002      	beq.n	800ad16 <USBD_StdEPReq+0x266>
 800ad10:	7bbb      	ldrb	r3, [r7, #14]
 800ad12:	2b80      	cmp	r3, #128	; 0x80
 800ad14:	d103      	bne.n	800ad1e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	601a      	str	r2, [r3, #0]
 800ad1c:	e00e      	b.n	800ad3c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ad1e:	7bbb      	ldrb	r3, [r7, #14]
 800ad20:	4619      	mov	r1, r3
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f001 f800 	bl	800bd28 <USBD_LL_IsStallEP>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	2201      	movs	r2, #1
 800ad32:	601a      	str	r2, [r3, #0]
 800ad34:	e002      	b.n	800ad3c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	2202      	movs	r2, #2
 800ad40:	4619      	mov	r1, r3
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f000 fb97 	bl	800b476 <USBD_CtlSendData>
              break;
 800ad48:	e004      	b.n	800ad54 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ad4a:	6839      	ldr	r1, [r7, #0]
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f000 fb27 	bl	800b3a0 <USBD_CtlError>
              break;
 800ad52:	bf00      	nop
          }
          break;
 800ad54:	e004      	b.n	800ad60 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ad56:	6839      	ldr	r1, [r7, #0]
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fb21 	bl	800b3a0 <USBD_CtlError>
          break;
 800ad5e:	bf00      	nop
      }
      break;
 800ad60:	e004      	b.n	800ad6c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ad62:	6839      	ldr	r1, [r7, #0]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 fb1b 	bl	800b3a0 <USBD_CtlError>
      break;
 800ad6a:	bf00      	nop
  }

  return ret;
 800ad6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
	...

0800ad78 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad82:	2300      	movs	r3, #0
 800ad84:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad86:	2300      	movs	r3, #0
 800ad88:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	885b      	ldrh	r3, [r3, #2]
 800ad92:	0a1b      	lsrs	r3, r3, #8
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	3b01      	subs	r3, #1
 800ad98:	2b06      	cmp	r3, #6
 800ad9a:	f200 8128 	bhi.w	800afee <USBD_GetDescriptor+0x276>
 800ad9e:	a201      	add	r2, pc, #4	; (adr r2, 800ada4 <USBD_GetDescriptor+0x2c>)
 800ada0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada4:	0800adc1 	.word	0x0800adc1
 800ada8:	0800add9 	.word	0x0800add9
 800adac:	0800ae19 	.word	0x0800ae19
 800adb0:	0800afef 	.word	0x0800afef
 800adb4:	0800afef 	.word	0x0800afef
 800adb8:	0800af8f 	.word	0x0800af8f
 800adbc:	0800afbb 	.word	0x0800afbb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	687a      	ldr	r2, [r7, #4]
 800adca:	7c12      	ldrb	r2, [r2, #16]
 800adcc:	f107 0108 	add.w	r1, r7, #8
 800add0:	4610      	mov	r0, r2
 800add2:	4798      	blx	r3
 800add4:	60f8      	str	r0, [r7, #12]
      break;
 800add6:	e112      	b.n	800affe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	7c1b      	ldrb	r3, [r3, #16]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d10d      	bne.n	800adfc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ade6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ade8:	f107 0208 	add.w	r2, r7, #8
 800adec:	4610      	mov	r0, r2
 800adee:	4798      	blx	r3
 800adf0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	3301      	adds	r3, #1
 800adf6:	2202      	movs	r2, #2
 800adf8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800adfa:	e100      	b.n	800affe <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae04:	f107 0208 	add.w	r2, r7, #8
 800ae08:	4610      	mov	r0, r2
 800ae0a:	4798      	blx	r3
 800ae0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3301      	adds	r3, #1
 800ae12:	2202      	movs	r2, #2
 800ae14:	701a      	strb	r2, [r3, #0]
      break;
 800ae16:	e0f2      	b.n	800affe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	885b      	ldrh	r3, [r3, #2]
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	2b05      	cmp	r3, #5
 800ae20:	f200 80ac 	bhi.w	800af7c <USBD_GetDescriptor+0x204>
 800ae24:	a201      	add	r2, pc, #4	; (adr r2, 800ae2c <USBD_GetDescriptor+0xb4>)
 800ae26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae2a:	bf00      	nop
 800ae2c:	0800ae45 	.word	0x0800ae45
 800ae30:	0800ae79 	.word	0x0800ae79
 800ae34:	0800aead 	.word	0x0800aead
 800ae38:	0800aee1 	.word	0x0800aee1
 800ae3c:	0800af15 	.word	0x0800af15
 800ae40:	0800af49 	.word	0x0800af49
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d00b      	beq.n	800ae68 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	7c12      	ldrb	r2, [r2, #16]
 800ae5c:	f107 0108 	add.w	r1, r7, #8
 800ae60:	4610      	mov	r0, r2
 800ae62:	4798      	blx	r3
 800ae64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae66:	e091      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae68:	6839      	ldr	r1, [r7, #0]
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 fa98 	bl	800b3a0 <USBD_CtlError>
            err++;
 800ae70:	7afb      	ldrb	r3, [r7, #11]
 800ae72:	3301      	adds	r3, #1
 800ae74:	72fb      	strb	r3, [r7, #11]
          break;
 800ae76:	e089      	b.n	800af8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d00b      	beq.n	800ae9c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	687a      	ldr	r2, [r7, #4]
 800ae8e:	7c12      	ldrb	r2, [r2, #16]
 800ae90:	f107 0108 	add.w	r1, r7, #8
 800ae94:	4610      	mov	r0, r2
 800ae96:	4798      	blx	r3
 800ae98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae9a:	e077      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae9c:	6839      	ldr	r1, [r7, #0]
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fa7e 	bl	800b3a0 <USBD_CtlError>
            err++;
 800aea4:	7afb      	ldrb	r3, [r7, #11]
 800aea6:	3301      	adds	r3, #1
 800aea8:	72fb      	strb	r3, [r7, #11]
          break;
 800aeaa:	e06f      	b.n	800af8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aeb2:	68db      	ldr	r3, [r3, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d00b      	beq.n	800aed0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aebe:	68db      	ldr	r3, [r3, #12]
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	7c12      	ldrb	r2, [r2, #16]
 800aec4:	f107 0108 	add.w	r1, r7, #8
 800aec8:	4610      	mov	r0, r2
 800aeca:	4798      	blx	r3
 800aecc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aece:	e05d      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aed0:	6839      	ldr	r1, [r7, #0]
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fa64 	bl	800b3a0 <USBD_CtlError>
            err++;
 800aed8:	7afb      	ldrb	r3, [r7, #11]
 800aeda:	3301      	adds	r3, #1
 800aedc:	72fb      	strb	r3, [r7, #11]
          break;
 800aede:	e055      	b.n	800af8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d00b      	beq.n	800af04 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aef2:	691b      	ldr	r3, [r3, #16]
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	7c12      	ldrb	r2, [r2, #16]
 800aef8:	f107 0108 	add.w	r1, r7, #8
 800aefc:	4610      	mov	r0, r2
 800aefe:	4798      	blx	r3
 800af00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af02:	e043      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af04:	6839      	ldr	r1, [r7, #0]
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 fa4a 	bl	800b3a0 <USBD_CtlError>
            err++;
 800af0c:	7afb      	ldrb	r3, [r7, #11]
 800af0e:	3301      	adds	r3, #1
 800af10:	72fb      	strb	r3, [r7, #11]
          break;
 800af12:	e03b      	b.n	800af8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af1a:	695b      	ldr	r3, [r3, #20]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00b      	beq.n	800af38 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af26:	695b      	ldr	r3, [r3, #20]
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	7c12      	ldrb	r2, [r2, #16]
 800af2c:	f107 0108 	add.w	r1, r7, #8
 800af30:	4610      	mov	r0, r2
 800af32:	4798      	blx	r3
 800af34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af36:	e029      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af38:	6839      	ldr	r1, [r7, #0]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 fa30 	bl	800b3a0 <USBD_CtlError>
            err++;
 800af40:	7afb      	ldrb	r3, [r7, #11]
 800af42:	3301      	adds	r3, #1
 800af44:	72fb      	strb	r3, [r7, #11]
          break;
 800af46:	e021      	b.n	800af8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af4e:	699b      	ldr	r3, [r3, #24]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d00b      	beq.n	800af6c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	7c12      	ldrb	r2, [r2, #16]
 800af60:	f107 0108 	add.w	r1, r7, #8
 800af64:	4610      	mov	r0, r2
 800af66:	4798      	blx	r3
 800af68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af6a:	e00f      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af6c:	6839      	ldr	r1, [r7, #0]
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 fa16 	bl	800b3a0 <USBD_CtlError>
            err++;
 800af74:	7afb      	ldrb	r3, [r7, #11]
 800af76:	3301      	adds	r3, #1
 800af78:	72fb      	strb	r3, [r7, #11]
          break;
 800af7a:	e007      	b.n	800af8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800af7c:	6839      	ldr	r1, [r7, #0]
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f000 fa0e 	bl	800b3a0 <USBD_CtlError>
          err++;
 800af84:	7afb      	ldrb	r3, [r7, #11]
 800af86:	3301      	adds	r3, #1
 800af88:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800af8a:	e038      	b.n	800affe <USBD_GetDescriptor+0x286>
 800af8c:	e037      	b.n	800affe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	7c1b      	ldrb	r3, [r3, #16]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d109      	bne.n	800afaa <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af9e:	f107 0208 	add.w	r2, r7, #8
 800afa2:	4610      	mov	r0, r2
 800afa4:	4798      	blx	r3
 800afa6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afa8:	e029      	b.n	800affe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afaa:	6839      	ldr	r1, [r7, #0]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 f9f7 	bl	800b3a0 <USBD_CtlError>
        err++;
 800afb2:	7afb      	ldrb	r3, [r7, #11]
 800afb4:	3301      	adds	r3, #1
 800afb6:	72fb      	strb	r3, [r7, #11]
      break;
 800afb8:	e021      	b.n	800affe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	7c1b      	ldrb	r3, [r3, #16]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d10d      	bne.n	800afde <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afca:	f107 0208 	add.w	r2, r7, #8
 800afce:	4610      	mov	r0, r2
 800afd0:	4798      	blx	r3
 800afd2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	3301      	adds	r3, #1
 800afd8:	2207      	movs	r2, #7
 800afda:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afdc:	e00f      	b.n	800affe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 f9dd 	bl	800b3a0 <USBD_CtlError>
        err++;
 800afe6:	7afb      	ldrb	r3, [r7, #11]
 800afe8:	3301      	adds	r3, #1
 800afea:	72fb      	strb	r3, [r7, #11]
      break;
 800afec:	e007      	b.n	800affe <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800afee:	6839      	ldr	r1, [r7, #0]
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 f9d5 	bl	800b3a0 <USBD_CtlError>
      err++;
 800aff6:	7afb      	ldrb	r3, [r7, #11]
 800aff8:	3301      	adds	r3, #1
 800affa:	72fb      	strb	r3, [r7, #11]
      break;
 800affc:	bf00      	nop
  }

  if (err != 0U)
 800affe:	7afb      	ldrb	r3, [r7, #11]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d11c      	bne.n	800b03e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b004:	893b      	ldrh	r3, [r7, #8]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d011      	beq.n	800b02e <USBD_GetDescriptor+0x2b6>
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	88db      	ldrh	r3, [r3, #6]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d00d      	beq.n	800b02e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	88da      	ldrh	r2, [r3, #6]
 800b016:	893b      	ldrh	r3, [r7, #8]
 800b018:	4293      	cmp	r3, r2
 800b01a:	bf28      	it	cs
 800b01c:	4613      	movcs	r3, r2
 800b01e:	b29b      	uxth	r3, r3
 800b020:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b022:	893b      	ldrh	r3, [r7, #8]
 800b024:	461a      	mov	r2, r3
 800b026:	68f9      	ldr	r1, [r7, #12]
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 fa24 	bl	800b476 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	88db      	ldrh	r3, [r3, #6]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d104      	bne.n	800b040 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 fa7b 	bl	800b532 <USBD_CtlSendStatus>
 800b03c:	e000      	b.n	800b040 <USBD_GetDescriptor+0x2c8>
    return;
 800b03e:	bf00      	nop
    }
  }
}
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop

0800b048 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	889b      	ldrh	r3, [r3, #4]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d130      	bne.n	800b0bc <USBD_SetAddress+0x74>
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	88db      	ldrh	r3, [r3, #6]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d12c      	bne.n	800b0bc <USBD_SetAddress+0x74>
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	885b      	ldrh	r3, [r3, #2]
 800b066:	2b7f      	cmp	r3, #127	; 0x7f
 800b068:	d828      	bhi.n	800b0bc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	885b      	ldrh	r3, [r3, #2]
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b074:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b07c:	2b03      	cmp	r3, #3
 800b07e:	d104      	bne.n	800b08a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b080:	6839      	ldr	r1, [r7, #0]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f000 f98c 	bl	800b3a0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b088:	e01d      	b.n	800b0c6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	7bfa      	ldrb	r2, [r7, #15]
 800b08e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b092:	7bfb      	ldrb	r3, [r7, #15]
 800b094:	4619      	mov	r1, r3
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f000 fe73 	bl	800bd82 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f000 fa48 	bl	800b532 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0a2:	7bfb      	ldrb	r3, [r7, #15]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d004      	beq.n	800b0b2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2202      	movs	r2, #2
 800b0ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0b0:	e009      	b.n	800b0c6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0ba:	e004      	b.n	800b0c6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0bc:	6839      	ldr	r1, [r7, #0]
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f96e 	bl	800b3a0 <USBD_CtlError>
  }
}
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	3710      	adds	r7, #16
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
	...

0800b0d0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	885b      	ldrh	r3, [r3, #2]
 800b0de:	b2da      	uxtb	r2, r3
 800b0e0:	4b41      	ldr	r3, [pc, #260]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b0e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0e4:	4b40      	ldr	r3, [pc, #256]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d904      	bls.n	800b0f6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b0ec:	6839      	ldr	r1, [r7, #0]
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 f956 	bl	800b3a0 <USBD_CtlError>
 800b0f4:	e075      	b.n	800b1e2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0fc:	2b02      	cmp	r3, #2
 800b0fe:	d002      	beq.n	800b106 <USBD_SetConfig+0x36>
 800b100:	2b03      	cmp	r3, #3
 800b102:	d023      	beq.n	800b14c <USBD_SetConfig+0x7c>
 800b104:	e062      	b.n	800b1cc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b106:	4b38      	ldr	r3, [pc, #224]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d01a      	beq.n	800b144 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b10e:	4b36      	ldr	r3, [pc, #216]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b110:	781b      	ldrb	r3, [r3, #0]
 800b112:	461a      	mov	r2, r3
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2203      	movs	r2, #3
 800b11c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b120:	4b31      	ldr	r3, [pc, #196]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	4619      	mov	r1, r3
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f7ff f9e4 	bl	800a4f4 <USBD_SetClassConfig>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b02      	cmp	r3, #2
 800b130:	d104      	bne.n	800b13c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b132:	6839      	ldr	r1, [r7, #0]
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 f933 	bl	800b3a0 <USBD_CtlError>
            return;
 800b13a:	e052      	b.n	800b1e2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 f9f8 	bl	800b532 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b142:	e04e      	b.n	800b1e2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f9f4 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b14a:	e04a      	b.n	800b1e2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b14c:	4b26      	ldr	r3, [pc, #152]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d112      	bne.n	800b17a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2202      	movs	r2, #2
 800b158:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b15c:	4b22      	ldr	r3, [pc, #136]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	461a      	mov	r2, r3
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b166:	4b20      	ldr	r3, [pc, #128]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	4619      	mov	r1, r3
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f7ff f9e0 	bl	800a532 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f000 f9dd 	bl	800b532 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b178:	e033      	b.n	800b1e2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b17a:	4b1b      	ldr	r3, [pc, #108]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	461a      	mov	r2, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	429a      	cmp	r2, r3
 800b186:	d01d      	beq.n	800b1c4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	4619      	mov	r1, r3
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f7ff f9ce 	bl	800a532 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b196:	4b14      	ldr	r3, [pc, #80]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	461a      	mov	r2, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b1a0:	4b11      	ldr	r3, [pc, #68]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	4619      	mov	r1, r3
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f7ff f9a4 	bl	800a4f4 <USBD_SetClassConfig>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b02      	cmp	r3, #2
 800b1b0:	d104      	bne.n	800b1bc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b1b2:	6839      	ldr	r1, [r7, #0]
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f000 f8f3 	bl	800b3a0 <USBD_CtlError>
            return;
 800b1ba:	e012      	b.n	800b1e2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f9b8 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b1c2:	e00e      	b.n	800b1e2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 f9b4 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b1ca:	e00a      	b.n	800b1e2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b1cc:	6839      	ldr	r1, [r7, #0]
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 f8e6 	bl	800b3a0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b1d4:	4b04      	ldr	r3, [pc, #16]	; (800b1e8 <USBD_SetConfig+0x118>)
 800b1d6:	781b      	ldrb	r3, [r3, #0]
 800b1d8:	4619      	mov	r1, r3
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f7ff f9a9 	bl	800a532 <USBD_ClrClassConfig>
        break;
 800b1e0:	bf00      	nop
    }
  }
}
 800b1e2:	3708      	adds	r7, #8
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	20000344 	.word	0x20000344

0800b1ec <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b082      	sub	sp, #8
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	88db      	ldrh	r3, [r3, #6]
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d004      	beq.n	800b208 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b1fe:	6839      	ldr	r1, [r7, #0]
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 f8cd 	bl	800b3a0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b206:	e022      	b.n	800b24e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b20e:	2b02      	cmp	r3, #2
 800b210:	dc02      	bgt.n	800b218 <USBD_GetConfig+0x2c>
 800b212:	2b00      	cmp	r3, #0
 800b214:	dc03      	bgt.n	800b21e <USBD_GetConfig+0x32>
 800b216:	e015      	b.n	800b244 <USBD_GetConfig+0x58>
 800b218:	2b03      	cmp	r3, #3
 800b21a:	d00b      	beq.n	800b234 <USBD_GetConfig+0x48>
 800b21c:	e012      	b.n	800b244 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2200      	movs	r2, #0
 800b222:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	3308      	adds	r3, #8
 800b228:	2201      	movs	r2, #1
 800b22a:	4619      	mov	r1, r3
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f922 	bl	800b476 <USBD_CtlSendData>
        break;
 800b232:	e00c      	b.n	800b24e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	3304      	adds	r3, #4
 800b238:	2201      	movs	r2, #1
 800b23a:	4619      	mov	r1, r3
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f000 f91a 	bl	800b476 <USBD_CtlSendData>
        break;
 800b242:	e004      	b.n	800b24e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b244:	6839      	ldr	r1, [r7, #0]
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 f8aa 	bl	800b3a0 <USBD_CtlError>
        break;
 800b24c:	bf00      	nop
}
 800b24e:	bf00      	nop
 800b250:	3708      	adds	r7, #8
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b256:	b580      	push	{r7, lr}
 800b258:	b082      	sub	sp, #8
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
 800b25e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b266:	3b01      	subs	r3, #1
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d81e      	bhi.n	800b2aa <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	88db      	ldrh	r3, [r3, #6]
 800b270:	2b02      	cmp	r3, #2
 800b272:	d004      	beq.n	800b27e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b274:	6839      	ldr	r1, [r7, #0]
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 f892 	bl	800b3a0 <USBD_CtlError>
        break;
 800b27c:	e01a      	b.n	800b2b4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2201      	movs	r2, #1
 800b282:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d005      	beq.n	800b29a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	68db      	ldr	r3, [r3, #12]
 800b292:	f043 0202 	orr.w	r2, r3, #2
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	330c      	adds	r3, #12
 800b29e:	2202      	movs	r2, #2
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 f8e7 	bl	800b476 <USBD_CtlSendData>
      break;
 800b2a8:	e004      	b.n	800b2b4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f877 	bl	800b3a0 <USBD_CtlError>
      break;
 800b2b2:	bf00      	nop
  }
}
 800b2b4:	bf00      	nop
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	885b      	ldrh	r3, [r3, #2]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d106      	bne.n	800b2dc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	f000 f92b 	bl	800b532 <USBD_CtlSendStatus>
  }
}
 800b2dc:	bf00      	nop
 800b2de:	3708      	adds	r7, #8
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	d80b      	bhi.n	800b312 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	885b      	ldrh	r3, [r3, #2]
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d10c      	bne.n	800b31c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2200      	movs	r2, #0
 800b306:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 f911 	bl	800b532 <USBD_CtlSendStatus>
      }
      break;
 800b310:	e004      	b.n	800b31c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b312:	6839      	ldr	r1, [r7, #0]
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f000 f843 	bl	800b3a0 <USBD_CtlError>
      break;
 800b31a:	e000      	b.n	800b31e <USBD_ClrFeature+0x3a>
      break;
 800b31c:	bf00      	nop
  }
}
 800b31e:	bf00      	nop
 800b320:	3708      	adds	r7, #8
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}

0800b326 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b326:	b480      	push	{r7}
 800b328:	b083      	sub	sp, #12
 800b32a:	af00      	add	r7, sp, #0
 800b32c:	6078      	str	r0, [r7, #4]
 800b32e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	781a      	ldrb	r2, [r3, #0]
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	785a      	ldrb	r2, [r3, #1]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	3302      	adds	r3, #2
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	b29a      	uxth	r2, r3
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	3303      	adds	r3, #3
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	b29b      	uxth	r3, r3
 800b350:	021b      	lsls	r3, r3, #8
 800b352:	b29b      	uxth	r3, r3
 800b354:	4413      	add	r3, r2
 800b356:	b29a      	uxth	r2, r3
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	3304      	adds	r3, #4
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	b29a      	uxth	r2, r3
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	3305      	adds	r3, #5
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	021b      	lsls	r3, r3, #8
 800b36e:	b29b      	uxth	r3, r3
 800b370:	4413      	add	r3, r2
 800b372:	b29a      	uxth	r2, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	3306      	adds	r3, #6
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	b29a      	uxth	r2, r3
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	3307      	adds	r3, #7
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	b29b      	uxth	r3, r3
 800b388:	021b      	lsls	r3, r3, #8
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	4413      	add	r3, r2
 800b38e:	b29a      	uxth	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	80da      	strh	r2, [r3, #6]

}
 800b394:	bf00      	nop
 800b396:	370c      	adds	r7, #12
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr

0800b3a0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b3aa:	2180      	movs	r1, #128	; 0x80
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f000 fc7d 	bl	800bcac <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 fc79 	bl	800bcac <USBD_LL_StallEP>
}
 800b3ba:	bf00      	nop
 800b3bc:	3708      	adds	r7, #8
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b086      	sub	sp, #24
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	60f8      	str	r0, [r7, #12]
 800b3ca:	60b9      	str	r1, [r7, #8]
 800b3cc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d032      	beq.n	800b43e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	f000 f834 	bl	800b446 <USBD_GetLen>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	005b      	lsls	r3, r3, #1
 800b3e6:	b29a      	uxth	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b3ec:	7dfb      	ldrb	r3, [r7, #23]
 800b3ee:	1c5a      	adds	r2, r3, #1
 800b3f0:	75fa      	strb	r2, [r7, #23]
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	4413      	add	r3, r2
 800b3f8:	687a      	ldr	r2, [r7, #4]
 800b3fa:	7812      	ldrb	r2, [r2, #0]
 800b3fc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b3fe:	7dfb      	ldrb	r3, [r7, #23]
 800b400:	1c5a      	adds	r2, r3, #1
 800b402:	75fa      	strb	r2, [r7, #23]
 800b404:	461a      	mov	r2, r3
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	4413      	add	r3, r2
 800b40a:	2203      	movs	r2, #3
 800b40c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b40e:	e012      	b.n	800b436 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	1c5a      	adds	r2, r3, #1
 800b414:	60fa      	str	r2, [r7, #12]
 800b416:	7dfa      	ldrb	r2, [r7, #23]
 800b418:	1c51      	adds	r1, r2, #1
 800b41a:	75f9      	strb	r1, [r7, #23]
 800b41c:	4611      	mov	r1, r2
 800b41e:	68ba      	ldr	r2, [r7, #8]
 800b420:	440a      	add	r2, r1
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b426:	7dfb      	ldrb	r3, [r7, #23]
 800b428:	1c5a      	adds	r2, r3, #1
 800b42a:	75fa      	strb	r2, [r7, #23]
 800b42c:	461a      	mov	r2, r3
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	4413      	add	r3, r2
 800b432:	2200      	movs	r2, #0
 800b434:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d1e8      	bne.n	800b410 <USBD_GetString+0x4e>
    }
  }
}
 800b43e:	bf00      	nop
 800b440:	3718      	adds	r7, #24
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}

0800b446 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b446:	b480      	push	{r7}
 800b448:	b085      	sub	sp, #20
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b44e:	2300      	movs	r3, #0
 800b450:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b452:	e005      	b.n	800b460 <USBD_GetLen+0x1a>
  {
    len++;
 800b454:	7bfb      	ldrb	r3, [r7, #15]
 800b456:	3301      	adds	r3, #1
 800b458:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	3301      	adds	r3, #1
 800b45e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d1f5      	bne.n	800b454 <USBD_GetLen+0xe>
  }

  return len;
 800b468:	7bfb      	ldrb	r3, [r7, #15]
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3714      	adds	r7, #20
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr

0800b476 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b084      	sub	sp, #16
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	60f8      	str	r0, [r7, #12]
 800b47e:	60b9      	str	r1, [r7, #8]
 800b480:	4613      	mov	r3, r2
 800b482:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2202      	movs	r2, #2
 800b488:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b48c:	88fa      	ldrh	r2, [r7, #6]
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b492:	88fa      	ldrh	r2, [r7, #6]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b498:	88fb      	ldrh	r3, [r7, #6]
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	2100      	movs	r1, #0
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f000 fc8e 	bl	800bdc0 <USBD_LL_Transmit>

  return USBD_OK;
 800b4a4:	2300      	movs	r3, #0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3710      	adds	r7, #16
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b084      	sub	sp, #16
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	60f8      	str	r0, [r7, #12]
 800b4b6:	60b9      	str	r1, [r7, #8]
 800b4b8:	4613      	mov	r3, r2
 800b4ba:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4bc:	88fb      	ldrh	r3, [r7, #6]
 800b4be:	68ba      	ldr	r2, [r7, #8]
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f000 fc7c 	bl	800bdc0 <USBD_LL_Transmit>

  return USBD_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b084      	sub	sp, #16
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	60f8      	str	r0, [r7, #12]
 800b4da:	60b9      	str	r1, [r7, #8]
 800b4dc:	4613      	mov	r3, r2
 800b4de:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2203      	movs	r2, #3
 800b4e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b4e8:	88fa      	ldrh	r2, [r7, #6]
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b4f0:	88fa      	ldrh	r2, [r7, #6]
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4f8:	88fb      	ldrh	r3, [r7, #6]
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	68f8      	ldr	r0, [r7, #12]
 800b500:	f000 fc81 	bl	800be06 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b504:	2300      	movs	r3, #0
}
 800b506:	4618      	mov	r0, r3
 800b508:	3710      	adds	r7, #16
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}

0800b50e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b50e:	b580      	push	{r7, lr}
 800b510:	b084      	sub	sp, #16
 800b512:	af00      	add	r7, sp, #0
 800b514:	60f8      	str	r0, [r7, #12]
 800b516:	60b9      	str	r1, [r7, #8]
 800b518:	4613      	mov	r3, r2
 800b51a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b51c:	88fb      	ldrh	r3, [r7, #6]
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	2100      	movs	r1, #0
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f000 fc6f 	bl	800be06 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b528:	2300      	movs	r3, #0
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b082      	sub	sp, #8
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2204      	movs	r2, #4
 800b53e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b542:	2300      	movs	r3, #0
 800b544:	2200      	movs	r2, #0
 800b546:	2100      	movs	r1, #0
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fc39 	bl	800bdc0 <USBD_LL_Transmit>

  return USBD_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2205      	movs	r2, #5
 800b564:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b568:	2300      	movs	r3, #0
 800b56a:	2200      	movs	r2, #0
 800b56c:	2100      	movs	r1, #0
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 fc49 	bl	800be06 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	4618      	mov	r0, r3
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
	...

0800b580 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b584:	2200      	movs	r2, #0
 800b586:	4912      	ldr	r1, [pc, #72]	; (800b5d0 <MX_USB_DEVICE_Init+0x50>)
 800b588:	4812      	ldr	r0, [pc, #72]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b58a:	f7fe ff57 	bl	800a43c <USBD_Init>
 800b58e:	4603      	mov	r3, r0
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b594:	f7f5 fae6 	bl	8000b64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b598:	490f      	ldr	r1, [pc, #60]	; (800b5d8 <MX_USB_DEVICE_Init+0x58>)
 800b59a:	480e      	ldr	r0, [pc, #56]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b59c:	f7fe ff79 	bl	800a492 <USBD_RegisterClass>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b5a6:	f7f5 fadd 	bl	8000b64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b5aa:	490c      	ldr	r1, [pc, #48]	; (800b5dc <MX_USB_DEVICE_Init+0x5c>)
 800b5ac:	4809      	ldr	r0, [pc, #36]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5ae:	f7fe fea7 	bl	800a300 <USBD_CDC_RegisterInterface>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d001      	beq.n	800b5bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b5b8:	f7f5 fad4 	bl	8000b64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b5bc:	4805      	ldr	r0, [pc, #20]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5be:	f7fe ff82 	bl	800a4c6 <USBD_Start>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d001      	beq.n	800b5cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b5c8:	f7f5 facc 	bl	8000b64 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b5cc:	bf00      	nop
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	20000130 	.word	0x20000130
 800b5d4:	20000348 	.word	0x20000348
 800b5d8:	2000001c 	.word	0x2000001c
 800b5dc:	20000120 	.word	0x20000120

0800b5e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	4905      	ldr	r1, [pc, #20]	; (800b5fc <CDC_Init_FS+0x1c>)
 800b5e8:	4805      	ldr	r0, [pc, #20]	; (800b600 <CDC_Init_FS+0x20>)
 800b5ea:	f7fe fea0 	bl	800a32e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5ee:	4905      	ldr	r1, [pc, #20]	; (800b604 <CDC_Init_FS+0x24>)
 800b5f0:	4803      	ldr	r0, [pc, #12]	; (800b600 <CDC_Init_FS+0x20>)
 800b5f2:	f7fe feb6 	bl	800a362 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b5f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	20000a0c 	.word	0x20000a0c
 800b600:	20000348 	.word	0x20000348
 800b604:	2000060c 	.word	0x2000060c

0800b608 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b608:	b480      	push	{r7}
 800b60a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b60c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b60e:	4618      	mov	r0, r3
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b618:	b480      	push	{r7}
 800b61a:	b083      	sub	sp, #12
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	4603      	mov	r3, r0
 800b620:	6039      	str	r1, [r7, #0]
 800b622:	71fb      	strb	r3, [r7, #7]
 800b624:	4613      	mov	r3, r2
 800b626:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b628:	79fb      	ldrb	r3, [r7, #7]
 800b62a:	2b23      	cmp	r3, #35	; 0x23
 800b62c:	d84a      	bhi.n	800b6c4 <CDC_Control_FS+0xac>
 800b62e:	a201      	add	r2, pc, #4	; (adr r2, 800b634 <CDC_Control_FS+0x1c>)
 800b630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b634:	0800b6c5 	.word	0x0800b6c5
 800b638:	0800b6c5 	.word	0x0800b6c5
 800b63c:	0800b6c5 	.word	0x0800b6c5
 800b640:	0800b6c5 	.word	0x0800b6c5
 800b644:	0800b6c5 	.word	0x0800b6c5
 800b648:	0800b6c5 	.word	0x0800b6c5
 800b64c:	0800b6c5 	.word	0x0800b6c5
 800b650:	0800b6c5 	.word	0x0800b6c5
 800b654:	0800b6c5 	.word	0x0800b6c5
 800b658:	0800b6c5 	.word	0x0800b6c5
 800b65c:	0800b6c5 	.word	0x0800b6c5
 800b660:	0800b6c5 	.word	0x0800b6c5
 800b664:	0800b6c5 	.word	0x0800b6c5
 800b668:	0800b6c5 	.word	0x0800b6c5
 800b66c:	0800b6c5 	.word	0x0800b6c5
 800b670:	0800b6c5 	.word	0x0800b6c5
 800b674:	0800b6c5 	.word	0x0800b6c5
 800b678:	0800b6c5 	.word	0x0800b6c5
 800b67c:	0800b6c5 	.word	0x0800b6c5
 800b680:	0800b6c5 	.word	0x0800b6c5
 800b684:	0800b6c5 	.word	0x0800b6c5
 800b688:	0800b6c5 	.word	0x0800b6c5
 800b68c:	0800b6c5 	.word	0x0800b6c5
 800b690:	0800b6c5 	.word	0x0800b6c5
 800b694:	0800b6c5 	.word	0x0800b6c5
 800b698:	0800b6c5 	.word	0x0800b6c5
 800b69c:	0800b6c5 	.word	0x0800b6c5
 800b6a0:	0800b6c5 	.word	0x0800b6c5
 800b6a4:	0800b6c5 	.word	0x0800b6c5
 800b6a8:	0800b6c5 	.word	0x0800b6c5
 800b6ac:	0800b6c5 	.word	0x0800b6c5
 800b6b0:	0800b6c5 	.word	0x0800b6c5
 800b6b4:	0800b6c5 	.word	0x0800b6c5
 800b6b8:	0800b6c5 	.word	0x0800b6c5
 800b6bc:	0800b6c5 	.word	0x0800b6c5
 800b6c0:	0800b6c5 	.word	0x0800b6c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b6c4:	bf00      	nop
  }

  return (USBD_OK);
 800b6c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b082      	sub	sp, #8
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6de:	6879      	ldr	r1, [r7, #4]
 800b6e0:	4805      	ldr	r0, [pc, #20]	; (800b6f8 <CDC_Receive_FS+0x24>)
 800b6e2:	f7fe fe3e 	bl	800a362 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6e6:	4804      	ldr	r0, [pc, #16]	; (800b6f8 <CDC_Receive_FS+0x24>)
 800b6e8:	f7fe fe7e 	bl	800a3e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b6ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3708      	adds	r7, #8
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20000348 	.word	0x20000348

0800b6fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	460b      	mov	r3, r1
 800b706:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b708:	2300      	movs	r3, #0
 800b70a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b70c:	4b0d      	ldr	r3, [pc, #52]	; (800b744 <CDC_Transmit_FS+0x48>)
 800b70e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b712:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d001      	beq.n	800b722 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b71e:	2301      	movs	r3, #1
 800b720:	e00b      	b.n	800b73a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b722:	887b      	ldrh	r3, [r7, #2]
 800b724:	461a      	mov	r2, r3
 800b726:	6879      	ldr	r1, [r7, #4]
 800b728:	4806      	ldr	r0, [pc, #24]	; (800b744 <CDC_Transmit_FS+0x48>)
 800b72a:	f7fe fe00 	bl	800a32e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b72e:	4805      	ldr	r0, [pc, #20]	; (800b744 <CDC_Transmit_FS+0x48>)
 800b730:	f7fe fe2b 	bl	800a38a <USBD_CDC_TransmitPacket>
 800b734:	4603      	mov	r3, r0
 800b736:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b738:	7bfb      	ldrb	r3, [r7, #15]
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
 800b742:	bf00      	nop
 800b744:	20000348 	.word	0x20000348

0800b748 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b748:	b480      	push	{r7}
 800b74a:	b083      	sub	sp, #12
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	4603      	mov	r3, r0
 800b750:	6039      	str	r1, [r7, #0]
 800b752:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2212      	movs	r2, #18
 800b758:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b75a:	4b03      	ldr	r3, [pc, #12]	; (800b768 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	370c      	adds	r7, #12
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr
 800b768:	2000014c 	.word	0x2000014c

0800b76c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	4603      	mov	r3, r0
 800b774:	6039      	str	r1, [r7, #0]
 800b776:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	2204      	movs	r2, #4
 800b77c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b77e:	4b03      	ldr	r3, [pc, #12]	; (800b78c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b780:	4618      	mov	r0, r3
 800b782:	370c      	adds	r7, #12
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr
 800b78c:	20000160 	.word	0x20000160

0800b790 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	4603      	mov	r3, r0
 800b798:	6039      	str	r1, [r7, #0]
 800b79a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b79c:	79fb      	ldrb	r3, [r7, #7]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d105      	bne.n	800b7ae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	4907      	ldr	r1, [pc, #28]	; (800b7c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7a6:	4808      	ldr	r0, [pc, #32]	; (800b7c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7a8:	f7ff fe0b 	bl	800b3c2 <USBD_GetString>
 800b7ac:	e004      	b.n	800b7b8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	4904      	ldr	r1, [pc, #16]	; (800b7c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7b2:	4805      	ldr	r0, [pc, #20]	; (800b7c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7b4:	f7ff fe05 	bl	800b3c2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7b8:	4b02      	ldr	r3, [pc, #8]	; (800b7c4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3708      	adds	r7, #8
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}
 800b7c2:	bf00      	nop
 800b7c4:	20000e0c 	.word	0x20000e0c
 800b7c8:	0800bf84 	.word	0x0800bf84

0800b7cc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b082      	sub	sp, #8
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	6039      	str	r1, [r7, #0]
 800b7d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7d8:	683a      	ldr	r2, [r7, #0]
 800b7da:	4904      	ldr	r1, [pc, #16]	; (800b7ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b7dc:	4804      	ldr	r0, [pc, #16]	; (800b7f0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b7de:	f7ff fdf0 	bl	800b3c2 <USBD_GetString>
  return USBD_StrDesc;
 800b7e2:	4b02      	ldr	r3, [pc, #8]	; (800b7ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	20000e0c 	.word	0x20000e0c
 800b7f0:	0800bf9c 	.word	0x0800bf9c

0800b7f4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	6039      	str	r1, [r7, #0]
 800b7fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	221a      	movs	r2, #26
 800b804:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b806:	f000 f843 	bl	800b890 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b80a:	4b02      	ldr	r3, [pc, #8]	; (800b814 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	20000164 	.word	0x20000164

0800b818 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b082      	sub	sp, #8
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	4603      	mov	r3, r0
 800b820:	6039      	str	r1, [r7, #0]
 800b822:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b824:	79fb      	ldrb	r3, [r7, #7]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d105      	bne.n	800b836 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b82a:	683a      	ldr	r2, [r7, #0]
 800b82c:	4907      	ldr	r1, [pc, #28]	; (800b84c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b82e:	4808      	ldr	r0, [pc, #32]	; (800b850 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b830:	f7ff fdc7 	bl	800b3c2 <USBD_GetString>
 800b834:	e004      	b.n	800b840 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	4904      	ldr	r1, [pc, #16]	; (800b84c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b83a:	4805      	ldr	r0, [pc, #20]	; (800b850 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b83c:	f7ff fdc1 	bl	800b3c2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b840:	4b02      	ldr	r3, [pc, #8]	; (800b84c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b842:	4618      	mov	r0, r3
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	bf00      	nop
 800b84c:	20000e0c 	.word	0x20000e0c
 800b850:	0800bfb0 	.word	0x0800bfb0

0800b854 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	4603      	mov	r3, r0
 800b85c:	6039      	str	r1, [r7, #0]
 800b85e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b860:	79fb      	ldrb	r3, [r7, #7]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d105      	bne.n	800b872 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	4907      	ldr	r1, [pc, #28]	; (800b888 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b86a:	4808      	ldr	r0, [pc, #32]	; (800b88c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b86c:	f7ff fda9 	bl	800b3c2 <USBD_GetString>
 800b870:	e004      	b.n	800b87c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b872:	683a      	ldr	r2, [r7, #0]
 800b874:	4904      	ldr	r1, [pc, #16]	; (800b888 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b876:	4805      	ldr	r0, [pc, #20]	; (800b88c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b878:	f7ff fda3 	bl	800b3c2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b87c:	4b02      	ldr	r3, [pc, #8]	; (800b888 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3708      	adds	r7, #8
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	20000e0c 	.word	0x20000e0c
 800b88c:	0800bfbc 	.word	0x0800bfbc

0800b890 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b896:	4b0f      	ldr	r3, [pc, #60]	; (800b8d4 <Get_SerialNum+0x44>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b89c:	4b0e      	ldr	r3, [pc, #56]	; (800b8d8 <Get_SerialNum+0x48>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b8a2:	4b0e      	ldr	r3, [pc, #56]	; (800b8dc <Get_SerialNum+0x4c>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4413      	add	r3, r2
 800b8ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d009      	beq.n	800b8ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	4909      	ldr	r1, [pc, #36]	; (800b8e0 <Get_SerialNum+0x50>)
 800b8ba:	68f8      	ldr	r0, [r7, #12]
 800b8bc:	f000 f814 	bl	800b8e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8c0:	2204      	movs	r2, #4
 800b8c2:	4908      	ldr	r1, [pc, #32]	; (800b8e4 <Get_SerialNum+0x54>)
 800b8c4:	68b8      	ldr	r0, [r7, #8]
 800b8c6:	f000 f80f 	bl	800b8e8 <IntToUnicode>
  }
}
 800b8ca:	bf00      	nop
 800b8cc:	3710      	adds	r7, #16
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	1ffff7ac 	.word	0x1ffff7ac
 800b8d8:	1ffff7b0 	.word	0x1ffff7b0
 800b8dc:	1ffff7b4 	.word	0x1ffff7b4
 800b8e0:	20000166 	.word	0x20000166
 800b8e4:	20000176 	.word	0x20000176

0800b8e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	75fb      	strb	r3, [r7, #23]
 800b8fe:	e027      	b.n	800b950 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	0f1b      	lsrs	r3, r3, #28
 800b904:	2b09      	cmp	r3, #9
 800b906:	d80b      	bhi.n	800b920 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	0f1b      	lsrs	r3, r3, #28
 800b90c:	b2da      	uxtb	r2, r3
 800b90e:	7dfb      	ldrb	r3, [r7, #23]
 800b910:	005b      	lsls	r3, r3, #1
 800b912:	4619      	mov	r1, r3
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	440b      	add	r3, r1
 800b918:	3230      	adds	r2, #48	; 0x30
 800b91a:	b2d2      	uxtb	r2, r2
 800b91c:	701a      	strb	r2, [r3, #0]
 800b91e:	e00a      	b.n	800b936 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	0f1b      	lsrs	r3, r3, #28
 800b924:	b2da      	uxtb	r2, r3
 800b926:	7dfb      	ldrb	r3, [r7, #23]
 800b928:	005b      	lsls	r3, r3, #1
 800b92a:	4619      	mov	r1, r3
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	440b      	add	r3, r1
 800b930:	3237      	adds	r2, #55	; 0x37
 800b932:	b2d2      	uxtb	r2, r2
 800b934:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	011b      	lsls	r3, r3, #4
 800b93a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b93c:	7dfb      	ldrb	r3, [r7, #23]
 800b93e:	005b      	lsls	r3, r3, #1
 800b940:	3301      	adds	r3, #1
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	4413      	add	r3, r2
 800b946:	2200      	movs	r2, #0
 800b948:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b94a:	7dfb      	ldrb	r3, [r7, #23]
 800b94c:	3301      	adds	r3, #1
 800b94e:	75fb      	strb	r3, [r7, #23]
 800b950:	7dfa      	ldrb	r2, [r7, #23]
 800b952:	79fb      	ldrb	r3, [r7, #7]
 800b954:	429a      	cmp	r2, r3
 800b956:	d3d3      	bcc.n	800b900 <IntToUnicode+0x18>
  }
}
 800b958:	bf00      	nop
 800b95a:	bf00      	nop
 800b95c:	371c      	adds	r7, #28
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
	...

0800b968 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b08a      	sub	sp, #40	; 0x28
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b970:	f107 0314 	add.w	r3, r7, #20
 800b974:	2200      	movs	r2, #0
 800b976:	601a      	str	r2, [r3, #0]
 800b978:	605a      	str	r2, [r3, #4]
 800b97a:	609a      	str	r2, [r3, #8]
 800b97c:	60da      	str	r2, [r3, #12]
 800b97e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	4a1c      	ldr	r2, [pc, #112]	; (800b9f8 <HAL_PCD_MspInit+0x90>)
 800b986:	4293      	cmp	r3, r2
 800b988:	d131      	bne.n	800b9ee <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b98a:	4b1c      	ldr	r3, [pc, #112]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	4a1b      	ldr	r2, [pc, #108]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b994:	6153      	str	r3, [r2, #20]
 800b996:	4b19      	ldr	r3, [pc, #100]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b998:	695b      	ldr	r3, [r3, #20]
 800b99a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b99e:	613b      	str	r3, [r7, #16]
 800b9a0:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800b9a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b9a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9a8:	2302      	movs	r3, #2
 800b9aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b9b0:	2303      	movs	r3, #3
 800b9b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800b9b4:	230e      	movs	r3, #14
 800b9b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b9b8:	f107 0314 	add.w	r3, r7, #20
 800b9bc:	4619      	mov	r1, r3
 800b9be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b9c2:	f7f7 fa0f 	bl	8002de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b9c6:	4b0d      	ldr	r3, [pc, #52]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b9c8:	69db      	ldr	r3, [r3, #28]
 800b9ca:	4a0c      	ldr	r2, [pc, #48]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b9cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b9d0:	61d3      	str	r3, [r2, #28]
 800b9d2:	4b0a      	ldr	r3, [pc, #40]	; (800b9fc <HAL_PCD_MspInit+0x94>)
 800b9d4:	69db      	ldr	r3, [r3, #28]
 800b9d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b9da:	60fb      	str	r3, [r7, #12]
 800b9dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800b9de:	2200      	movs	r2, #0
 800b9e0:	2100      	movs	r1, #0
 800b9e2:	2014      	movs	r0, #20
 800b9e4:	f7f7 f9c7 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800b9e8:	2014      	movs	r0, #20
 800b9ea:	f7f7 f9e0 	bl	8002dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b9ee:	bf00      	nop
 800b9f0:	3728      	adds	r7, #40	; 0x28
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	40005c00 	.word	0x40005c00
 800b9fc:	40021000 	.word	0x40021000

0800ba00 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b082      	sub	sp, #8
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800ba14:	4619      	mov	r1, r3
 800ba16:	4610      	mov	r0, r2
 800ba18:	f7fe fd9e 	bl	800a558 <USBD_LL_SetupStage>
}
 800ba1c:	bf00      	nop
 800ba1e:	3708      	adds	r7, #8
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b082      	sub	sp, #8
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ba36:	78fa      	ldrb	r2, [r7, #3]
 800ba38:	6879      	ldr	r1, [r7, #4]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4413      	add	r3, r2
 800ba40:	00db      	lsls	r3, r3, #3
 800ba42:	440b      	add	r3, r1
 800ba44:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	78fb      	ldrb	r3, [r7, #3]
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	f7fe fdd0 	bl	800a5f2 <USBD_LL_DataOutStage>
}
 800ba52:	bf00      	nop
 800ba54:	3708      	adds	r7, #8
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b082      	sub	sp, #8
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	460b      	mov	r3, r1
 800ba64:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ba6c:	78fa      	ldrb	r2, [r7, #3]
 800ba6e:	6879      	ldr	r1, [r7, #4]
 800ba70:	4613      	mov	r3, r2
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	4413      	add	r3, r2
 800ba76:	00db      	lsls	r3, r3, #3
 800ba78:	440b      	add	r3, r1
 800ba7a:	333c      	adds	r3, #60	; 0x3c
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	78fb      	ldrb	r3, [r7, #3]
 800ba80:	4619      	mov	r1, r3
 800ba82:	f7fe fe27 	bl	800a6d4 <USBD_LL_DataInStage>
}
 800ba86:	bf00      	nop
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b082      	sub	sp, #8
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7fe ff3a 	bl	800a916 <USBD_LL_SOF>
}
 800baa2:	bf00      	nop
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}

0800baaa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	b084      	sub	sp, #16
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bab2:	2301      	movs	r3, #1
 800bab4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	2b02      	cmp	r3, #2
 800babc:	d001      	beq.n	800bac2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800babe:	f7f5 f851 	bl	8000b64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bac8:	7bfa      	ldrb	r2, [r7, #15]
 800baca:	4611      	mov	r1, r2
 800bacc:	4618      	mov	r0, r3
 800bace:	f7fe fee7 	bl	800a8a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bad8:	4618      	mov	r0, r3
 800bada:	f7fe fea0 	bl	800a81e <USBD_LL_Reset>
}
 800bade:	bf00      	nop
 800bae0:	3710      	adds	r7, #16
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}
	...

0800bae8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7fe fee2 	bl	800a8c0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	699b      	ldr	r3, [r3, #24]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d005      	beq.n	800bb10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb04:	4b04      	ldr	r3, [pc, #16]	; (800bb18 <HAL_PCD_SuspendCallback+0x30>)
 800bb06:	691b      	ldr	r3, [r3, #16]
 800bb08:	4a03      	ldr	r2, [pc, #12]	; (800bb18 <HAL_PCD_SuspendCallback+0x30>)
 800bb0a:	f043 0306 	orr.w	r3, r3, #6
 800bb0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bb10:	bf00      	nop
 800bb12:	3708      	adds	r7, #8
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}
 800bb18:	e000ed00 	.word	0xe000ed00

0800bb1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b082      	sub	sp, #8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7fe fedd 	bl	800a8ea <USBD_LL_Resume>
}
 800bb30:	bf00      	nop
 800bb32:	3708      	adds	r7, #8
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bb40:	4a28      	ldr	r2, [pc, #160]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	4a26      	ldr	r2, [pc, #152]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb4c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bb50:	4b24      	ldr	r3, [pc, #144]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb52:	4a25      	ldr	r2, [pc, #148]	; (800bbe8 <USBD_LL_Init+0xb0>)
 800bb54:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bb56:	4b23      	ldr	r3, [pc, #140]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb58:	2208      	movs	r2, #8
 800bb5a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bb5c:	4b21      	ldr	r3, [pc, #132]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb5e:	2202      	movs	r2, #2
 800bb60:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb62:	4b20      	ldr	r3, [pc, #128]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb64:	2202      	movs	r2, #2
 800bb66:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bb68:	4b1e      	ldr	r3, [pc, #120]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bb6e:	4b1d      	ldr	r3, [pc, #116]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bb74:	481b      	ldr	r0, [pc, #108]	; (800bbe4 <USBD_LL_Init+0xac>)
 800bb76:	f7f7 fb11 	bl	800319c <HAL_PCD_Init>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d001      	beq.n	800bb84 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bb80:	f7f4 fff0 	bl	8000b64 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb8a:	2318      	movs	r3, #24
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	2100      	movs	r1, #0
 800bb90:	f7f8 ff9a 	bl	8004ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb9a:	2358      	movs	r3, #88	; 0x58
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	2180      	movs	r1, #128	; 0x80
 800bba0:	f7f8 ff92 	bl	8004ac8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bbaa:	23c0      	movs	r3, #192	; 0xc0
 800bbac:	2200      	movs	r2, #0
 800bbae:	2181      	movs	r1, #129	; 0x81
 800bbb0:	f7f8 ff8a 	bl	8004ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bbba:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	2101      	movs	r1, #1
 800bbc2:	f7f8 ff81 	bl	8004ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bbcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	2182      	movs	r1, #130	; 0x82
 800bbd4:	f7f8 ff78 	bl	8004ac8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bbd8:	2300      	movs	r3, #0
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	3708      	adds	r7, #8
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}
 800bbe2:	bf00      	nop
 800bbe4:	2000100c 	.word	0x2000100c
 800bbe8:	40005c00 	.word	0x40005c00

0800bbec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7f7 fb9c 	bl	8003340 <HAL_PCD_Start>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc0c:	7bfb      	ldrb	r3, [r7, #15]
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f000 f954 	bl	800bebc <USBD_Get_USB_Status>
 800bc14:	4603      	mov	r3, r0
 800bc16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc18:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	3710      	adds	r7, #16
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}

0800bc22 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bc22:	b580      	push	{r7, lr}
 800bc24:	b084      	sub	sp, #16
 800bc26:	af00      	add	r7, sp, #0
 800bc28:	6078      	str	r0, [r7, #4]
 800bc2a:	4608      	mov	r0, r1
 800bc2c:	4611      	mov	r1, r2
 800bc2e:	461a      	mov	r2, r3
 800bc30:	4603      	mov	r3, r0
 800bc32:	70fb      	strb	r3, [r7, #3]
 800bc34:	460b      	mov	r3, r1
 800bc36:	70bb      	strb	r3, [r7, #2]
 800bc38:	4613      	mov	r3, r2
 800bc3a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc40:	2300      	movs	r3, #0
 800bc42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc4a:	78bb      	ldrb	r3, [r7, #2]
 800bc4c:	883a      	ldrh	r2, [r7, #0]
 800bc4e:	78f9      	ldrb	r1, [r7, #3]
 800bc50:	f7f7 fc95 	bl	800357e <HAL_PCD_EP_Open>
 800bc54:	4603      	mov	r3, r0
 800bc56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc58:	7bfb      	ldrb	r3, [r7, #15]
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f000 f92e 	bl	800bebc <USBD_Get_USB_Status>
 800bc60:	4603      	mov	r3, r0
 800bc62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc64:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3710      	adds	r7, #16
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}

0800bc6e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc6e:	b580      	push	{r7, lr}
 800bc70:	b084      	sub	sp, #16
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
 800bc76:	460b      	mov	r3, r1
 800bc78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc88:	78fa      	ldrb	r2, [r7, #3]
 800bc8a:	4611      	mov	r1, r2
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f7f7 fcd3 	bl	8003638 <HAL_PCD_EP_Close>
 800bc92:	4603      	mov	r3, r0
 800bc94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f000 f90f 	bl	800bebc <USBD_Get_USB_Status>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bca2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3710      	adds	r7, #16
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	460b      	mov	r3, r1
 800bcb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcc6:	78fa      	ldrb	r2, [r7, #3]
 800bcc8:	4611      	mov	r1, r2
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7f7 fd7c 	bl	80037c8 <HAL_PCD_EP_SetStall>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcd4:	7bfb      	ldrb	r3, [r7, #15]
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f000 f8f0 	bl	800bebc <USBD_Get_USB_Status>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bce0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	3710      	adds	r7, #16
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}

0800bcea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcea:	b580      	push	{r7, lr}
 800bcec:	b084      	sub	sp, #16
 800bcee:	af00      	add	r7, sp, #0
 800bcf0:	6078      	str	r0, [r7, #4]
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd04:	78fa      	ldrb	r2, [r7, #3]
 800bd06:	4611      	mov	r1, r2
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7f7 fdaf 	bl	800386c <HAL_PCD_EP_ClrStall>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd12:	7bfb      	ldrb	r3, [r7, #15]
 800bd14:	4618      	mov	r0, r3
 800bd16:	f000 f8d1 	bl	800bebc <USBD_Get_USB_Status>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	460b      	mov	r3, r1
 800bd32:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd3a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bd3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	da0c      	bge.n	800bd5e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd44:	78fb      	ldrb	r3, [r7, #3]
 800bd46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd4a:	68f9      	ldr	r1, [r7, #12]
 800bd4c:	1c5a      	adds	r2, r3, #1
 800bd4e:	4613      	mov	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	4413      	add	r3, r2
 800bd54:	00db      	lsls	r3, r3, #3
 800bd56:	440b      	add	r3, r1
 800bd58:	3302      	adds	r3, #2
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	e00b      	b.n	800bd76 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd5e:	78fb      	ldrb	r3, [r7, #3]
 800bd60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bd64:	68f9      	ldr	r1, [r7, #12]
 800bd66:	4613      	mov	r3, r2
 800bd68:	009b      	lsls	r3, r3, #2
 800bd6a:	4413      	add	r3, r2
 800bd6c:	00db      	lsls	r3, r3, #3
 800bd6e:	440b      	add	r3, r1
 800bd70:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800bd74:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3714      	adds	r7, #20
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr

0800bd82 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b084      	sub	sp, #16
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd92:	2300      	movs	r3, #0
 800bd94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd9c:	78fa      	ldrb	r2, [r7, #3]
 800bd9e:	4611      	mov	r1, r2
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7f7 fbc7 	bl	8003534 <HAL_PCD_SetAddress>
 800bda6:	4603      	mov	r3, r0
 800bda8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdaa:	7bfb      	ldrb	r3, [r7, #15]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 f885 	bl	800bebc <USBD_Get_USB_Status>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	3710      	adds	r7, #16
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b086      	sub	sp, #24
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	60f8      	str	r0, [r7, #12]
 800bdc8:	607a      	str	r2, [r7, #4]
 800bdca:	461a      	mov	r2, r3
 800bdcc:	460b      	mov	r3, r1
 800bdce:	72fb      	strb	r3, [r7, #11]
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bde2:	893b      	ldrh	r3, [r7, #8]
 800bde4:	7af9      	ldrb	r1, [r7, #11]
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	f7f7 fcb7 	bl	800375a <HAL_PCD_EP_Transmit>
 800bdec:	4603      	mov	r3, r0
 800bdee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf0:	7dfb      	ldrb	r3, [r7, #23]
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f000 f862 	bl	800bebc <USBD_Get_USB_Status>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdfc:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b086      	sub	sp, #24
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	60f8      	str	r0, [r7, #12]
 800be0e:	607a      	str	r2, [r7, #4]
 800be10:	461a      	mov	r2, r3
 800be12:	460b      	mov	r3, r1
 800be14:	72fb      	strb	r3, [r7, #11]
 800be16:	4613      	mov	r3, r2
 800be18:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be1a:	2300      	movs	r3, #0
 800be1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be1e:	2300      	movs	r3, #0
 800be20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be28:	893b      	ldrh	r3, [r7, #8]
 800be2a:	7af9      	ldrb	r1, [r7, #11]
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	f7f7 fc4b 	bl	80036c8 <HAL_PCD_EP_Receive>
 800be32:	4603      	mov	r3, r0
 800be34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be36:	7dfb      	ldrb	r3, [r7, #23]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 f83f 	bl	800bebc <USBD_Get_USB_Status>
 800be3e:	4603      	mov	r3, r0
 800be40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be42:	7dbb      	ldrb	r3, [r7, #22]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3718      	adds	r7, #24
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	460b      	mov	r3, r1
 800be56:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be5e:	78fa      	ldrb	r2, [r7, #3]
 800be60:	4611      	mov	r1, r2
 800be62:	4618      	mov	r0, r3
 800be64:	f7f7 fc61 	bl	800372a <HAL_PCD_EP_GetRxCount>
 800be68:	4603      	mov	r3, r0
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3708      	adds	r7, #8
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
	...

0800be74 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800be74:	b480      	push	{r7}
 800be76:	b083      	sub	sp, #12
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800be7c:	4b03      	ldr	r3, [pc, #12]	; (800be8c <USBD_static_malloc+0x18>)
}
 800be7e:	4618      	mov	r0, r3
 800be80:	370c      	adds	r7, #12
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	200012f8 	.word	0x200012f8

0800be90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800be90:	b480      	push	{r7}
 800be92:	b083      	sub	sp, #12
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]

}
 800be98:	bf00      	nop
 800be9a:	370c      	adds	r7, #12
 800be9c:	46bd      	mov	sp, r7
 800be9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea2:	4770      	bx	lr

0800bea4 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bea4:	b480      	push	{r7}
 800bea6:	b083      	sub	sp, #12
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	460b      	mov	r3, r1
 800beae:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800beb0:	bf00      	nop
 800beb2:	370c      	adds	r7, #12
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b085      	sub	sp, #20
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	4603      	mov	r3, r0
 800bec4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bec6:	2300      	movs	r3, #0
 800bec8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800beca:	79fb      	ldrb	r3, [r7, #7]
 800becc:	2b03      	cmp	r3, #3
 800bece:	d817      	bhi.n	800bf00 <USBD_Get_USB_Status+0x44>
 800bed0:	a201      	add	r2, pc, #4	; (adr r2, 800bed8 <USBD_Get_USB_Status+0x1c>)
 800bed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bed6:	bf00      	nop
 800bed8:	0800bee9 	.word	0x0800bee9
 800bedc:	0800beef 	.word	0x0800beef
 800bee0:	0800bef5 	.word	0x0800bef5
 800bee4:	0800befb 	.word	0x0800befb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bee8:	2300      	movs	r3, #0
 800beea:	73fb      	strb	r3, [r7, #15]
    break;
 800beec:	e00b      	b.n	800bf06 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800beee:	2302      	movs	r3, #2
 800bef0:	73fb      	strb	r3, [r7, #15]
    break;
 800bef2:	e008      	b.n	800bf06 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bef4:	2301      	movs	r3, #1
 800bef6:	73fb      	strb	r3, [r7, #15]
    break;
 800bef8:	e005      	b.n	800bf06 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800befa:	2302      	movs	r3, #2
 800befc:	73fb      	strb	r3, [r7, #15]
    break;
 800befe:	e002      	b.n	800bf06 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf00:	2302      	movs	r3, #2
 800bf02:	73fb      	strb	r3, [r7, #15]
    break;
 800bf04:	bf00      	nop
  }
  return usb_status;
 800bf06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3714      	adds	r7, #20
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <memset>:
 800bf14:	4402      	add	r2, r0
 800bf16:	4603      	mov	r3, r0
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d100      	bne.n	800bf1e <memset+0xa>
 800bf1c:	4770      	bx	lr
 800bf1e:	f803 1b01 	strb.w	r1, [r3], #1
 800bf22:	e7f9      	b.n	800bf18 <memset+0x4>

0800bf24 <__libc_init_array>:
 800bf24:	b570      	push	{r4, r5, r6, lr}
 800bf26:	4d0d      	ldr	r5, [pc, #52]	; (800bf5c <__libc_init_array+0x38>)
 800bf28:	4c0d      	ldr	r4, [pc, #52]	; (800bf60 <__libc_init_array+0x3c>)
 800bf2a:	1b64      	subs	r4, r4, r5
 800bf2c:	10a4      	asrs	r4, r4, #2
 800bf2e:	2600      	movs	r6, #0
 800bf30:	42a6      	cmp	r6, r4
 800bf32:	d109      	bne.n	800bf48 <__libc_init_array+0x24>
 800bf34:	4d0b      	ldr	r5, [pc, #44]	; (800bf64 <__libc_init_array+0x40>)
 800bf36:	4c0c      	ldr	r4, [pc, #48]	; (800bf68 <__libc_init_array+0x44>)
 800bf38:	f000 f818 	bl	800bf6c <_init>
 800bf3c:	1b64      	subs	r4, r4, r5
 800bf3e:	10a4      	asrs	r4, r4, #2
 800bf40:	2600      	movs	r6, #0
 800bf42:	42a6      	cmp	r6, r4
 800bf44:	d105      	bne.n	800bf52 <__libc_init_array+0x2e>
 800bf46:	bd70      	pop	{r4, r5, r6, pc}
 800bf48:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf4c:	4798      	blx	r3
 800bf4e:	3601      	adds	r6, #1
 800bf50:	e7ee      	b.n	800bf30 <__libc_init_array+0xc>
 800bf52:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf56:	4798      	blx	r3
 800bf58:	3601      	adds	r6, #1
 800bf5a:	e7f2      	b.n	800bf42 <__libc_init_array+0x1e>
 800bf5c:	0800bffc 	.word	0x0800bffc
 800bf60:	0800bffc 	.word	0x0800bffc
 800bf64:	0800bffc 	.word	0x0800bffc
 800bf68:	0800c000 	.word	0x0800c000

0800bf6c <_init>:
 800bf6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6e:	bf00      	nop
 800bf70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf72:	bc08      	pop	{r3}
 800bf74:	469e      	mov	lr, r3
 800bf76:	4770      	bx	lr

0800bf78 <_fini>:
 800bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7a:	bf00      	nop
 800bf7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf7e:	bc08      	pop	{r3}
 800bf80:	469e      	mov	lr, r3
 800bf82:	4770      	bx	lr
