// Seed: 1522774329
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 module_0,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9
);
  assign id_3 = id_6;
  tri1 id_11 = id_4;
endmodule
module module_1 (
    input tri0 id_0
    , id_8,
    output tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    output tri0 id_6
);
  wire id_9;
  wire id_10;
  assign id_4 = 1;
  wire id_11;
  or (id_5, id_8, id_0, id_11, id_2, id_9);
  module_0(
      id_3, id_2, id_0, id_6, id_0, id_1, id_0, id_0, id_2, id_0
  );
  assign id_4 = 1'h0;
endmodule
