/* RISC-V opcode list
   Copyright (C) 2011-2019 Free Software Foundation, Inc.

   Contributed by Andrew Waterman (andrew@sifive.com).
   Based on MIPS target.

   This file is part of the GNU opcodes library.

   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; see the file COPYING3. If not,
   see <http://www.gnu.org/licenses/>.  */

#include "sysdep.h"
#include <stdio.h>
#define RISCV_ENCODING_H
#include <opcode/riscv.h>
#include "bfd.h"

/* RVV */

#define MATCH_VSETVL  0x80007057
#define MASK_VSETVL   0xfe00707f
#define MATCH_VSETVLI 0x00007057
#define MASK_VSETVLI  0x8000707f

/* Temporary Load/store encoding info
MOP load
000 zero-extended unit-stride	VLxU, VLE
001 reserved
010 zero-extended strided	VLSxU, VLSE
011 zero-extended indexed	VLXxU, VLXE
100 sign-extended unit-stride	VLx (x!=E)
101 reserved
110 sign-extended strided	VLSx (x!=E)
111 sign-extended indexed	VLXx (x!=E)
MOP store
000 unit-stride		VSx
001 reserved
010 strided		VSSx
011 indexed-ordered	VSXx
100 reserved
101 reserved
110 reserved
111 indexed-unordered	VSUXx

VM 0 masked
VM 1 unmasked

LUMOP
00000 unit-stride
0xxxx reserved, x!=0
10000 unit-stride first-fault
1xxxx reserved, x!=0
SUMOP
00000 unit-stride
0xxxx reserved, x!=0
1xxxx reserved

WIDTH
001	FxH
010	FxW
011	FxD
100	FxQ
000	VxB
101	VxH
110	VxW
111	VxE

NF MOP VM LUMOP RS1 WIDTH VD opcode
xxx 000 1 00000 xxxxx 000 xxxxx 0000111 VLB
xxx0 0011 0000 xxxx x000 xxxx x000 0111 VLB
*/

#define MATCH_VLBV  0x10000007
#define MASK_VLBV   0xfdf0707f
#define MATCH_VLHV  0x10005007
#define MASK_VLHV   0xfdf0707f
#define MATCH_VLWV  0x10006007
#define MASK_VLWV   0xfdf0707f
#define MATCH_VLBUV 0x00000007
#define MASK_VLBUV  0xfdf0707f
#define MATCH_VLHUV 0x00005007
#define MASK_VLHUV  0xfdf0707f
#define MATCH_VLWUV 0x00006007
#define MASK_VLWUV  0xfdf0707f
#define MATCH_VLEV  0x00007007
#define MASK_VLEV   0xfdf0707f
#define MATCH_VSBV  0x00000027
#define MASK_VSBV   0xfdf0707f
#define MATCH_VSHV  0x00005027
#define MASK_VSHV   0xfdf0707f
#define MATCH_VSWV  0x00006027
#define MASK_VSWV   0xfdf0707f
#define MATCH_VSEV  0x00007027
#define MASK_VSEV   0xfdf0707f

#define MATCH_VLSBV    0x18000007
#define MASK_VLSBV     0xfc00707f
#define MATCH_VLSHV    0x18005007
#define MASK_VLSHV     0xfc00707f
#define MATCH_VLSWV    0x18006007
#define MASK_VLSWV     0xfc00707f
#define MATCH_VLSBUV   0x08000007
#define MASK_VLSBUV    0xfc00707f
#define MATCH_VLSHUV   0x08005007
#define MASK_VLSHUV    0xfc00707f
#define MATCH_VLSWUV   0x08006007
#define MASK_VLSWUV    0xfc00707f
#define MATCH_VLSEV    0x08007007
#define MASK_VLSEV     0xfc00707f
#define MATCH_VSSBV    0x08000027
#define MASK_VSSBV     0xfc00707f
#define MATCH_VSSHV    0x08005027
#define MASK_VSSHV     0xfc00707f
#define MATCH_VSSWV    0x08006027
#define MASK_VSSWV     0xfc00707f
#define MATCH_VSSEV    0x08007027
#define MASK_VSSEV     0xfc00707f

#define MATCH_VLXBV    0x1c000007
#define MASK_VLXBV     0xfc00707f
#define MATCH_VLXHV    0x1c005007
#define MASK_VLXHV     0xfc00707f
#define MATCH_VLXWV    0x1c006007
#define MASK_VLXWV     0xfc00707f
#define MATCH_VLXBUV   0x0c000007
#define MASK_VLXBUV    0xfc00707f
#define MATCH_VLXHUV   0x0c005007
#define MASK_VLXHUV    0xfc00707f
#define MATCH_VLXWUV   0x0c006007
#define MASK_VLXWUV    0xfc00707f
#define MATCH_VLXEV    0x0c007007
#define MASK_VLXEV     0xfc00707f
#define MATCH_VSXBV    0x0c000027
#define MASK_VSXBV     0xfc00707f
#define MATCH_VSXHV    0x0c005027
#define MASK_VSXHV     0xfc00707f
#define MATCH_VSXWV    0x0c006027
#define MASK_VSXWV     0xfc00707f
#define MATCH_VSXEV    0x0c007027
#define MASK_VSXEV     0xfc00707f
#define MATCH_VSUXBV   0x1c000027
#define MASK_VSUXBV    0xfc00707f
#define MATCH_VSUXHV   0x1c005027
#define MASK_VSUXHV    0xfc00707f
#define MATCH_VSUXWV   0x1c006027
#define MASK_VSUXWV    0xfc00707f
#define MATCH_VSUXEV   0x1c007027
#define MASK_VSUXEV    0xfc00707f

#define MATCH_VLBFFV  0x11000007
#define MASK_VLBFFV   0xfdf0707f
#define MATCH_VLHFFV  0x11005007
#define MASK_VLHFFV   0xfdf0707f
#define MATCH_VLWFFV  0x11006007
#define MASK_VLWFFV   0xfdf0707f
#define MATCH_VLBUFFV 0x01000007
#define MASK_VLBUFFV  0xfdf0707f
#define MATCH_VLHUFFV 0x01005007
#define MASK_VLHUFFV  0xfdf0707f
#define MATCH_VLWUFFV 0x01006007
#define MASK_VLWUFFV  0xfdf0707f
#define MATCH_VLEFFV  0x01007007
#define MASK_VLEFFV   0xfdf0707f

#define MATCH_VLSEG2BV  0x30000007
#define MASK_VLSEG2BV   0xfdf0707f
#define MATCH_VLSEG2HV  0x30005007
#define MASK_VLSEG2HV   0xfdf0707f
#define MATCH_VLSEG2WV  0x30006007
#define MASK_VLSEG2WV   0xfdf0707f
#define MATCH_VLSEG2BUV 0x20000007
#define MASK_VLSEG2BUV  0xfdf0707f
#define MATCH_VLSEG2HUV 0x20005007
#define MASK_VLSEG2HUV  0xfdf0707f
#define MATCH_VLSEG2WUV 0x20006007
#define MASK_VLSEG2WUV  0xfdf0707f
#define MATCH_VLSEG2EV  0x20007007
#define MASK_VLSEG2EV   0xfdf0707f
#define MATCH_VSSEG2BV  0x20000027
#define MASK_VSSEG2BV   0xfdf0707f
#define MATCH_VSSEG2HV  0x20005027
#define MASK_VSSEG2HV   0xfdf0707f
#define MATCH_VSSEG2WV  0x20006027
#define MASK_VSSEG2WV   0xfdf0707f
#define MATCH_VSSEG2EV  0x20007027
#define MASK_VSSEG2EV   0xfdf0707f

#define MATCH_VLSEG3BV  0x50000007
#define MASK_VLSEG3BV   0xfdf0707f
#define MATCH_VLSEG3HV  0x50005007
#define MASK_VLSEG3HV   0xfdf0707f
#define MATCH_VLSEG3WV  0x50006007
#define MASK_VLSEG3WV   0xfdf0707f
#define MATCH_VLSEG3BUV 0x40000007
#define MASK_VLSEG3BUV  0xfdf0707f
#define MATCH_VLSEG3HUV 0x40005007
#define MASK_VLSEG3HUV  0xfdf0707f
#define MATCH_VLSEG3WUV 0x40006007
#define MASK_VLSEG3WUV  0xfdf0707f
#define MATCH_VLSEG3EV  0x40007007
#define MASK_VLSEG3EV   0xfdf0707f
#define MATCH_VSSEG3BV  0x40000027
#define MASK_VSSEG3BV   0xfdf0707f
#define MATCH_VSSEG3HV  0x40005027
#define MASK_VSSEG3HV   0xfdf0707f
#define MATCH_VSSEG3WV  0x40006027
#define MASK_VSSEG3WV   0xfdf0707f
#define MATCH_VSSEG3EV  0x40007027
#define MASK_VSSEG3EV   0xfdf0707f

#define MATCH_VLSEG4BV  0x70000007
#define MASK_VLSEG4BV   0xfdf0707f
#define MATCH_VLSEG4HV  0x70005007
#define MASK_VLSEG4HV   0xfdf0707f
#define MATCH_VLSEG4WV  0x70006007
#define MASK_VLSEG4WV   0xfdf0707f
#define MATCH_VLSEG4BUV 0x60000007
#define MASK_VLSEG4BUV  0xfdf0707f
#define MATCH_VLSEG4HUV 0x60005007
#define MASK_VLSEG4HUV  0xfdf0707f
#define MATCH_VLSEG4WUV 0x60006007
#define MASK_VLSEG4WUV  0xfdf0707f
#define MATCH_VLSEG4EV  0x60007007
#define MASK_VLSEG4EV   0xfdf0707f
#define MATCH_VSSEG4BV  0x60000027
#define MASK_VSSEG4BV   0xfdf0707f
#define MATCH_VSSEG4HV  0x60005027
#define MASK_VSSEG4HV   0xfdf0707f
#define MATCH_VSSEG4WV  0x60006027
#define MASK_VSSEG4WV   0xfdf0707f
#define MATCH_VSSEG4EV  0x60007027
#define MASK_VSSEG4EV   0xfdf0707f

#define MATCH_VLSEG5BV  0x90000007
#define MASK_VLSEG5BV   0xfdf0707f
#define MATCH_VLSEG5HV  0x90005007
#define MASK_VLSEG5HV   0xfdf0707f
#define MATCH_VLSEG5WV  0x90006007
#define MASK_VLSEG5WV   0xfdf0707f
#define MATCH_VLSEG5BUV 0x80000007
#define MASK_VLSEG5BUV  0xfdf0707f
#define MATCH_VLSEG5HUV 0x80005007
#define MASK_VLSEG5HUV  0xfdf0707f
#define MATCH_VLSEG5WUV 0x80006007
#define MASK_VLSEG5WUV  0xfdf0707f
#define MATCH_VLSEG5EV  0x80007007
#define MASK_VLSEG5EV   0xfdf0707f
#define MATCH_VSSEG5BV  0x80000027
#define MASK_VSSEG5BV   0xfdf0707f
#define MATCH_VSSEG5HV  0x80005027
#define MASK_VSSEG5HV   0xfdf0707f
#define MATCH_VSSEG5WV  0x80006027
#define MASK_VSSEG5WV   0xfdf0707f
#define MATCH_VSSEG5EV  0x80007027
#define MASK_VSSEG5EV   0xfdf0707f

#define MATCH_VLSEG6BV  0xb0000007
#define MASK_VLSEG6BV   0xfdf0707f
#define MATCH_VLSEG6HV  0xb0005007
#define MASK_VLSEG6HV   0xfdf0707f
#define MATCH_VLSEG6WV  0xb0006007
#define MASK_VLSEG6WV   0xfdf0707f
#define MATCH_VLSEG6BUV 0xa0000007
#define MASK_VLSEG6BUV  0xfdf0707f
#define MATCH_VLSEG6HUV 0xa0005007
#define MASK_VLSEG6HUV  0xfdf0707f
#define MATCH_VLSEG6WUV 0xa0006007
#define MASK_VLSEG6WUV  0xfdf0707f
#define MATCH_VLSEG6EV  0xa0007007
#define MASK_VLSEG6EV   0xfdf0707f
#define MATCH_VSSEG6BV  0xa0000027
#define MASK_VSSEG6BV   0xfdf0707f
#define MATCH_VSSEG6HV  0xa0005027
#define MASK_VSSEG6HV   0xfdf0707f
#define MATCH_VSSEG6WV  0xa0006027
#define MASK_VSSEG6WV   0xfdf0707f
#define MATCH_VSSEG6EV  0xa0007027
#define MASK_VSSEG6EV   0xfdf0707f

#define MATCH_VLSEG7BV  0xd0000007
#define MASK_VLSEG7BV   0xfdf0707f
#define MATCH_VLSEG7HV  0xd0005007
#define MASK_VLSEG7HV   0xfdf0707f
#define MATCH_VLSEG7WV  0xd0006007
#define MASK_VLSEG7WV   0xfdf0707f
#define MATCH_VLSEG7BUV 0xc0000007
#define MASK_VLSEG7BUV  0xfdf0707f
#define MATCH_VLSEG7HUV 0xc0005007
#define MASK_VLSEG7HUV  0xfdf0707f
#define MATCH_VLSEG7WUV 0xc0006007
#define MASK_VLSEG7WUV  0xfdf0707f
#define MATCH_VLSEG7EV  0xc0007007
#define MASK_VLSEG7EV   0xfdf0707f
#define MATCH_VSSEG7BV  0xc0000027
#define MASK_VSSEG7BV   0xfdf0707f
#define MATCH_VSSEG7HV  0xc0005027
#define MASK_VSSEG7HV   0xfdf0707f
#define MATCH_VSSEG7WV  0xc0006027
#define MASK_VSSEG7WV   0xfdf0707f
#define MATCH_VSSEG7EV  0xc0007027
#define MASK_VSSEG7EV   0xfdf0707f

#define MATCH_VLSEG8BV  0xf0000007
#define MASK_VLSEG8BV   0xfdf0707f
#define MATCH_VLSEG8HV  0xf0005007
#define MASK_VLSEG8HV   0xfdf0707f
#define MATCH_VLSEG8WV  0xf0006007
#define MASK_VLSEG8WV   0xfdf0707f
#define MATCH_VLSEG8BUV 0xe0000007
#define MASK_VLSEG8BUV  0xfdf0707f
#define MATCH_VLSEG8HUV 0xe0005007
#define MASK_VLSEG8HUV  0xfdf0707f
#define MATCH_VLSEG8WUV 0xe0006007
#define MASK_VLSEG8WUV  0xfdf0707f
#define MATCH_VLSEG8EV  0xe0007007
#define MASK_VLSEG8EV   0xfdf0707f
#define MATCH_VSSEG8BV  0xe0000027
#define MASK_VSSEG8BV   0xfdf0707f
#define MATCH_VSSEG8HV  0xe0005027
#define MASK_VSSEG8HV   0xfdf0707f
#define MATCH_VSSEG8WV  0xe0006027
#define MASK_VSSEG8WV   0xfdf0707f
#define MATCH_VSSEG8EV  0xe0007027
#define MASK_VSSEG8EV   0xfdf0707f

#define MATCH_VLSSEG2BV  0x38000007
#define MASK_VLSSEG2BV   0xfc00707f
#define MATCH_VLSSEG2HV  0x38005007
#define MASK_VLSSEG2HV   0xfc00707f
#define MATCH_VLSSEG2WV  0x38006007
#define MASK_VLSSEG2WV   0xfc00707f
#define MATCH_VLSSEG2BUV 0x28000007
#define MASK_VLSSEG2BUV  0xfc00707f
#define MATCH_VLSSEG2HUV 0x28005007
#define MASK_VLSSEG2HUV  0xfc00707f
#define MATCH_VLSSEG2WUV 0x28006007
#define MASK_VLSSEG2WUV  0xfc00707f
#define MATCH_VLSSEG2EV  0x28007007
#define MASK_VLSSEG2EV   0xfc00707f
#define MATCH_VSSSEG2BV  0x28000027
#define MASK_VSSSEG2BV   0xfc00707f
#define MATCH_VSSSEG2HV  0x28005027
#define MASK_VSSSEG2HV   0xfc00707f
#define MATCH_VSSSEG2WV  0x28006027
#define MASK_VSSSEG2WV   0xfc00707f
#define MATCH_VSSSEG2EV  0x28007027
#define MASK_VSSSEG2EV   0xfc00707f

#define MATCH_VLSSEG3BV  0x58000007
#define MASK_VLSSEG3BV   0xfc00707f
#define MATCH_VLSSEG3HV  0x58005007
#define MASK_VLSSEG3HV   0xfc00707f
#define MATCH_VLSSEG3WV  0x58006007
#define MASK_VLSSEG3WV   0xfc00707f
#define MATCH_VLSSEG3BUV 0x48000007
#define MASK_VLSSEG3BUV  0xfc00707f
#define MATCH_VLSSEG3HUV 0x48005007
#define MASK_VLSSEG3HUV  0xfc00707f
#define MATCH_VLSSEG3WUV 0x48006007
#define MASK_VLSSEG3WUV  0xfc00707f
#define MATCH_VLSSEG3EV  0x48007007
#define MASK_VLSSEG3EV   0xfc00707f
#define MATCH_VSSSEG3BV  0x48000027
#define MASK_VSSSEG3BV   0xfc00707f
#define MATCH_VSSSEG3HV  0x48005027
#define MASK_VSSSEG3HV   0xfc00707f
#define MATCH_VSSSEG3WV  0x48006027
#define MASK_VSSSEG3WV   0xfc00707f
#define MATCH_VSSSEG3EV  0x48007027
#define MASK_VSSSEG3EV   0xfc00707f

#define MATCH_VLSSEG4BV  0x78000007
#define MASK_VLSSEG4BV   0xfc00707f
#define MATCH_VLSSEG4HV  0x78005007
#define MASK_VLSSEG4HV   0xfc00707f
#define MATCH_VLSSEG4WV  0x78006007
#define MASK_VLSSEG4WV   0xfc00707f
#define MATCH_VLSSEG4BUV 0x68000007
#define MASK_VLSSEG4BUV  0xfc00707f
#define MATCH_VLSSEG4HUV 0x68005007
#define MASK_VLSSEG4HUV  0xfc00707f
#define MATCH_VLSSEG4WUV 0x68006007
#define MASK_VLSSEG4WUV  0xfc00707f
#define MATCH_VLSSEG4EV  0x68007007
#define MASK_VLSSEG4EV   0xfc00707f
#define MATCH_VSSSEG4BV  0x68000027
#define MASK_VSSSEG4BV   0xfc00707f
#define MATCH_VSSSEG4HV  0x68005027
#define MASK_VSSSEG4HV   0xfc00707f
#define MATCH_VSSSEG4WV  0x68006027
#define MASK_VSSSEG4WV   0xfc00707f
#define MATCH_VSSSEG4EV  0x68007027
#define MASK_VSSSEG4EV   0xfc00707f

#define MATCH_VLSSEG5BV  0x98000007
#define MASK_VLSSEG5BV   0xfc00707f
#define MATCH_VLSSEG5HV  0x98005007
#define MASK_VLSSEG5HV   0xfc00707f
#define MATCH_VLSSEG5WV  0x98006007
#define MASK_VLSSEG5WV   0xfc00707f
#define MATCH_VLSSEG5BUV 0x88000007
#define MASK_VLSSEG5BUV  0xfc00707f
#define MATCH_VLSSEG5HUV 0x88005007
#define MASK_VLSSEG5HUV  0xfc00707f
#define MATCH_VLSSEG5WUV 0x88006007
#define MASK_VLSSEG5WUV  0xfc00707f
#define MATCH_VLSSEG5EV  0x88007007
#define MASK_VLSSEG5EV   0xfc00707f
#define MATCH_VSSSEG5BV  0x88000027
#define MASK_VSSSEG5BV   0xfc00707f
#define MATCH_VSSSEG5HV  0x88005027
#define MASK_VSSSEG5HV   0xfc00707f
#define MATCH_VSSSEG5WV  0x88006027
#define MASK_VSSSEG5WV   0xfc00707f
#define MATCH_VSSSEG5EV  0x88007027
#define MASK_VSSSEG5EV   0xfc00707f

#define MATCH_VLSSEG6BV  0xb8000007
#define MASK_VLSSEG6BV   0xfc00707f
#define MATCH_VLSSEG6HV  0xb8005007
#define MASK_VLSSEG6HV   0xfc00707f
#define MATCH_VLSSEG6WV  0xb8006007
#define MASK_VLSSEG6WV   0xfc00707f
#define MATCH_VLSSEG6BUV 0xa8000007
#define MASK_VLSSEG6BUV  0xfc00707f
#define MATCH_VLSSEG6HUV 0xa8005007
#define MASK_VLSSEG6HUV  0xfc00707f
#define MATCH_VLSSEG6WUV 0xa8006007
#define MASK_VLSSEG6WUV  0xfc00707f
#define MATCH_VLSSEG6EV  0xa8007007
#define MASK_VLSSEG6EV   0xfc00707f
#define MATCH_VSSSEG6BV  0xa8000027
#define MASK_VSSSEG6BV   0xfc00707f
#define MATCH_VSSSEG6HV  0xa8005027
#define MASK_VSSSEG6HV   0xfc00707f
#define MATCH_VSSSEG6WV  0xa8006027
#define MASK_VSSSEG6WV   0xfc00707f
#define MATCH_VSSSEG6EV  0xa8007027
#define MASK_VSSSEG6EV   0xfc00707f

#define MATCH_VLSSEG7BV  0xd8000007
#define MASK_VLSSEG7BV   0xfc00707f
#define MATCH_VLSSEG7HV  0xd8005007
#define MASK_VLSSEG7HV   0xfc00707f
#define MATCH_VLSSEG7WV  0xd8006007
#define MASK_VLSSEG7WV   0xfc00707f
#define MATCH_VLSSEG7BUV 0xc8000007
#define MASK_VLSSEG7BUV  0xfc00707f
#define MATCH_VLSSEG7HUV 0xc8005007
#define MASK_VLSSEG7HUV  0xfc00707f
#define MATCH_VLSSEG7WUV 0xc8006007
#define MASK_VLSSEG7WUV  0xfc00707f
#define MATCH_VLSSEG7EV  0xc8007007
#define MASK_VLSSEG7EV   0xfc00707f
#define MATCH_VSSSEG7BV  0xc8000027
#define MASK_VSSSEG7BV   0xfc00707f
#define MATCH_VSSSEG7HV  0xc8005027
#define MASK_VSSSEG7HV   0xfc00707f
#define MATCH_VSSSEG7WV  0xc8006027
#define MASK_VSSSEG7WV   0xfc00707f
#define MATCH_VSSSEG7EV  0xc8007027
#define MASK_VSSSEG7EV   0xfc00707f

#define MATCH_VLSSEG8BV  0xf8000007
#define MASK_VLSSEG8BV   0xfc00707f
#define MATCH_VLSSEG8HV  0xf8005007
#define MASK_VLSSEG8HV   0xfc00707f
#define MATCH_VLSSEG8WV  0xf8006007
#define MASK_VLSSEG8WV   0xfc00707f
#define MATCH_VLSSEG8BUV 0xe8000007
#define MASK_VLSSEG8BUV  0xfc00707f
#define MATCH_VLSSEG8HUV 0xe8005007
#define MASK_VLSSEG8HUV  0xfc00707f
#define MATCH_VLSSEG8WUV 0xe8006007
#define MASK_VLSSEG8WUV  0xfc00707f
#define MATCH_VLSSEG8EV  0xe8007007
#define MASK_VLSSEG8EV   0xfc00707f
#define MATCH_VSSSEG8BV  0xe8000027
#define MASK_VSSSEG8BV   0xfc00707f
#define MATCH_VSSSEG8HV  0xe8005027
#define MASK_VSSSEG8HV   0xfc00707f
#define MATCH_VSSSEG8WV  0xe8006027
#define MASK_VSSSEG8WV   0xfc00707f
#define MATCH_VSSSEG8EV  0xe8007027
#define MASK_VSSSEG8EV   0xfc00707f

#define MATCH_VLXSEG2BV  0x3c000007
#define MASK_VLXSEG2BV   0xfc00707f
#define MATCH_VLXSEG2HV  0x3c005007
#define MASK_VLXSEG2HV   0xfc00707f
#define MATCH_VLXSEG2WV  0x3c006007
#define MASK_VLXSEG2WV   0xfc00707f
#define MATCH_VLXSEG2BUV 0x2c000007
#define MASK_VLXSEG2BUV  0xfc00707f
#define MATCH_VLXSEG2HUV 0x2c005007
#define MASK_VLXSEG2HUV  0xfc00707f
#define MATCH_VLXSEG2WUV 0x2c006007
#define MASK_VLXSEG2WUV  0xfc00707f
#define MATCH_VLXSEG2EV  0x2c007007
#define MASK_VLXSEG2EV   0xfc00707f
#define MATCH_VSXSEG2BV  0x2c000027
#define MASK_VSXSEG2BV   0xfc00707f
#define MATCH_VSXSEG2HV  0x2c005027
#define MASK_VSXSEG2HV   0xfc00707f
#define MATCH_VSXSEG2WV  0x2c006027
#define MASK_VSXSEG2WV   0xfc00707f
#define MATCH_VSXSEG2EV  0x2c007027
#define MASK_VSXSEG2EV   0xfc00707f

#define MATCH_VLXSEG3BV  0x5c000007
#define MASK_VLXSEG3BV   0xfc00707f
#define MATCH_VLXSEG3HV  0x5c005007
#define MASK_VLXSEG3HV   0xfc00707f
#define MATCH_VLXSEG3WV  0x5c006007
#define MASK_VLXSEG3WV   0xfc00707f
#define MATCH_VLXSEG3BUV 0x4c000007
#define MASK_VLXSEG3BUV  0xfc00707f
#define MATCH_VLXSEG3HUV 0x4c005007
#define MASK_VLXSEG3HUV  0xfc00707f
#define MATCH_VLXSEG3WUV 0x4c006007
#define MASK_VLXSEG3WUV  0xfc00707f
#define MATCH_VLXSEG3EV  0x4c007007
#define MASK_VLXSEG3EV   0xfc00707f
#define MATCH_VSXSEG3BV  0x4c000027
#define MASK_VSXSEG3BV   0xfc00707f
#define MATCH_VSXSEG3HV  0x4c005027
#define MASK_VSXSEG3HV   0xfc00707f
#define MATCH_VSXSEG3WV  0x4c006027
#define MASK_VSXSEG3WV   0xfc00707f
#define MATCH_VSXSEG3EV  0x4c007027
#define MASK_VSXSEG3EV   0xfc00707f

#define MATCH_VLXSEG4BV  0x7c000007
#define MASK_VLXSEG4BV   0xfc00707f
#define MATCH_VLXSEG4HV  0x7c005007
#define MASK_VLXSEG4HV   0xfc00707f
#define MATCH_VLXSEG4WV  0x7c006007
#define MASK_VLXSEG4WV   0xfc00707f
#define MATCH_VLXSEG4BUV 0x6c000007
#define MASK_VLXSEG4BUV  0xfc00707f
#define MATCH_VLXSEG4HUV 0x6c005007
#define MASK_VLXSEG4HUV  0xfc00707f
#define MATCH_VLXSEG4WUV 0x6c006007
#define MASK_VLXSEG4WUV  0xfc00707f
#define MATCH_VLXSEG4EV  0x6c007007
#define MASK_VLXSEG4EV   0xfc00707f
#define MATCH_VSXSEG4BV  0x6c000027
#define MASK_VSXSEG4BV   0xfc00707f
#define MATCH_VSXSEG4HV  0x6c005027
#define MASK_VSXSEG4HV   0xfc00707f
#define MATCH_VSXSEG4WV  0x6c006027
#define MASK_VSXSEG4WV   0xfc00707f
#define MATCH_VSXSEG4EV  0x6c007027
#define MASK_VSXSEG4EV   0xfc00707f

#define MATCH_VLXSEG5BV  0x9c000007
#define MASK_VLXSEG5BV   0xfc00707f
#define MATCH_VLXSEG5HV  0x9c005007
#define MASK_VLXSEG5HV   0xfc00707f
#define MATCH_VLXSEG5WV  0x9c006007
#define MASK_VLXSEG5WV   0xfc00707f
#define MATCH_VLXSEG5BUV 0x8c000007
#define MASK_VLXSEG5BUV  0xfc00707f
#define MATCH_VLXSEG5HUV 0x8c005007
#define MASK_VLXSEG5HUV  0xfc00707f
#define MATCH_VLXSEG5WUV 0x8c006007
#define MASK_VLXSEG5WUV  0xfc00707f
#define MATCH_VLXSEG5EV  0x8c007007
#define MASK_VLXSEG5EV   0xfc00707f
#define MATCH_VSXSEG5BV  0x8c000027
#define MASK_VSXSEG5BV   0xfc00707f
#define MATCH_VSXSEG5HV  0x8c005027
#define MASK_VSXSEG5HV   0xfc00707f
#define MATCH_VSXSEG5WV  0x8c006027
#define MASK_VSXSEG5WV   0xfc00707f
#define MATCH_VSXSEG5EV  0x8c007027
#define MASK_VSXSEG5EV   0xfc00707f

#define MATCH_VLXSEG6BV  0xbc000007
#define MASK_VLXSEG6BV   0xfc00707f
#define MATCH_VLXSEG6HV  0xbc005007
#define MASK_VLXSEG6HV   0xfc00707f
#define MATCH_VLXSEG6WV  0xbc006007
#define MASK_VLXSEG6WV   0xfc00707f
#define MATCH_VLXSEG6BUV 0xac000007
#define MASK_VLXSEG6BUV  0xfc00707f
#define MATCH_VLXSEG6HUV 0xac005007
#define MASK_VLXSEG6HUV  0xfc00707f
#define MATCH_VLXSEG6WUV 0xac006007
#define MASK_VLXSEG6WUV  0xfc00707f
#define MATCH_VLXSEG6EV  0xac007007
#define MASK_VLXSEG6EV   0xfc00707f
#define MATCH_VSXSEG6BV  0xac000027
#define MASK_VSXSEG6BV   0xfc00707f
#define MATCH_VSXSEG6HV  0xac005027
#define MASK_VSXSEG6HV   0xfc00707f
#define MATCH_VSXSEG6WV  0xac006027
#define MASK_VSXSEG6WV   0xfc00707f
#define MATCH_VSXSEG6EV  0xac007027
#define MASK_VSXSEG6EV   0xfc00707f

#define MATCH_VLXSEG7BV  0xdc000007
#define MASK_VLXSEG7BV   0xfc00707f
#define MATCH_VLXSEG7HV  0xdc005007
#define MASK_VLXSEG7HV   0xfc00707f
#define MATCH_VLXSEG7WV  0xdc006007
#define MASK_VLXSEG7WV   0xfc00707f
#define MATCH_VLXSEG7BUV 0xcc000007
#define MASK_VLXSEG7BUV  0xfc00707f
#define MATCH_VLXSEG7HUV 0xcc005007
#define MASK_VLXSEG7HUV  0xfc00707f
#define MATCH_VLXSEG7WUV 0xcc006007
#define MASK_VLXSEG7WUV  0xfc00707f
#define MATCH_VLXSEG7EV  0xcc007007
#define MASK_VLXSEG7EV   0xfc00707f
#define MATCH_VSXSEG7BV  0xcc000027
#define MASK_VSXSEG7BV   0xfc00707f
#define MATCH_VSXSEG7HV  0xcc005027
#define MASK_VSXSEG7HV   0xfc00707f
#define MATCH_VSXSEG7WV  0xcc006027
#define MASK_VSXSEG7WV   0xfc00707f
#define MATCH_VSXSEG7EV  0xcc007027
#define MASK_VSXSEG7EV   0xfc00707f

#define MATCH_VLXSEG8BV  0xfc000007
#define MASK_VLXSEG8BV   0xfc00707f
#define MATCH_VLXSEG8HV  0xfc005007
#define MASK_VLXSEG8HV   0xfc00707f
#define MATCH_VLXSEG8WV  0xfc006007
#define MASK_VLXSEG8WV   0xfc00707f
#define MATCH_VLXSEG8BUV 0xec000007
#define MASK_VLXSEG8BUV  0xfc00707f
#define MATCH_VLXSEG8HUV 0xec005007
#define MASK_VLXSEG8HUV  0xfc00707f
#define MATCH_VLXSEG8WUV 0xec006007
#define MASK_VLXSEG8WUV  0xfc00707f
#define MATCH_VLXSEG8EV  0xec007007
#define MASK_VLXSEG8EV   0xfc00707f
#define MATCH_VSXSEG8BV  0xec000027
#define MASK_VSXSEG8BV   0xfc00707f
#define MATCH_VSXSEG8HV  0xec005027
#define MASK_VSXSEG8HV   0xfc00707f
#define MATCH_VSXSEG8WV  0xec006027
#define MASK_VSXSEG8WV   0xfc00707f
#define MATCH_VSXSEG8EV  0xec007027
#define MASK_VSXSEG8EV   0xfc00707f

#define MATCH_VLSEG2BFFV  0x31000007
#define MASK_VLSEG2BFFV   0xfdf0707f
#define MATCH_VLSEG2HFFV  0x31005007
#define MASK_VLSEG2HFFV   0xfdf0707f
#define MATCH_VLSEG2WFFV  0x31006007
#define MASK_VLSEG2WFFV   0xfdf0707f
#define MATCH_VLSEG2BUFFV 0x21000007
#define MASK_VLSEG2BUFFV  0xfdf0707f
#define MATCH_VLSEG2HUFFV 0x21005007
#define MASK_VLSEG2HUFFV  0xfdf0707f
#define MATCH_VLSEG2WUFFV 0x21006007
#define MASK_VLSEG2WUFFV  0xfdf0707f
#define MATCH_VLSEG2EFFV  0x21007007
#define MASK_VLSEG2EFFV   0xfdf0707f

#define MATCH_VLSEG3BFFV  0x51000007
#define MASK_VLSEG3BFFV   0xfdf0707f
#define MATCH_VLSEG3HFFV  0x51005007
#define MASK_VLSEG3HFFV   0xfdf0707f
#define MATCH_VLSEG3WFFV  0x51006007
#define MASK_VLSEG3WFFV   0xfdf0707f
#define MATCH_VLSEG3BUFFV 0x41000007
#define MASK_VLSEG3BUFFV  0xfdf0707f
#define MATCH_VLSEG3HUFFV 0x41005007
#define MASK_VLSEG3HUFFV  0xfdf0707f
#define MATCH_VLSEG3WUFFV 0x41006007
#define MASK_VLSEG3WUFFV  0xfdf0707f
#define MATCH_VLSEG3EFFV  0x41007007
#define MASK_VLSEG3EFFV   0xfdf0707f

#define MATCH_VLSEG4BFFV  0x71000007
#define MASK_VLSEG4BFFV   0xfdf0707f
#define MATCH_VLSEG4HFFV  0x71005007
#define MASK_VLSEG4HFFV   0xfdf0707f
#define MATCH_VLSEG4WFFV  0x71006007
#define MASK_VLSEG4WFFV   0xfdf0707f
#define MATCH_VLSEG4BUFFV 0x61000007
#define MASK_VLSEG4BUFFV  0xfdf0707f
#define MATCH_VLSEG4HUFFV 0x61005007
#define MASK_VLSEG4HUFFV  0xfdf0707f
#define MATCH_VLSEG4WUFFV 0x61006007
#define MASK_VLSEG4WUFFV  0xfdf0707f
#define MATCH_VLSEG4EFFV  0x61007007
#define MASK_VLSEG4EFFV   0xfdf0707f

#define MATCH_VLSEG5BFFV  0x91000007
#define MASK_VLSEG5BFFV   0xfdf0707f
#define MATCH_VLSEG5HFFV  0x91005007
#define MASK_VLSEG5HFFV   0xfdf0707f
#define MATCH_VLSEG5WFFV  0x91006007
#define MASK_VLSEG5WFFV   0xfdf0707f
#define MATCH_VLSEG5BUFFV 0x81000007
#define MASK_VLSEG5BUFFV  0xfdf0707f
#define MATCH_VLSEG5HUFFV 0x81005007
#define MASK_VLSEG5HUFFV  0xfdf0707f
#define MATCH_VLSEG5WUFFV 0x81006007
#define MASK_VLSEG5WUFFV  0xfdf0707f
#define MATCH_VLSEG5EFFV  0x81007007
#define MASK_VLSEG5EFFV   0xfdf0707f

#define MATCH_VLSEG6BFFV  0xb1000007
#define MASK_VLSEG6BFFV   0xfdf0707f
#define MATCH_VLSEG6HFFV  0xb1005007
#define MASK_VLSEG6HFFV   0xfdf0707f
#define MATCH_VLSEG6WFFV  0xb1006007
#define MASK_VLSEG6WFFV   0xfdf0707f
#define MATCH_VLSEG6BUFFV 0xa1000007
#define MASK_VLSEG6BUFFV  0xfdf0707f
#define MATCH_VLSEG6HUFFV 0xa1005007
#define MASK_VLSEG6HUFFV  0xfdf0707f
#define MATCH_VLSEG6WUFFV 0xa1006007
#define MASK_VLSEG6WUFFV  0xfdf0707f
#define MATCH_VLSEG6EFFV  0xa1007007
#define MASK_VLSEG6EFFV   0xfdf0707f

#define MATCH_VLSEG7BFFV  0xd1000007
#define MASK_VLSEG7BFFV   0xfdf0707f
#define MATCH_VLSEG7HFFV  0xd1005007
#define MASK_VLSEG7HFFV   0xfdf0707f
#define MATCH_VLSEG7WFFV  0xd1006007
#define MASK_VLSEG7WFFV   0xfdf0707f
#define MATCH_VLSEG7BUFFV 0xc1000007
#define MASK_VLSEG7BUFFV  0xfdf0707f
#define MATCH_VLSEG7HUFFV 0xc1005007
#define MASK_VLSEG7HUFFV  0xfdf0707f
#define MATCH_VLSEG7WUFFV 0xc1006007
#define MASK_VLSEG7WUFFV  0xfdf0707f
#define MATCH_VLSEG7EFFV  0xc1007007
#define MASK_VLSEG7EFFV   0xfdf0707f

#define MATCH_VLSEG8BFFV  0xf1000007
#define MASK_VLSEG8BFFV   0xfdf0707f
#define MATCH_VLSEG8HFFV  0xf1005007
#define MASK_VLSEG8HFFV   0xfdf0707f
#define MATCH_VLSEG8WFFV  0xf1006007
#define MASK_VLSEG8WFFV   0xfdf0707f
#define MATCH_VLSEG8BUFFV 0xe1000007
#define MASK_VLSEG8BUFFV  0xfdf0707f
#define MATCH_VLSEG8HUFFV 0xe1005007
#define MASK_VLSEG8HUFFV  0xfdf0707f
#define MATCH_VLSEG8WUFFV 0xe1006007
#define MASK_VLSEG8WUFFV  0xfdf0707f
#define MATCH_VLSEG8EFFV  0xe1007007
#define MASK_VLSEG8EFFV   0xfdf0707f

/* Temporary AMO encoding info

width
010 AMO*.W
011 AMO*.D
100 AMO*.Q
110 VAMO*W.V
111 VAMO*D.V
000 VAMO*Q.V

amoop
00001 vamoswap
00000 vamoadd
00100 vamoxor
01100 vamoand
01000 vamoor
10000 vamomin
10100 vamomax
11000 vamominu
11100 vamomaxu

   31-27 26 25 24-20 19-15 14-12 11-7    6-0
   amoop wd vm  vs2   rs1  width vs3/vd  opcode
   00001 x 1 xxxxx xxxxx 110 xxxxx 0101111
   0000 1x1x xxxx xxxx x110 xxxx x010 1111
   1111 1010 0000 0000 0111 0000 0111 1111 */

#define MATCH_VAMOADDWV   0x0000602f
#define MASK_VAMOADDWV    0xf800707f
#define MATCH_VAMOADDDV   0x0000702f
#define MASK_VAMOADDDV    0xf800707f
#define MATCH_VAMOSWAPWV  0x0800602f
#define MASK_VAMOSWAPWV   0xf800707f
#define MATCH_VAMOSWAPDV  0x0800702f
#define MASK_VAMOSWAPDV   0xf800707f
#define MATCH_VAMOXORWV   0x2000602f
#define MASK_VAMOXORWV    0xf800707f
#define MATCH_VAMOXORDV   0x2000702f
#define MASK_VAMOXORDV    0xf800707f
#define MATCH_VAMOANDWV   0x6000602f
#define MASK_VAMOANDWV    0xf800707f
#define MATCH_VAMOANDDV   0x6000702f
#define MASK_VAMOANDDV    0xf800707f
#define MATCH_VAMOORWV    0x4000602f
#define MASK_VAMOORWV     0xf800707f
#define MATCH_VAMOORDV    0x4000702f
#define MASK_VAMOORDV     0xf800707f
#define MATCH_VAMOMINWV   0x8000602f
#define MASK_VAMOMINWV    0xf800707f
#define MATCH_VAMOMINDV   0x8000702f
#define MASK_VAMOMINDV    0xf800707f
#define MATCH_VAMOMAXWV   0xa000602f
#define MASK_VAMOMAXWV    0xf800707f
#define MATCH_VAMOMAXDV   0xa000702f
#define MASK_VAMOMAXDV    0xf800707f
#define MATCH_VAMOMINUWV  0xc000602f
#define MASK_VAMOMINUWV   0xf800707f
#define MATCH_VAMOMINUDV  0xc000702f
#define MASK_VAMOMINUDV   0xf800707f
#define MATCH_VAMOMAXUWV  0xe000602f
#define MASK_VAMOMAXUWV   0xf800707f
#define MATCH_VAMOMAXUDV  0xe000702f
#define MASK_VAMOMAXUDV   0xf800707f

/* Temporary ALU encoding info

funct3
000 OPIVV vv
001 OPFVV vv
010 OPMVV vv
011 OPIVI vi  simm[4:0]
100 OPIVX vx  GPR x-reg rs1
101 OPFVF vf  FP f-reg rs1
110 OPMVX vx  GPR x-reg rs1
111 OPCFG si  GPR x-reg rs1 & rs2/imm

INT OPI
funct6
000000 vadd
000001
000010 vsub
000011 vrsub
000100 vminu
000101 vmin
000110 vmaxu
000111 vmax
001000
001001 vand
001010 vor
001011 vxor
001100 vrgather
001101
001110 vslideup
001111 vslidedown
010000 vadc
010001 vmadc
010010 vsbc
010011 vmsbc
010100
010101
010110
010111 vmerge/vmv
011000 vmseq
011001 vmsne
011010 vmsltu
011011 vmslt
011100 vmsleu
011101 vmsle
011110 vmsgtu
011111 vmsgt
100000 vsaddu
100001 vsadd
100010 vssubu
100011 vssub
100100 vaadd
100101 vsll
100110 vasub
100111 vsmul
101000 vsrl
101001 vsra
101010 vssrl
101011 vssra
101100 vnsrl
101101 vnsra
101110 vnclipu
101111 vnclip
110000 vwredsumu
110001 vwredsum
110010
110011
110100
110101
110110
110111
111000 vdotu **
111001 vdot **
111010
111011
111100 vwsmaccu
111101 vwsmacc
111110 vwsmaccsu
111111 vwsmaccus

INT OPM
funct6
000000 vredsum
000001 vredand
000010 vredor
000011 vredxor
000100 vredminu
000101 vredmin
000110 vredmaxu
000111 vredmax
001000
001001
001010
001011
001100 vext.x.v
001101 vmv.s.x
001110 vslide1up
001111 vslide1down
010000
010001
010010
010011
010100 vmpopc
010101 vmfirst
010110 VMUNARY0
010111 vcompress
011000 vmandnot
011001 vmand
011010 vmor
011011 vmxor
011100 vmornot
011101 vmnand
011110 vmnor
011111 vmxnor
100000 vdivu
100001 vdiv
100010 vremu
100011 vrem
100100 vmulhu
100101 vmul
100110 vmulhsu
100111 vmulh
101000
101001 vmadd
101010
101011 vnmsub
101100
101101 vmacc
101110
101111 vnmsac
110000 vwaddu
110001 vwadd
110010 vwsubu
110011 vwsub
110100 vwaddu.w
110101 vwadd.w
110110 vwsubu.w
110111 vwsub.w
111000 vwmulu
111001
111010 vwmulsu
111011 vwmul
111100 vwmaccu
111101 vwmacc
111110 vwmaccsu
111111 vwmaccus

VMUNARY0
rs1
00001 vmsbf
00010 vmsof
00011 vmsif
10000 vmiota
10001 vid

VFLOAT
funct6
000000 vfadd
000001 vfredsum
000010 vfsub
000011 vfredosum
000100 vfmin
000101 vfredmin
000110 vfmax
000111 vfredmax
001000 vfsgnj
001001 vfsgnn
001010 vfsgnx
001011
001100 vfmv.f.s
001101 vfmv.s.f
001110
001111
010000
010001
010010
010011
010100
010101
010110
010111 vfmerge/vfmv
011000 vmfeq
011001 vmfle
011010 vmford
011011 vmflt
011100 vmfne
011101 vmfgt
011110
011111 vmfge
100000 vfdiv
100001 vfrdiv
100010 VFUNARY0
100011 VFUNARY1
100100 vfmul
100101
100110
100111 vfrsub
101000 vfmadd
101001 vfnmadd
101010 vfmsub
101011 vfnmsub
101100 vfmacc
101101 vfnmacc
101110 vfmsac
101111 vfnmsac
110000 vfwadd
110001 vfwredsum
110010 vfwsub
110011 vfwredosum
110100 vfwadd.w
110101
110110 vfwsub.w
110111
111000 vfwmul
111001 vfdot
111010
111011
111100 vfwmacc
111101 vfwnmacc
111110 vfwmsac
111111 vfwnmsac

VFUNARY0
vs1
00000 vfcvt.xu.f.v
00001 vfcvt.x.f.v
00010 vfcvt.f.xu.v
00011 vfcvt.f.x.v

01000 vfwcvt.xu.f.v
01001 vfwcvt.x.f.v
01010 vfwcvt.f.xu.v
01011 vfwcvt.f.x.v
01100 vfwcvt.f.f.v

10000 vfncvt.xu.f.v
10001 vfncvt.x.f.v
10010 vfncvt.f.xu.v
10011 vfncvt.f.x.v
10100 vfncvt.f.f.v

VFUNARY1
vs1
00000 vfsqrt.v
10000 vfclass.v

31-26 25 24-20   19-15     14-12 11-7 6-0
funct6 VM  VS2  VS1/RS1/IMM func3 VD   opcode
100000 x 00000 00000 000 00000 1010111
1000 00x0 0000 0000 0000 0000 0101 0111
1111 11x0 0000 0000 0111 0000 0111 1111

*/

#define MATCH_VADDVV  0x00000057
#define MASK_VADDVV   0xfc00707f
#define MATCH_VADDVX  0x00004057
#define MASK_VADDVX   0xfc00707f
#define MATCH_VADDVI  0x00003057
#define MASK_VADDVI   0xfc00707f
#define MATCH_VSUBVV  0x08000057
#define MASK_VSUBVV   0xfc00707f
#define MATCH_VSUBVX  0x08004057
#define MASK_VSUBVX   0xfc00707f
#define MATCH_VRSUBVX 0x0c004057
#define MASK_VRSUBVX  0xfc00707f
#define MATCH_VRSUBVI 0x0c003057
#define MASK_VRSUBVI  0xfc00707f

#define MATCH_VWCVTXXV  0xc4006057
#define MASK_VWCVTXXV   0xfc0ff07f
#define MATCH_VWCVTUXXV 0xc0006057
#define MASK_VWCVTUXXV  0xfc0ff07f

#define MATCH_VWADDVV  0xc4002057
#define MASK_VWADDVV   0xfc00707f
#define MATCH_VWADDVX  0xc4006057
#define MASK_VWADDVX   0xfc00707f
#define MATCH_VWSUBVV  0xcc002057
#define MASK_VWSUBVV   0xfc00707f
#define MATCH_VWSUBVX  0xcc006057
#define MASK_VWSUBVX   0xfc00707f
#define MATCH_VWADDWV  0xd4002057
#define MASK_VWADDWV   0xfc00707f
#define MATCH_VWADDWX  0xd4006057
#define MASK_VWADDWX   0xfc00707f
#define MATCH_VWSUBWV  0xdc002057
#define MASK_VWSUBWV   0xfc00707f
#define MATCH_VWSUBWX  0xdc006057
#define MASK_VWSUBWX   0xfc00707f
#define MATCH_VWADDUVV  0xc0002057
#define MASK_VWADDUVV   0xfc00707f
#define MATCH_VWADDUVX  0xc0006057
#define MASK_VWADDUVX   0xfc00707f
#define MATCH_VWSUBUVV  0xc8002057
#define MASK_VWSUBUVV   0xfc00707f
#define MATCH_VWSUBUVX  0xc8006057
#define MASK_VWSUBUVX   0xfc00707f
#define MATCH_VWADDUWV  0xd0002057
#define MASK_VWADDUWV   0xfc00707f
#define MATCH_VWADDUWX  0xd0006057
#define MASK_VWADDUWX   0xfc00707f
#define MATCH_VWSUBUWV  0xd8002057
#define MASK_VWSUBUWV   0xfc00707f
#define MATCH_VWSUBUWX  0xd8006057
#define MASK_VWSUBUWX   0xfc00707f

#define MATCH_VADCVVM  0x42000057
#define MASK_VADCVVM   0xfe00707f
#define MATCH_VADCVXM  0x42004057
#define MASK_VADCVXM   0xfe00707f
#define MATCH_VADCVIM  0x42003057
#define MASK_VADCVIM   0xfe00707f
#define MATCH_VMADCVVM 0x46000057
#define MASK_VMADCVVM  0xfe00707f
#define MATCH_VMADCVXM 0x46004057
#define MASK_VMADCVXM  0xfe00707f
#define MATCH_VMADCVIM 0x46003057
#define MASK_VMADCVIM  0xfe00707f
#define MATCH_VSBCVVM  0x4a000057
#define MASK_VSBCVVM   0xfe00707f
#define MATCH_VSBCVXM  0x4a004057
#define MASK_VSBCVXM   0xfe00707f
#define MATCH_VMSBCVVM 0x4e000057
#define MASK_VMSBCVVM  0xfe00707f
#define MATCH_VMSBCVXM 0x4e004057
#define MASK_VMSBCVXM  0xfe00707f

#define MATCH_VNOTV   0x2c0fb057
#define MASK_VNOTV    0xfc0ff07f

#define MATCH_VANDVV  0x24000057
#define MASK_VANDVV   0xfc00707f
#define MATCH_VANDVX  0x24004057
#define MASK_VANDVX   0xfc00707f
#define MATCH_VANDVI  0x24003057
#define MASK_VANDVI   0xfc00707f
#define MATCH_VORVV   0x28000057
#define MASK_VORVV    0xfc00707f
#define MATCH_VORVX   0x28004057
#define MASK_VORVX    0xfc00707f
#define MATCH_VORVI   0x28003057
#define MASK_VORVI    0xfc00707f
#define MATCH_VXORVV  0x2c000057
#define MASK_VXORVV   0xfc00707f
#define MATCH_VXORVX  0x2c004057
#define MASK_VXORVX   0xfc00707f
#define MATCH_VXORVI  0x2c003057
#define MASK_VXORVI   0xfc00707f

#define MATCH_VSLLVV 0x94000057
#define MASK_VSLLVV  0xfc00707f
#define MATCH_VSLLVX 0x94004057
#define MASK_VSLLVX  0xfc00707f
#define MATCH_VSLLVI 0x94003057
#define MASK_VSLLVI  0xfc00707f
#define MATCH_VSRLVV 0xa0000057
#define MASK_VSRLVV  0xfc00707f
#define MATCH_VSRLVX 0xa0004057
#define MASK_VSRLVX  0xfc00707f
#define MATCH_VSRLVI 0xa0003057
#define MASK_VSRLVI  0xfc00707f
#define MATCH_VSRAVV 0xa4000057
#define MASK_VSRAVV  0xfc00707f
#define MATCH_VSRAVX 0xa4004057
#define MASK_VSRAVX  0xfc00707f
#define MATCH_VSRAVI 0xa4003057
#define MASK_VSRAVI  0xfc00707f

#define MATCH_VNSRLVV  0xb0000057
#define MASK_VNSRLVV   0xfc00707f
#define MATCH_VNSRLVX  0xb0004057
#define MASK_VNSRLVX   0xfc00707f
#define MATCH_VNSRLVI  0xb0003057
#define MASK_VNSRLVI   0xfc00707f
#define MATCH_VNSRAVV  0xb4000057
#define MASK_VNSRAVV   0xfc00707f
#define MATCH_VNSRAVX  0xb4004057
#define MASK_VNSRAVX   0xfc00707f
#define MATCH_VNSRAVI  0xb4003057
#define MASK_VNSRAVI   0xfc00707f

#define MATCH_VMSEQVV  0x60000057
#define MASK_VMSEQVV   0xfc00707f
#define MATCH_VMSEQVX  0x60004057
#define MASK_VMSEQVX   0xfc00707f
#define MATCH_VMSEQVI  0x60003057
#define MASK_VMSEQVI   0xfc00707f
#define MATCH_VMSNEVV  0x64000057
#define MASK_VMSNEVV   0xfc00707f
#define MATCH_VMSNEVX  0x64004057
#define MASK_VMSNEVX   0xfc00707f
#define MATCH_VMSNEVI  0x64003057
#define MASK_VMSNEVI   0xfc00707f
#define MATCH_VMSLTVV  0x6c000057
#define MASK_VMSLTVV   0xfc00707f
#define MATCH_VMSLTVX  0x6c004057
#define MASK_VMSLTVX   0xfc00707f
#define MATCH_VMSLTUVV 0x68000057
#define MASK_VMSLTUVV  0xfc00707f
#define MATCH_VMSLTUVX 0x68004057
#define MASK_VMSLTUVX  0xfc00707f
#define MATCH_VMSLEVV  0x74000057
#define MASK_VMSLEVV   0xfc00707f
#define MATCH_VMSLEVX  0x74004057
#define MASK_VMSLEVX   0xfc00707f
#define MATCH_VMSLEVI  0x74003057
#define MASK_VMSLEVI   0xfc00707f
#define MATCH_VMSLEUVV 0x70000057
#define MASK_VMSLEUVV  0xfc00707f
#define MATCH_VMSLEUVX 0x70004057
#define MASK_VMSLEUVX  0xfc00707f
#define MATCH_VMSLEUVI 0x70003057
#define MASK_VMSLEUVI  0xfc00707f
#define MATCH_VMSGTVX  0x7c004057
#define MASK_VMSGTVX   0xfc00707f
#define MATCH_VMSGTVI  0x7c003057
#define MASK_VMSGTVI   0xfc00707f
#define MATCH_VMSGTUVX 0x78004057
#define MASK_VMSGTUVX  0xfc00707f
#define MATCH_VMSGTUVI 0x78003057
#define MASK_VMSGTUVI  0xfc00707f

#define MATCH_VMINVV  0x14000057
#define MASK_VMINVV   0xfc00707f
#define MATCH_VMINVX  0x14004057
#define MASK_VMINVX   0xfc00707f
#define MATCH_VMAXVV  0x1c000057
#define MASK_VMAXVV   0xfc00707f
#define MATCH_VMAXVX  0x1c004057
#define MASK_VMAXVX   0xfc00707f
#define MATCH_VMINUVV 0x10000057
#define MASK_VMINUVV  0xfc00707f
#define MATCH_VMINUVX 0x10004057
#define MASK_VMINUVX  0xfc00707f
#define MATCH_VMAXUVV 0x18000057
#define MASK_VMAXUVV  0xfc00707f
#define MATCH_VMAXUVX 0x18004057
#define MASK_VMAXUVX  0xfc00707f

#define MATCH_VMULVV    0x94002057
#define MASK_VMULVV     0xfc00707f
#define MATCH_VMULVX    0x94006057
#define MASK_VMULVX     0xfc00707f
#define MATCH_VMULHVV   0x9c002057
#define MASK_VMULHVV    0xfc00707f
#define MATCH_VMULHVX   0x9c006057
#define MASK_VMULHVX    0xfc00707f
#define MATCH_VMULHUVV  0x90002057
#define MASK_VMULHUVV   0xfc00707f
#define MATCH_VMULHUVX  0x90006057
#define MASK_VMULHUVX   0xfc00707f
#define MATCH_VMULHSUVV 0x98002057
#define MASK_VMULHSUVV  0xfc00707f
#define MATCH_VMULHSUVX 0x98006057
#define MASK_VMULHSUVX  0xfc00707f

#define MATCH_VWMULVV   0xec002057
#define MASK_VWMULVV    0xfc00707f
#define MATCH_VWMULVX   0xec006057
#define MASK_VWMULVX    0xfc00707f
#define MATCH_VWMULUVV  0xe0002057
#define MASK_VWMULUVV   0xfc00707f
#define MATCH_VWMULUVX  0xe0006057
#define MASK_VWMULUVX   0xfc00707f
#define MATCH_VWMULSUVV 0xe8002057
#define MASK_VWMULSUVV  0xfc00707f
#define MATCH_VWMULSUVX 0xe8006057
#define MASK_VWMULSUVX  0xfc00707f

#define MATCH_VMACCVV  0xb4002057
#define MASK_VMACCVV   0xfc00707f
#define MATCH_VMACCVX  0xb4006057
#define MASK_VMACCVX   0xfc00707f
#define MATCH_VNMSACVV 0xbc002057
#define MASK_VNMSACVV  0xfc00707f
#define MATCH_VNMSACVX 0xbc006057
#define MASK_VNMSACVX  0xfc00707f
#define MATCH_VMADDVV  0xa4002057
#define MASK_VMADDVV   0xfc00707f
#define MATCH_VMADDVX  0xa4006057
#define MASK_VMADDVX   0xfc00707f
#define MATCH_VNMSUBVV 0xac002057
#define MASK_VNMSUBVV  0xfc00707f
#define MATCH_VNMSUBVX 0xac006057
#define MASK_VNMSUBVX  0xfc00707f

#define MATCH_VWMACCUVV  0xf0002057
#define MASK_VWMACCUVV   0xfc00707f
#define MATCH_VWMACCUVX  0xf0006057
#define MASK_VWMACCUVX   0xfc00707f
#define MATCH_VWMACCVV   0xf4002057
#define MASK_VWMACCVV    0xfc00707f
#define MATCH_VWMACCVX   0xf4006057
#define MASK_VWMACCVX    0xfc00707f
#define MATCH_VWMACCSUVV 0xf8002057
#define MASK_VWMACCSUVV  0xfc00707f
#define MATCH_VWMACCSUVX 0xf8006057
#define MASK_VWMACCSUVX  0xfc00707f
#define MATCH_VWMACCUSVX 0xfc006057
#define MASK_VWMACCUSVX  0xfc00707f

#define MATCH_VDIVVV  0x84002057
#define MASK_VDIVVV   0xfc00707f
#define MATCH_VDIVVX  0x84006057
#define MASK_VDIVVX   0xfc00707f
#define MATCH_VDIVUVV 0x80002057
#define MASK_VDIVUVV  0xfc00707f
#define MATCH_VDIVUVX 0x80006057
#define MASK_VDIVUVX  0xfc00707f
#define MATCH_VREMVV  0x8c002057
#define MASK_VREMVV   0xfc00707f
#define MATCH_VREMVX  0x8c006057
#define MASK_VREMVX   0xfc00707f
#define MATCH_VREMUVV 0x88002057
#define MASK_VREMUVV  0xfc00707f
#define MATCH_VREMUVX 0x88006057
#define MASK_VREMUVX  0xfc00707f

#define MATCH_VMERGEVVM 0x5c000057
#define MASK_VMERGEVVM  0xfe00707f
#define MATCH_VMERGEVXM 0x5c004057
#define MASK_VMERGEVXM  0xfe00707f
#define MATCH_VMERGEVIM 0x5c003057
#define MASK_VMERGEVIM  0xfe00707f

#define MATCH_VMVVV    0x5e000057
#define MASK_VMVVV     0xfff0707f
#define MATCH_VMVVX    0x5e004057
#define MASK_VMVVX     0xfff0707f
#define MATCH_VMVVI    0x5e003057
#define MASK_VMVVI     0xfff0707f

#define MATCH_VSADDUVV 0x80000057
#define MASK_VSADDUVV  0xfc00707f
#define MATCH_VSADDUVX 0x80004057
#define MASK_VSADDUVX  0xfc00707f
#define MATCH_VSADDUVI 0x80003057
#define MASK_VSADDUVI  0xfc00707f
#define MATCH_VSADDVV  0x84000057
#define MASK_VSADDVV   0xfc00707f
#define MATCH_VSADDVX  0x84004057
#define MASK_VSADDVX   0xfc00707f
#define MATCH_VSADDVI  0x84003057
#define MASK_VSADDVI   0xfc00707f
#define MATCH_VSSUBUVV 0x88000057
#define MASK_VSSUBUVV  0xfc00707f
#define MATCH_VSSUBUVX 0x88004057
#define MASK_VSSUBUVX  0xfc00707f
#define MATCH_VSSUBVV  0x8c000057
#define MASK_VSSUBVV   0xfc00707f
#define MATCH_VSSUBVX  0x8c004057
#define MASK_VSSUBVX   0xfc00707f

#define MATCH_VAADDVV  0x90000057
#define MASK_VAADDVV   0xfc00707f
#define MATCH_VAADDVX  0x90004057
#define MASK_VAADDVX   0xfc00707f
#define MATCH_VAADDVI  0x90003057
#define MASK_VAADDVI   0xfc00707f
#define MATCH_VASUBVV  0x98000057
#define MASK_VASUBVV   0xfc00707f
#define MATCH_VASUBVX  0x98004057
#define MASK_VASUBVX   0xfc00707f

#define MATCH_VSMULVV  0x9c000057
#define MASK_VSMULVV   0xfc00707f
#define MATCH_VSMULVX  0x9c004057
#define MASK_VSMULVX   0xfc00707f

#define MATCH_VWSMACCUVV 0xf0000057
#define MASK_VWSMACCUVV  0xfc00707f
#define MATCH_VWSMACCUVX 0xf0004057
#define MASK_VWSMACCUVX  0xfc00707f
#define MATCH_VWSMACCVV  0xf4000057
#define MASK_VWSMACCVV   0xfc00707f
#define MATCH_VWSMACCVX  0xf4004057
#define MASK_VWSMACCVX   0xfc00707f
#define MATCH_VWSMACCSUVV 0xf8000057
#define MASK_VWSMACCSUVV  0xfc00707f
#define MATCH_VWSMACCSUVX 0xf8004057
#define MASK_VWSMACCSUVX  0xfc00707f
#define MATCH_VWSMACCUSVX 0xfc004057
#define MASK_VWSMACCUSVX  0xfc00707f

#define MATCH_VSSRLVV   0xa8000057
#define MASK_VSSRLVV    0xfc00707f
#define MATCH_VSSRLVX   0xa8004057
#define MASK_VSSRLVX    0xfc00707f
#define MATCH_VSSRLVI   0xa8003057
#define MASK_VSSRLVI    0xfc00707f
#define MATCH_VSSRAVV   0xac000057
#define MASK_VSSRAVV    0xfc00707f
#define MATCH_VSSRAVX   0xac004057
#define MASK_VSSRAVX    0xfc00707f
#define MATCH_VSSRAVI   0xac003057
#define MASK_VSSRAVI    0xfc00707f

#define MATCH_VNCLIPUVV 0xb8000057
#define MASK_VNCLIPUVV  0xfc00707f
#define MATCH_VNCLIPUVX 0xb8004057
#define MASK_VNCLIPUVX  0xfc00707f
#define MATCH_VNCLIPUVI 0xb8003057
#define MASK_VNCLIPUVI  0xfc00707f
#define MATCH_VNCLIPVV  0xbc000057
#define MASK_VNCLIPVV   0xfc00707f
#define MATCH_VNCLIPVX  0xbc004057
#define MASK_VNCLIPVX   0xfc00707f
#define MATCH_VNCLIPVI  0xbc003057
#define MASK_VNCLIPVI   0xfc00707f

#define MATCH_VFADDVV  0x00001057
#define MASK_VFADDVV   0xfc00707f
#define MATCH_VFADDVF  0x00005057
#define MASK_VFADDVF   0xfc00707f
#define MATCH_VFSUBVV  0x08001057
#define MASK_VFSUBVV   0xfc00707f
#define MATCH_VFSUBVF  0x08005057
#define MASK_VFSUBVF   0xfc00707f
#define MATCH_VFRSUBVF 0x9c005057
#define MASK_VFRSUBVF  0xfc00707f

#define MATCH_VFWADDVV  0xc0001057
#define MASK_VFWADDVV   0xfc00707f
#define MATCH_VFWADDVF  0xc0005057
#define MASK_VFWADDVF   0xfc00707f
#define MATCH_VFWSUBVV  0xc8001057
#define MASK_VFWSUBVV   0xfc00707f
#define MATCH_VFWSUBVF  0xc8005057
#define MASK_VFWSUBVF   0xfc00707f
#define MATCH_VFWADDWV  0xd0001057
#define MASK_VFWADDWV   0xfc00707f
#define MATCH_VFWADDWF  0xd0005057
#define MASK_VFWADDWF   0xfc00707f
#define MATCH_VFWSUBWV  0xd8001057
#define MASK_VFWSUBWV   0xfc00707f
#define MATCH_VFWSUBWF  0xd8005057
#define MASK_VFWSUBWF   0xfc00707f

#define MATCH_VFMULVV  0x90001057
#define MASK_VFMULVV   0xfc00707f
#define MATCH_VFMULVF  0x90005057
#define MASK_VFMULVF   0xfc00707f
#define MATCH_VFDIVVV  0x80001057
#define MASK_VFDIVVV   0xfc00707f
#define MATCH_VFDIVVF  0x80005057
#define MASK_VFDIVVF   0xfc00707f
#define MATCH_VFRDIVVF 0x84005057
#define MASK_VFRDIVVF  0xfc00707f

#define MATCH_VFWMULVV 0xe0001057
#define MASK_VFWMULVV  0xfc00707f
#define MATCH_VFWMULVF 0xe0005057
#define MASK_VFWMULVF  0xfc00707f

#define MATCH_VFMADDVV  0xa0001057
#define MASK_VFMADDVV   0xfc00707f
#define MATCH_VFMADDVF  0xa0005057
#define MASK_VFMADDVF   0xfc00707f
#define MATCH_VFNMADDVV 0xa4001057
#define MASK_VFNMADDVV  0xfc00707f
#define MATCH_VFNMADDVF 0xa4005057
#define MASK_VFNMADDVF  0xfc00707f
#define MATCH_VFMSUBVV  0xa8001057
#define MASK_VFMSUBVV   0xfc00707f
#define MATCH_VFMSUBVF  0xa8005057
#define MASK_VFMSUBVF   0xfc00707f
#define MATCH_VFNMSUBVV 0xac001057
#define MASK_VFNMSUBVV  0xfc00707f
#define MATCH_VFNMSUBVF 0xac005057
#define MASK_VFNMSUBVF  0xfc00707f
#define MATCH_VFMACCVV  0xb0001057
#define MASK_VFMACCVV   0xfc00707f
#define MATCH_VFMACCVF  0xb0005057
#define MASK_VFMACCVF   0xfc00707f
#define MATCH_VFNMACCVV 0xb4001057
#define MASK_VFNMACCVV  0xfc00707f
#define MATCH_VFNMACCVF 0xb4005057
#define MASK_VFNMACCVF  0xfc00707f
#define MATCH_VFMSACVV  0xb8001057
#define MASK_VFMSACVV   0xfc00707f
#define MATCH_VFMSACVF  0xb8005057
#define MASK_VFMSACVF   0xfc00707f
#define MATCH_VFNMSACVV 0xbc001057
#define MASK_VFNMSACVV  0xfc00707f
#define MATCH_VFNMSACVF 0xbc005057
#define MASK_VFNMSACVF  0xfc00707f

#define MATCH_VFWMACCVV  0xf0001057
#define MASK_VFWMACCVV   0xfc00707f
#define MATCH_VFWMACCVF  0xf0005057
#define MASK_VFWMACCVF   0xfc00707f
#define MATCH_VFWNMACCVV 0xf4001057
#define MASK_VFWNMACCVV  0xfc00707f
#define MATCH_VFWNMACCVF 0xf4005057
#define MASK_VFWNMACCVF  0xfc00707f
#define MATCH_VFWMSACVV  0xf8001057
#define MASK_VFWMSACVV   0xfc00707f
#define MATCH_VFWMSACVF  0xf8005057
#define MASK_VFWMSACVF   0xfc00707f
#define MATCH_VFWNMSACVV 0xfc001057
#define MASK_VFWNMSACVV  0xfc00707f
#define MATCH_VFWNMSACVF 0xfc005057
#define MASK_VFWNMSACVF  0xfc00707f

#define MATCH_VFSQRTV  0x8c001057
#define MASK_VFSQRTV   0xfc0ff07f

#define MATCH_VFMINVV  0x10001057
#define MASK_VFMINVV   0xfc00707f
#define MATCH_VFMINVF  0x10005057
#define MASK_VFMINVF   0xfc00707f
#define MATCH_VFMAXVV  0x18001057
#define MASK_VFMAXVV   0xfc00707f
#define MATCH_VFMAXVF  0x18005057
#define MASK_VFMAXVF   0xfc00707f

#define MATCH_VFSGNJVV  0x20001057
#define MASK_VFSGNJVV   0xfc00707f
#define MATCH_VFSGNJVF  0x20005057
#define MASK_VFSGNJVF   0xfc00707f
#define MATCH_VFSGNJNVV 0x24001057
#define MASK_VFSGNJNVV  0xfc00707f
#define MATCH_VFSGNJNVF 0x24005057
#define MASK_VFSGNJNVF  0xfc00707f
#define MATCH_VFSGNJXVV 0x28001057
#define MASK_VFSGNJXVV  0xfc00707f
#define MATCH_VFSGNJXVF 0x28005057
#define MASK_VFSGNJXVF  0xfc00707f

#define MATCH_VMFEQVV   0x60001057
#define MASK_VMFEQVV    0xfc00707f
#define MATCH_VMFEQVF   0x60005057
#define MASK_VMFEQVF    0xfc00707f
#define MATCH_VMFNEVV   0x70001057
#define MASK_VMFNEVV    0xfc00707f
#define MATCH_VMFNEVF   0x70005057
#define MASK_VMFNEVF    0xfc00707f
#define MATCH_VMFLTVV   0x6c001057
#define MASK_VMFLTVV    0xfc00707f
#define MATCH_VMFLTVF   0x6c005057
#define MASK_VMFLTVF    0xfc00707f
#define MATCH_VMFLEVV  0x64001057
#define MASK_VMFLEVV   0xfc00707f
#define MATCH_VMFLEVF  0x64005057
#define MASK_VMFLEVF   0xfc00707f
#define MATCH_VMFGTVF   0x74005057
#define MASK_VMFGTVF    0xfc00707f
#define MATCH_VMFGEVF  0x7c005057
#define MASK_VMFGEVF   0xfc00707f

#define MATCH_VMFORDVV 0x68001057
#define MASK_VMFORDVV  0xfc00707f
#define MATCH_VMFORDVF 0x68005057
#define MASK_VMFORDVF  0xfc00707f

#define MATCH_VFCLASSV 0x8c081057
#define MASK_VFCLASSV  0xfc0ff07f

#define MATCH_VFMERGEVFM 0x5c005057
#define MASK_VFMERGEVFM  0xfe00707f
#define MATCH_VFMVVF     0x5e005057
#define MASK_VFMVVF      0xfff0707f

#define MATCH_VFCVTXUFV  0x88001057
#define MASK_VFCVTXUFV   0xfc0ff07f
#define MATCH_VFCVTXFV   0x88009057
#define MASK_VFCVTXFV    0xfc0ff07f
#define MATCH_VFCVTFXUV  0x88011057
#define MASK_VFCVTFXUV   0xfc0ff07f
#define MATCH_VFCVTFXV   0x88019057
#define MASK_VFCVTFXV    0xfc0ff07f

#define MATCH_VFWCVTXUFV  0x88041057
#define MASK_VFWCVTXUFV   0xfc0ff07f
#define MATCH_VFWCVTXFV   0x88049057
#define MASK_VFWCVTXFV    0xfc0ff07f
#define MATCH_VFWCVTFXUV  0x88051057
#define MASK_VFWCVTFXUV   0xfc0ff07f
#define MATCH_VFWCVTFXV   0x88059057
#define MASK_VFWCVTFXV    0xfc0ff07f
#define MATCH_VFWCVTFFV   0x88061057
#define MASK_VFWCVTFFV    0xfc0ff07f

#define MATCH_VFNCVTXUFV  0x88081057
#define MASK_VFNCVTXUFV   0xfc0ff07f
#define MATCH_VFNCVTXFV   0x88089057
#define MASK_VFNCVTXFV    0xfc0ff07f
#define MATCH_VFNCVTFXUV  0x88091057
#define MASK_VFNCVTFXUV   0xfc0ff07f
#define MATCH_VFNCVTFXV   0x88099057
#define MASK_VFNCVTFXV    0xfc0ff07f
#define MATCH_VFNCVTFFV   0x880a1057
#define MASK_VFNCVTFFV    0xfc0ff07f

#define MATCH_VREDSUMVV  0x00002057
#define MASK_VREDSUMVV   0xfc00707f
#define MATCH_VREDMAXVV  0x1c002057
#define MASK_VREDMAXVV   0xfc00707f
#define MATCH_VREDMAXUVV 0x18002057
#define MASK_VREDMAXUVV  0xfc00707f
#define MATCH_VREDMINVV  0x14002057
#define MASK_VREDMINVV   0xfc00707f
#define MATCH_VREDMINUVV 0x10002057
#define MASK_VREDMINUVV  0xfc00707f
#define MATCH_VREDANDVV  0x04002057
#define MASK_VREDANDVV   0xfc00707f
#define MATCH_VREDORVV   0x08002057
#define MASK_VREDORVV    0xfc00707f
#define MATCH_VREDXORVV  0x0c002057
#define MASK_VREDXORVV   0xfc00707f

#define MATCH_VWREDSUMUVV 0xc0000057
#define MASK_VWREDSUMUVV  0xfc00707f
#define MATCH_VWREDSUMVV  0xc4000057
#define MASK_VWREDSUMVV   0xfc00707f

#define MATCH_VFREDOSUMV 0x0c001057
#define MASK_VFREDOSUMV  0xfc00707f
#define MATCH_VFREDSUMV  0x04001057
#define MASK_VFREDSUMV   0xfc00707f
#define MATCH_VFREDMAXV  0x1c001057
#define MASK_VFREDMAXV   0xfc00707f
#define MATCH_VFREDMINV  0x14001057
#define MASK_VFREDMINV   0xfc00707f

#define MATCH_VFWREDOSUMV 0xcc001057
#define MASK_VFWREDOSUMV  0xfc00707f
#define MATCH_VFWREDSUMV  0xc4001057
#define MASK_VFWREDSUMV   0xfc00707f

#define MATCH_VMANDMM    0x66002057
#define MASK_VMANDMM     0xfe00707f
#define MATCH_VMNANDMM   0x76002057
#define MASK_VMNANDMM    0xfe00707f
#define MATCH_VMANDNOTMM 0x62002057
#define MASK_VMANDNOTMM  0xfe00707f
#define MATCH_VMXORMM    0x6e002057
#define MASK_VMXORMM     0xfe00707f
#define MATCH_VMORMM     0x6a002057
#define MASK_VMORMM      0xfe00707f
#define MATCH_VMNORMM    0x7a002057
#define MASK_VMNORMM     0xfe00707f
#define MATCH_VMORNOTMM  0x72002057
#define MASK_VMORNOTMM   0xfe00707f
#define MATCH_VMXNORMM   0x7e002057
#define MASK_VMXNORMM    0xfe00707f

#define MATCH_VMPOPCM  0x50002057
#define MASK_VMPOPCM   0xfc0ff07f
#define MATCH_VMFIRSTM 0x54002057
#define MASK_VMFIRSTM  0xfc0ff07f
#define MATCH_VMSBFM   0x5800a057
#define MASK_VMSBFM    0xfc0ff07f
#define MATCH_VMSIFM   0x5801a057
#define MASK_VMSIFM    0xfc0ff07f
#define MATCH_VMSOFM   0x58012057
#define MASK_VMSOFM    0xfc0ff07f
#define MATCH_VIOTAM  0x58082057
#define MASK_VIOTAM   0xfc0ff07f
#define MATCH_VIDV     0x5808a057
#define MASK_VIDV      0xfdfff07f

#define MATCH_VMVXS    0x32002057
#define MASK_VMVXS     0xfe0ff07f

#define MATCH_VEXTXV   0x32002057
#define MASK_VEXTXV    0xfe00707f
#define MATCH_VMVSX    0x36006057
#define MASK_VMVSX     0xfff0707f

#define MATCH_VFMVFS   0x32001057
#define MASK_VFMVFS    0xfe0ff07f
#define MATCH_VFMVSF   0x36005057
#define MASK_VFMVSF    0xfff0707f

#define MATCH_VSLIDEUPVX   0x38004057
#define MASK_VSLIDEUPVX    0xfc00707f
#define MATCH_VSLIDEUPVI   0x38003057
#define MASK_VSLIDEUPVI    0xfc00707f
#define MATCH_VSLIDEDOWNVX 0x3c004057
#define MASK_VSLIDEDOWNVX  0xfc00707f
#define MATCH_VSLIDEDOWNVI 0x3c003057
#define MASK_VSLIDEDOWNVI  0xfc00707f

#define MATCH_VSLIDE1UPVX   0x38006057
#define MASK_VSLIDE1UPVX    0xfc00707f
#define MATCH_VSLIDE1DOWNVX 0x3c006057
#define MASK_VSLIDE1DOWNVX  0xfc00707f

#define MATCH_VRGATHERVV   0x30000057
#define MASK_VRGATHERVV    0xfc00707f
#define MATCH_VRGATHERVX   0x30004057
#define MASK_VRGATHERVX    0xfc00707f
#define MATCH_VRGATHERVI   0x30003057
#define MASK_VRGATHERVI    0xfc00707f

#define MATCH_VCOMPRESSV   0x5e002057
#define MASK_VCOMPRESSV    0xfe00707f

#define MATCH_VDOTVV    0xe4000057
#define MASK_VDOTVV     0xfc00707f
#define MATCH_VDOTUVV   0xe0000057
#define MASK_VDOTUVV    0xfc00707f
#define MATCH_VFDOTVV   0xe4001057
#define MASK_VFDOTVV    0xfc00707f
/* END RVV */


#if 0
/* Register names used by gas and objdump.  */

const char * const riscv_gpr_names_numeric[NGPR] =
{
  "x0",   "x1",   "x2",   "x3",   "x4",   "x5",   "x6",   "x7",
  "x8",   "x9",   "x10",  "x11",  "x12",  "x13",  "x14",  "x15",
  "x16",  "x17",  "x18",  "x19",  "x20",  "x21",  "x22",  "x23",
  "x24",  "x25",  "x26",  "x27",  "x28",  "x29",  "x30",  "x31"
};

const char * const riscv_gpr_names_abi[NGPR] = {
  "zero", "ra", "sp",  "gp",  "tp", "t0",  "t1",  "t2",
  "s0",   "s1", "a0",  "a1",  "a2", "a3",  "a4",  "a5",
  "a6",   "a7", "s2",  "s3",  "s4", "s5",  "s6",  "s7",
  "s8",   "s9", "s10", "s11", "t3", "t4",  "t5",  "t6"
};

const char * const riscv_fpr_names_numeric[NFPR] =
{
  "f0",   "f1",   "f2",   "f3",   "f4",   "f5",   "f6",   "f7",
  "f8",   "f9",   "f10",  "f11",  "f12",  "f13",  "f14",  "f15",
  "f16",  "f17",  "f18",  "f19",  "f20",  "f21",  "f22",  "f23",
  "f24",  "f25",  "f26",  "f27",  "f28",  "f29",  "f30",  "f31"
};

const char * const riscv_fpr_names_abi[NFPR] = {
  "ft0", "ft1", "ft2",  "ft3",  "ft4", "ft5", "ft6",  "ft7",
  "fs0", "fs1", "fa0",  "fa1",  "fa2", "fa3", "fa4",  "fa5",
  "fa6", "fa7", "fs2",  "fs3",  "fs4", "fs5", "fs6",  "fs7",
  "fs8", "fs9", "fs10", "fs11", "ft8", "ft9", "ft10", "ft11"
};

const char * const riscv_vecr_names_numeric[NVECR] =
{
  "v0",   "v1",   "v2",   "v3",   "v4",   "v5",   "v6",   "v7",
  "v8",   "v9",   "v10",  "v11",  "v12",  "v13",  "v14",  "v15",
  "v16",  "v17",  "v18",  "v19",  "v20",  "v21",  "v22",  "v23",
  "v24",  "v25",  "v26",  "v27",  "v28",  "v29",  "v30",  "v31"
};

const char * const riscv_vecm_names_numeric[NVECM] =
{
  "v0.t"
};

#endif
/* The order of overloaded instructions matters.  Label arguments and
   register arguments look the same. Instructions that can have either
   for arguments must apear in the correct order in this table for the
   assembler to pick the right one. In other words, entries with
   immediate operands must apear after the same instruction with
   registers.

   Because of the lookup algorithm used, entries with the same opcode
   name must be contiguous.  */

#define MASK_RS1 (OP_MASK_RS1 << OP_SH_RS1)
#define MASK_RS2 (OP_MASK_RS2 << OP_SH_RS2)
#define MASK_RD (OP_MASK_RD << OP_SH_RD)
#define MASK_CRS2 (OP_MASK_CRS2 << OP_SH_CRS2)
#define MASK_IMM ENCODE_ITYPE_IMM (-1U)
#define MASK_RVC_IMM ENCODE_RVC_IMM (-1U)
#define MASK_UIMM ENCODE_UTYPE_IMM (-1U)
#define MASK_RM (OP_MASK_RM << OP_SH_RM)
#define MASK_PRED (OP_MASK_PRED << OP_SH_PRED)
#define MASK_SUCC (OP_MASK_SUCC << OP_SH_SUCC)
#define MASK_AQ (OP_MASK_AQ << OP_SH_AQ)
#define MASK_RL (OP_MASK_RL << OP_SH_RL)
#define MASK_AQRL (MASK_AQ | MASK_RL)
#define MASK_VD  (OP_MASK_VD << OP_SH_VD)
#define MASK_VS1 (OP_MASK_VS1 << OP_SH_VS1)
#define MASK_VS2 (OP_MASK_VS2 << OP_SH_VS2)

static int
match_opcode (const struct riscv_opcode *op,
	      insn_t insn,
	      int constraints ATTRIBUTE_UNUSED,
	      const char **error ATTRIBUTE_UNUSED,
	      int xlen ATTRIBUTE_UNUSED)
{
  return ((insn ^ op->match) & op->mask) == 0;
}

static int
match_never (const struct riscv_opcode *op ATTRIBUTE_UNUSED,
	     insn_t insn ATTRIBUTE_UNUSED,
	     int constraints ATTRIBUTE_UNUSED,
	     const char **error ATTRIBUTE_UNUSED,
	     int xlen ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
match_vs1_eq_vs2 (const struct riscv_opcode *op,
		  insn_t insn,
		  int constraints ATTRIBUTE_UNUSED,
		  const char **error ATTRIBUTE_UNUSED,
		  int xlen ATTRIBUTE_UNUSED)
{
  int vs1 = (insn & MASK_VS1) >> OP_SH_VS1;
  int vs2 = (insn & MASK_VS2) >> OP_SH_VS2;
  return match_opcode (op, insn, constraints, error, xlen) && vs1 == vs2;
}

static int
match_vd_eq_vs1_eq_vs2 (const struct riscv_opcode *op,
			insn_t insn,
			int constraints ATTRIBUTE_UNUSED,
			const char **error ATTRIBUTE_UNUSED,
			int xlen ATTRIBUTE_UNUSED)
{
  int vd =  (insn & MASK_VD) >> OP_SH_VD;
  int vs1 = (insn & MASK_VS1) >> OP_SH_VS1;
  int vs2 = (insn & MASK_VS2) >> OP_SH_VS2;
  return match_opcode (op, insn, constraints, error, xlen) && vd == vs1 && vs1 == vs2;
}


const struct riscv_opcode riscv_v_07_opcodes[] =
{
/* name,     xlen, isa,   operands, match, mask, match_func, pinfo.  */
/* RVV */
{"vsetvl",     0, INSN_CLASS_V_07,  "d,s,t", MATCH_VSETVL, MASK_VSETVL, match_opcode, 0 },
{"vsetvli",    0, INSN_CLASS_V_07,  "d,s,Vc", MATCH_VSETVLI, MASK_VSETVLI, match_opcode, 0 },

{"vlb.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLBV, MASK_VLBV, match_opcode, INSN_DREF },
{"vlh.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLHV, MASK_VLHV, match_opcode, INSN_DREF },
{"vlw.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLWV, MASK_VLWV, match_opcode, INSN_DREF },
{"vlbu.v",     0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLBUV, MASK_VLBUV, match_opcode, INSN_DREF },
{"vlhu.v",     0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLHUV, MASK_VLHUV, match_opcode, INSN_DREF },
{"vlwu.v",     0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLWUV, MASK_VLWUV, match_opcode, INSN_DREF },
{"vle.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLEV, MASK_VLEV, match_opcode, INSN_DREF },
{"vsb.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSBV, MASK_VSBV, match_opcode, INSN_DREF },
{"vsh.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSHV, MASK_VSHV, match_opcode, INSN_DREF },
{"vsw.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSWV, MASK_VSWV, match_opcode, INSN_DREF },
{"vse.v",      0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSEV, MASK_VSEV, match_opcode, INSN_DREF },

{"vlsb.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSBV, MASK_VLSBV, match_opcode, INSN_DREF },
{"vlsh.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSHV, MASK_VLSHV, match_opcode, INSN_DREF },
{"vlsw.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSWV, MASK_VLSWV, match_opcode, INSN_DREF },
{"vlsbu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSBUV, MASK_VLSBUV, match_opcode, INSN_DREF },
{"vlshu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSHUV, MASK_VLSHUV, match_opcode, INSN_DREF },
{"vlswu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSWUV, MASK_VLSWUV, match_opcode, INSN_DREF },
{"vlse.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSEV, MASK_VLSEV, match_opcode, INSN_DREF },
{"vssb.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSBV, MASK_VSSBV, match_opcode, INSN_DREF },
{"vssh.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSHV, MASK_VSSHV, match_opcode, INSN_DREF },
{"vssw.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSWV, MASK_VSSWV, match_opcode, INSN_DREF },
{"vsse.v",     0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSEV, MASK_VSSEV, match_opcode, INSN_DREF },

{"vlxb.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXBV, MASK_VLXBV, match_opcode, INSN_DREF },
{"vlxh.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXHV, MASK_VLXHV, match_opcode, INSN_DREF },
{"vlxw.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXWV, MASK_VLXWV, match_opcode, INSN_DREF },
{"vlxbu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXBUV, MASK_VLXBUV, match_opcode, INSN_DREF },
{"vlxhu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXHUV, MASK_VLXHUV, match_opcode, INSN_DREF },
{"vlxwu.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXWUV, MASK_VLXWUV, match_opcode, INSN_DREF },
{"vlxe.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXEV, MASK_VLXEV, match_opcode, INSN_DREF },
{"vsxb.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXBV, MASK_VSXBV, match_opcode, INSN_DREF },
{"vsxh.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXHV, MASK_VSXHV, match_opcode, INSN_DREF },
{"vsxw.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXWV, MASK_VSXWV, match_opcode, INSN_DREF },
{"vsxe.v",     0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXEV, MASK_VSXEV, match_opcode, INSN_DREF },
{"vsuxb.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSUXBV, MASK_VSUXBV, match_opcode, INSN_DREF },
{"vsuxh.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSUXHV, MASK_VSUXHV, match_opcode, INSN_DREF },
{"vsuxw.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSUXWV, MASK_VSUXWV, match_opcode, INSN_DREF },
{"vsuxe.v",    0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSUXEV, MASK_VSUXEV, match_opcode, INSN_DREF },

{"vlbff.v",    0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLBFFV, MASK_VLBFFV, match_opcode, INSN_DREF },
{"vlhff.v",    0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLHFFV, MASK_VLHFFV, match_opcode, INSN_DREF },
{"vlwff.v",    0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLWFFV, MASK_VLWFFV, match_opcode, INSN_DREF },
{"vlbuff.v",   0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLBUFFV, MASK_VLBUFFV, match_opcode, INSN_DREF },
{"vlhuff.v",   0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLHUFFV, MASK_VLHUFFV, match_opcode, INSN_DREF },
{"vlwuff.v",   0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLWUFFV, MASK_VLWUFFV, match_opcode, INSN_DREF },
{"vleff.v",    0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLEFFV, MASK_VLEFFV, match_opcode, INSN_DREF },

{"vlseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2BV, MASK_VLSEG2BV, match_opcode, INSN_DREF },
{"vlseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2HV, MASK_VLSEG2HV, match_opcode, INSN_DREF },
{"vlseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2WV, MASK_VLSEG2WV, match_opcode, INSN_DREF },
{"vlseg2bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2BUV, MASK_VLSEG2BUV, match_opcode, INSN_DREF },
{"vlseg2hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2HUV, MASK_VLSEG2HUV, match_opcode, INSN_DREF },
{"vlseg2wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2WUV, MASK_VLSEG2WUV, match_opcode, INSN_DREF },
{"vlseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2EV, MASK_VLSEG2EV, match_opcode, INSN_DREF },
{"vsseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG2BV, MASK_VSSEG2BV, match_opcode, INSN_DREF },
{"vsseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG2HV, MASK_VSSEG2HV, match_opcode, INSN_DREF },
{"vsseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG2WV, MASK_VSSEG2WV, match_opcode, INSN_DREF },
{"vsseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG2EV, MASK_VSSEG2EV, match_opcode, INSN_DREF },

{"vlseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3BV, MASK_VLSEG3BV, match_opcode, INSN_DREF },
{"vlseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3HV, MASK_VLSEG3HV, match_opcode, INSN_DREF },
{"vlseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3WV, MASK_VLSEG3WV, match_opcode, INSN_DREF },
{"vlseg3bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3BUV, MASK_VLSEG3BUV, match_opcode, INSN_DREF },
{"vlseg3hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3HUV, MASK_VLSEG3HUV, match_opcode, INSN_DREF },
{"vlseg3wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3WUV, MASK_VLSEG3WUV, match_opcode, INSN_DREF },
{"vlseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3EV, MASK_VLSEG3EV, match_opcode, INSN_DREF },
{"vsseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG3BV, MASK_VSSEG3BV, match_opcode, INSN_DREF },
{"vsseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG3HV, MASK_VSSEG3HV, match_opcode, INSN_DREF },
{"vsseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG3WV, MASK_VSSEG3WV, match_opcode, INSN_DREF },
{"vsseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG3EV, MASK_VSSEG3EV, match_opcode, INSN_DREF },

{"vlseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4BV, MASK_VLSEG4BV, match_opcode, INSN_DREF },
{"vlseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4HV, MASK_VLSEG4HV, match_opcode, INSN_DREF },
{"vlseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4WV, MASK_VLSEG4WV, match_opcode, INSN_DREF },
{"vlseg4bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4BUV, MASK_VLSEG4BUV, match_opcode, INSN_DREF },
{"vlseg4hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4HUV, MASK_VLSEG4HUV, match_opcode, INSN_DREF },
{"vlseg4wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4WUV, MASK_VLSEG4WUV, match_opcode, INSN_DREF },
{"vlseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4EV, MASK_VLSEG4EV, match_opcode, INSN_DREF },
{"vsseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG4BV, MASK_VSSEG4BV, match_opcode, INSN_DREF },
{"vsseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG4HV, MASK_VSSEG4HV, match_opcode, INSN_DREF },
{"vsseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG4WV, MASK_VSSEG4WV, match_opcode, INSN_DREF },
{"vsseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG4EV, MASK_VSSEG4EV, match_opcode, INSN_DREF },

{"vlseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5BV, MASK_VLSEG5BV, match_opcode, INSN_DREF },
{"vlseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5HV, MASK_VLSEG5HV, match_opcode, INSN_DREF },
{"vlseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5WV, MASK_VLSEG5WV, match_opcode, INSN_DREF },
{"vlseg5bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5BUV, MASK_VLSEG5BUV, match_opcode, INSN_DREF },
{"vlseg5hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5HUV, MASK_VLSEG5HUV, match_opcode, INSN_DREF },
{"vlseg5wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5WUV, MASK_VLSEG5WUV, match_opcode, INSN_DREF },
{"vlseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5EV, MASK_VLSEG5EV, match_opcode, INSN_DREF },
{"vsseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG5BV, MASK_VSSEG5BV, match_opcode, INSN_DREF },
{"vsseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG5HV, MASK_VSSEG5HV, match_opcode, INSN_DREF },
{"vsseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG5WV, MASK_VSSEG5WV, match_opcode, INSN_DREF },
{"vsseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG5EV, MASK_VSSEG5EV, match_opcode, INSN_DREF },

{"vlseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6BV, MASK_VLSEG6BV, match_opcode, INSN_DREF },
{"vlseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6HV, MASK_VLSEG6HV, match_opcode, INSN_DREF },
{"vlseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6WV, MASK_VLSEG6WV, match_opcode, INSN_DREF },
{"vlseg6bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6BUV, MASK_VLSEG6BUV, match_opcode, INSN_DREF },
{"vlseg6hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6HUV, MASK_VLSEG6HUV, match_opcode, INSN_DREF },
{"vlseg6wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6WUV, MASK_VLSEG6WUV, match_opcode, INSN_DREF },
{"vlseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6EV, MASK_VLSEG6EV, match_opcode, INSN_DREF },
{"vsseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG6BV, MASK_VSSEG6BV, match_opcode, INSN_DREF },
{"vsseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG6HV, MASK_VSSEG6HV, match_opcode, INSN_DREF },
{"vsseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG6WV, MASK_VSSEG6WV, match_opcode, INSN_DREF },
{"vsseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG6EV, MASK_VSSEG6EV, match_opcode, INSN_DREF },

{"vlseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7BV, MASK_VLSEG7BV, match_opcode, INSN_DREF },
{"vlseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7HV, MASK_VLSEG7HV, match_opcode, INSN_DREF },
{"vlseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7WV, MASK_VLSEG7WV, match_opcode, INSN_DREF },
{"vlseg7bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7BUV, MASK_VLSEG7BUV, match_opcode, INSN_DREF },
{"vlseg7hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7HUV, MASK_VLSEG7HUV, match_opcode, INSN_DREF },
{"vlseg7wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7WUV, MASK_VLSEG7WUV, match_opcode, INSN_DREF },
{"vlseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7EV, MASK_VLSEG7EV, match_opcode, INSN_DREF },
{"vsseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG7BV, MASK_VSSEG7BV, match_opcode, INSN_DREF },
{"vsseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG7HV, MASK_VSSEG7HV, match_opcode, INSN_DREF },
{"vsseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG7WV, MASK_VSSEG7WV, match_opcode, INSN_DREF },
{"vsseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG7EV, MASK_VSSEG7EV, match_opcode, INSN_DREF },

{"vlseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8BV, MASK_VLSEG8BV, match_opcode, INSN_DREF },
{"vlseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8HV, MASK_VLSEG8HV, match_opcode, INSN_DREF },
{"vlseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8WV, MASK_VLSEG8WV, match_opcode, INSN_DREF },
{"vlseg8bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8BUV, MASK_VLSEG8BUV, match_opcode, INSN_DREF },
{"vlseg8hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8HUV, MASK_VLSEG8HUV, match_opcode, INSN_DREF },
{"vlseg8wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8WUV, MASK_VLSEG8WUV, match_opcode, INSN_DREF },
{"vlseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8EV, MASK_VLSEG8EV, match_opcode, INSN_DREF },
{"vsseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG8BV, MASK_VSSEG8BV, match_opcode, INSN_DREF },
{"vsseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG8HV, MASK_VSSEG8HV, match_opcode, INSN_DREF },
{"vsseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG8WV, MASK_VSSEG8WV, match_opcode, INSN_DREF },
{"vsseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VSSEG8EV, MASK_VSSEG8EV, match_opcode, INSN_DREF },

{"vlsseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2BV, MASK_VLSSEG2BV, match_opcode, INSN_DREF },
{"vlsseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2HV, MASK_VLSSEG2HV, match_opcode, INSN_DREF },
{"vlsseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2WV, MASK_VLSSEG2WV, match_opcode, INSN_DREF },
{"vlsseg2bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2BUV, MASK_VLSSEG2BUV, match_opcode, INSN_DREF },
{"vlsseg2hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2HUV, MASK_VLSSEG2HUV, match_opcode, INSN_DREF },
{"vlsseg2wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2WUV, MASK_VLSSEG2WUV, match_opcode, INSN_DREF },
{"vlsseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG2EV, MASK_VLSSEG2EV, match_opcode, INSN_DREF },
{"vssseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG2BV, MASK_VSSSEG2BV, match_opcode, INSN_DREF },
{"vssseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG2HV, MASK_VSSSEG2HV, match_opcode, INSN_DREF },
{"vssseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG2WV, MASK_VSSSEG2WV, match_opcode, INSN_DREF },
{"vssseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG2EV, MASK_VSSSEG2EV, match_opcode, INSN_DREF },

{"vlsseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3BV, MASK_VLSSEG3BV, match_opcode, INSN_DREF },
{"vlsseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3HV, MASK_VLSSEG3HV, match_opcode, INSN_DREF },
{"vlsseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3WV, MASK_VLSSEG3WV, match_opcode, INSN_DREF },
{"vlsseg3bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3BUV, MASK_VLSSEG3BUV, match_opcode, INSN_DREF },
{"vlsseg3hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3HUV, MASK_VLSSEG3HUV, match_opcode, INSN_DREF },
{"vlsseg3wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3WUV, MASK_VLSSEG3WUV, match_opcode, INSN_DREF },
{"vlsseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG3EV, MASK_VLSSEG3EV, match_opcode, INSN_DREF },
{"vssseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG3BV, MASK_VSSSEG3BV, match_opcode, INSN_DREF },
{"vssseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG3HV, MASK_VSSSEG3HV, match_opcode, INSN_DREF },
{"vssseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG3WV, MASK_VSSSEG3WV, match_opcode, INSN_DREF },
{"vssseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG3EV, MASK_VSSSEG3EV, match_opcode, INSN_DREF },

{"vlsseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4BV, MASK_VLSSEG4BV, match_opcode, INSN_DREF },
{"vlsseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4HV, MASK_VLSSEG4HV, match_opcode, INSN_DREF },
{"vlsseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4WV, MASK_VLSSEG4WV, match_opcode, INSN_DREF },
{"vlsseg4bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4BUV, MASK_VLSSEG4BUV, match_opcode, INSN_DREF },
{"vlsseg4hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4HUV, MASK_VLSSEG4HUV, match_opcode, INSN_DREF },
{"vlsseg4wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4WUV, MASK_VLSSEG4WUV, match_opcode, INSN_DREF },
{"vlsseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG4EV, MASK_VLSSEG4EV, match_opcode, INSN_DREF },
{"vssseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG4BV, MASK_VSSSEG4BV, match_opcode, INSN_DREF },
{"vssseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG4HV, MASK_VSSSEG4HV, match_opcode, INSN_DREF },
{"vssseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG4WV, MASK_VSSSEG4WV, match_opcode, INSN_DREF },
{"vssseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG4EV, MASK_VSSSEG4EV, match_opcode, INSN_DREF },

{"vlsseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5BV, MASK_VLSSEG5BV, match_opcode, INSN_DREF },
{"vlsseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5HV, MASK_VLSSEG5HV, match_opcode, INSN_DREF },
{"vlsseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5WV, MASK_VLSSEG5WV, match_opcode, INSN_DREF },
{"vlsseg5bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5BUV, MASK_VLSSEG5BUV, match_opcode, INSN_DREF },
{"vlsseg5hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5HUV, MASK_VLSSEG5HUV, match_opcode, INSN_DREF },
{"vlsseg5wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5WUV, MASK_VLSSEG5WUV, match_opcode, INSN_DREF },
{"vlsseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG5EV, MASK_VLSSEG5EV, match_opcode, INSN_DREF },
{"vssseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG5BV, MASK_VSSSEG5BV, match_opcode, INSN_DREF },
{"vssseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG5HV, MASK_VSSSEG5HV, match_opcode, INSN_DREF },
{"vssseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG5WV, MASK_VSSSEG5WV, match_opcode, INSN_DREF },
{"vssseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG5EV, MASK_VSSSEG5EV, match_opcode, INSN_DREF },

{"vlsseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6BV, MASK_VLSSEG6BV, match_opcode, INSN_DREF },
{"vlsseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6HV, MASK_VLSSEG6HV, match_opcode, INSN_DREF },
{"vlsseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6WV, MASK_VLSSEG6WV, match_opcode, INSN_DREF },
{"vlsseg6bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6BUV, MASK_VLSSEG6BUV, match_opcode, INSN_DREF },
{"vlsseg6hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6HUV, MASK_VLSSEG6HUV, match_opcode, INSN_DREF },
{"vlsseg6wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6WUV, MASK_VLSSEG6WUV, match_opcode, INSN_DREF },
{"vlsseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG6EV, MASK_VLSSEG6EV, match_opcode, INSN_DREF },
{"vssseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG6BV, MASK_VSSSEG6BV, match_opcode, INSN_DREF },
{"vssseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG6HV, MASK_VSSSEG6HV, match_opcode, INSN_DREF },
{"vssseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG6WV, MASK_VSSSEG6WV, match_opcode, INSN_DREF },
{"vssseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG6EV, MASK_VSSSEG6EV, match_opcode, INSN_DREF },

{"vlsseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7BV, MASK_VLSSEG7BV, match_opcode, INSN_DREF },
{"vlsseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7HV, MASK_VLSSEG7HV, match_opcode, INSN_DREF },
{"vlsseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7WV, MASK_VLSSEG7WV, match_opcode, INSN_DREF },
{"vlsseg7bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7BUV, MASK_VLSSEG7BUV, match_opcode, INSN_DREF },
{"vlsseg7hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7HUV, MASK_VLSSEG7HUV, match_opcode, INSN_DREF },
{"vlsseg7wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7WUV, MASK_VLSSEG7WUV, match_opcode, INSN_DREF },
{"vlsseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG7EV, MASK_VLSSEG7EV, match_opcode, INSN_DREF },
{"vssseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG7BV, MASK_VSSSEG7BV, match_opcode, INSN_DREF },
{"vssseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG7HV, MASK_VSSSEG7HV, match_opcode, INSN_DREF },
{"vssseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG7WV, MASK_VSSSEG7WV, match_opcode, INSN_DREF },
{"vssseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG7EV, MASK_VSSSEG7EV, match_opcode, INSN_DREF },

{"vlsseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8BV, MASK_VLSSEG8BV, match_opcode, INSN_DREF },
{"vlsseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8HV, MASK_VLSSEG8HV, match_opcode, INSN_DREF },
{"vlsseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8WV, MASK_VLSSEG8WV, match_opcode, INSN_DREF },
{"vlsseg8bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8BUV, MASK_VLSSEG8BUV, match_opcode, INSN_DREF },
{"vlsseg8hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8HUV, MASK_VLSSEG8HUV, match_opcode, INSN_DREF },
{"vlsseg8wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8WUV, MASK_VLSSEG8WUV, match_opcode, INSN_DREF },
{"vlsseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VLSSEG8EV, MASK_VLSSEG8EV, match_opcode, INSN_DREF },
{"vssseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG8BV, MASK_VSSSEG8BV, match_opcode, INSN_DREF },
{"vssseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG8HV, MASK_VSSSEG8HV, match_opcode, INSN_DREF },
{"vssseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG8WV, MASK_VSSSEG8WV, match_opcode, INSN_DREF },
{"vssseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),tVm", MATCH_VSSSEG8EV, MASK_VSSSEG8EV, match_opcode, INSN_DREF },

{"vlxseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2BV, MASK_VLXSEG2BV, match_opcode, INSN_DREF },
{"vlxseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2HV, MASK_VLXSEG2HV, match_opcode, INSN_DREF },
{"vlxseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2WV, MASK_VLXSEG2WV, match_opcode, INSN_DREF },
{"vlxseg2bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2BUV, MASK_VLXSEG2BUV, match_opcode, INSN_DREF },
{"vlxseg2hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2HUV, MASK_VLXSEG2HUV, match_opcode, INSN_DREF },
{"vlxseg2wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2WUV, MASK_VLXSEG2WUV, match_opcode, INSN_DREF },
{"vlxseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG2EV, MASK_VLXSEG2EV, match_opcode, INSN_DREF },
{"vsxseg2b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG2BV, MASK_VSXSEG2BV, match_opcode, INSN_DREF },
{"vsxseg2h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG2HV, MASK_VSXSEG2HV, match_opcode, INSN_DREF },
{"vsxseg2w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG2WV, MASK_VSXSEG2WV, match_opcode, INSN_DREF },
{"vsxseg2e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG2EV, MASK_VSXSEG2EV, match_opcode, INSN_DREF },

{"vlxseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3BV, MASK_VLXSEG3BV, match_opcode, INSN_DREF },
{"vlxseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3HV, MASK_VLXSEG3HV, match_opcode, INSN_DREF },
{"vlxseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3WV, MASK_VLXSEG3WV, match_opcode, INSN_DREF },
{"vlxseg3bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3BUV, MASK_VLXSEG3BUV, match_opcode, INSN_DREF },
{"vlxseg3hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3HUV, MASK_VLXSEG3HUV, match_opcode, INSN_DREF },
{"vlxseg3wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3WUV, MASK_VLXSEG3WUV, match_opcode, INSN_DREF },
{"vlxseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG3EV, MASK_VLXSEG3EV, match_opcode, INSN_DREF },
{"vsxseg3b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG3BV, MASK_VSXSEG3BV, match_opcode, INSN_DREF },
{"vsxseg3h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG3HV, MASK_VSXSEG3HV, match_opcode, INSN_DREF },
{"vsxseg3w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG3WV, MASK_VSXSEG3WV, match_opcode, INSN_DREF },
{"vsxseg3e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG3EV, MASK_VSXSEG3EV, match_opcode, INSN_DREF },

{"vlxseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4BV, MASK_VLXSEG4BV, match_opcode, INSN_DREF },
{"vlxseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4HV, MASK_VLXSEG4HV, match_opcode, INSN_DREF },
{"vlxseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4WV, MASK_VLXSEG4WV, match_opcode, INSN_DREF },
{"vlxseg4bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4BUV, MASK_VLXSEG4BUV, match_opcode, INSN_DREF },
{"vlxseg4hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4HUV, MASK_VLXSEG4HUV, match_opcode, INSN_DREF },
{"vlxseg4wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4WUV, MASK_VLXSEG4WUV, match_opcode, INSN_DREF },
{"vlxseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG4EV, MASK_VLXSEG4EV, match_opcode, INSN_DREF },
{"vsxseg4b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG4BV, MASK_VSXSEG4BV, match_opcode, INSN_DREF },
{"vsxseg4h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG4HV, MASK_VSXSEG4HV, match_opcode, INSN_DREF },
{"vsxseg4w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG4WV, MASK_VSXSEG4WV, match_opcode, INSN_DREF },
{"vsxseg4e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG4EV, MASK_VSXSEG4EV, match_opcode, INSN_DREF },

{"vlxseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5BV, MASK_VLXSEG5BV, match_opcode, INSN_DREF },
{"vlxseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5HV, MASK_VLXSEG5HV, match_opcode, INSN_DREF },
{"vlxseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5WV, MASK_VLXSEG5WV, match_opcode, INSN_DREF },
{"vlxseg5bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5BUV, MASK_VLXSEG5BUV, match_opcode, INSN_DREF },
{"vlxseg5hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5HUV, MASK_VLXSEG5HUV, match_opcode, INSN_DREF },
{"vlxseg5wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5WUV, MASK_VLXSEG5WUV, match_opcode, INSN_DREF },
{"vlxseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG5EV, MASK_VLXSEG5EV, match_opcode, INSN_DREF },
{"vsxseg5b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG5BV, MASK_VSXSEG5BV, match_opcode, INSN_DREF },
{"vsxseg5h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG5HV, MASK_VSXSEG5HV, match_opcode, INSN_DREF },
{"vsxseg5w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG5WV, MASK_VSXSEG5WV, match_opcode, INSN_DREF },
{"vsxseg5e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG5EV, MASK_VSXSEG5EV, match_opcode, INSN_DREF },

{"vlxseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6BV, MASK_VLXSEG6BV, match_opcode, INSN_DREF },
{"vlxseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6HV, MASK_VLXSEG6HV, match_opcode, INSN_DREF },
{"vlxseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6WV, MASK_VLXSEG6WV, match_opcode, INSN_DREF },
{"vlxseg6bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6BUV, MASK_VLXSEG6BUV, match_opcode, INSN_DREF },
{"vlxseg6hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6HUV, MASK_VLXSEG6HUV, match_opcode, INSN_DREF },
{"vlxseg6wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6WUV, MASK_VLXSEG6WUV, match_opcode, INSN_DREF },
{"vlxseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG6EV, MASK_VLXSEG6EV, match_opcode, INSN_DREF },
{"vsxseg6b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG6BV, MASK_VSXSEG6BV, match_opcode, INSN_DREF },
{"vsxseg6h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG6HV, MASK_VSXSEG6HV, match_opcode, INSN_DREF },
{"vsxseg6w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG6WV, MASK_VSXSEG6WV, match_opcode, INSN_DREF },
{"vsxseg6e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG6EV, MASK_VSXSEG6EV, match_opcode, INSN_DREF },

{"vlxseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7BV, MASK_VLXSEG7BV, match_opcode, INSN_DREF },
{"vlxseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7HV, MASK_VLXSEG7HV, match_opcode, INSN_DREF },
{"vlxseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7WV, MASK_VLXSEG7WV, match_opcode, INSN_DREF },
{"vlxseg7bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7BUV, MASK_VLXSEG7BUV, match_opcode, INSN_DREF },
{"vlxseg7hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7HUV, MASK_VLXSEG7HUV, match_opcode, INSN_DREF },
{"vlxseg7wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7WUV, MASK_VLXSEG7WUV, match_opcode, INSN_DREF },
{"vlxseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG7EV, MASK_VLXSEG7EV, match_opcode, INSN_DREF },
{"vsxseg7b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG7BV, MASK_VSXSEG7BV, match_opcode, INSN_DREF },
{"vsxseg7h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG7HV, MASK_VSXSEG7HV, match_opcode, INSN_DREF },
{"vsxseg7w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG7WV, MASK_VSXSEG7WV, match_opcode, INSN_DREF },
{"vsxseg7e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG7EV, MASK_VSXSEG7EV, match_opcode, INSN_DREF },

{"vlxseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8BV, MASK_VLXSEG8BV, match_opcode, INSN_DREF },
{"vlxseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8HV, MASK_VLXSEG8HV, match_opcode, INSN_DREF },
{"vlxseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8WV, MASK_VLXSEG8WV, match_opcode, INSN_DREF },
{"vlxseg8bu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8BUV, MASK_VLXSEG8BUV, match_opcode, INSN_DREF },
{"vlxseg8hu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8HUV, MASK_VLXSEG8HUV, match_opcode, INSN_DREF },
{"vlxseg8wu.v", 0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8WUV, MASK_VLXSEG8WUV, match_opcode, INSN_DREF },
{"vlxseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VLXSEG8EV, MASK_VLXSEG8EV, match_opcode, INSN_DREF },
{"vsxseg8b.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG8BV, MASK_VSXSEG8BV, match_opcode, INSN_DREF },
{"vsxseg8h.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG8HV, MASK_VSXSEG8HV, match_opcode, INSN_DREF },
{"vsxseg8w.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG8WV, MASK_VSXSEG8WV, match_opcode, INSN_DREF },
{"vsxseg8e.v",  0, INSN_CLASS_V_07,  "Vd,0(s),VtVm", MATCH_VSXSEG8EV, MASK_VSXSEG8EV, match_opcode, INSN_DREF },

{"vlseg2bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2BFFV, MASK_VLSEG2BFFV, match_opcode, INSN_DREF },
{"vlseg2hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2HFFV, MASK_VLSEG2HFFV, match_opcode, INSN_DREF },
{"vlseg2wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2WFFV, MASK_VLSEG2WFFV, match_opcode, INSN_DREF },
{"vlseg2buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2BUFFV, MASK_VLSEG2BUFFV, match_opcode, INSN_DREF },
{"vlseg2huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2HUFFV, MASK_VLSEG2HUFFV, match_opcode, INSN_DREF },
{"vlseg2wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2WUFFV, MASK_VLSEG2WUFFV, match_opcode, INSN_DREF },
{"vlseg2eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG2EFFV, MASK_VLSEG2EFFV, match_opcode, INSN_DREF },

{"vlseg3bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3BFFV, MASK_VLSEG3BFFV, match_opcode, INSN_DREF },
{"vlseg3hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3HFFV, MASK_VLSEG3HFFV, match_opcode, INSN_DREF },
{"vlseg3wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3WFFV, MASK_VLSEG3WFFV, match_opcode, INSN_DREF },
{"vlseg3buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3BUFFV, MASK_VLSEG3BUFFV, match_opcode, INSN_DREF },
{"vlseg3huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3HUFFV, MASK_VLSEG3HUFFV, match_opcode, INSN_DREF },
{"vlseg3wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3WUFFV, MASK_VLSEG3WUFFV, match_opcode, INSN_DREF },
{"vlseg3eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG3EFFV, MASK_VLSEG3EFFV, match_opcode, INSN_DREF },

{"vlseg4bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4BFFV, MASK_VLSEG4BFFV, match_opcode, INSN_DREF },
{"vlseg4hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4HFFV, MASK_VLSEG4HFFV, match_opcode, INSN_DREF },
{"vlseg4wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4WFFV, MASK_VLSEG4WFFV, match_opcode, INSN_DREF },
{"vlseg4buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4BUFFV, MASK_VLSEG4BUFFV, match_opcode, INSN_DREF },
{"vlseg4huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4HUFFV, MASK_VLSEG4HUFFV, match_opcode, INSN_DREF },
{"vlseg4wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4WUFFV, MASK_VLSEG4WUFFV, match_opcode, INSN_DREF },
{"vlseg4eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG4EFFV, MASK_VLSEG4EFFV, match_opcode, INSN_DREF },

{"vlseg5bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5BFFV, MASK_VLSEG5BFFV, match_opcode, INSN_DREF },
{"vlseg5hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5HFFV, MASK_VLSEG5HFFV, match_opcode, INSN_DREF },
{"vlseg5wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5WFFV, MASK_VLSEG5WFFV, match_opcode, INSN_DREF },
{"vlseg5buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5BUFFV, MASK_VLSEG5BUFFV, match_opcode, INSN_DREF },
{"vlseg5huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5HUFFV, MASK_VLSEG5HUFFV, match_opcode, INSN_DREF },
{"vlseg5wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5WUFFV, MASK_VLSEG5WUFFV, match_opcode, INSN_DREF },
{"vlseg5eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG5EFFV, MASK_VLSEG5EFFV, match_opcode, INSN_DREF },

{"vlseg6bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6BFFV, MASK_VLSEG6BFFV, match_opcode, INSN_DREF },
{"vlseg6hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6HFFV, MASK_VLSEG6HFFV, match_opcode, INSN_DREF },
{"vlseg6wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6WFFV, MASK_VLSEG6WFFV, match_opcode, INSN_DREF },
{"vlseg6buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6BUFFV, MASK_VLSEG6BUFFV, match_opcode, INSN_DREF },
{"vlseg6huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6HUFFV, MASK_VLSEG6HUFFV, match_opcode, INSN_DREF },
{"vlseg6wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6WUFFV, MASK_VLSEG6WUFFV, match_opcode, INSN_DREF },
{"vlseg6eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG6EFFV, MASK_VLSEG6EFFV, match_opcode, INSN_DREF },

{"vlseg7bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7BFFV, MASK_VLSEG7BFFV, match_opcode, INSN_DREF },
{"vlseg7hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7HFFV, MASK_VLSEG7HFFV, match_opcode, INSN_DREF },
{"vlseg7wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7WFFV, MASK_VLSEG7WFFV, match_opcode, INSN_DREF },
{"vlseg7buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7BUFFV, MASK_VLSEG7BUFFV, match_opcode, INSN_DREF },
{"vlseg7huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7HUFFV, MASK_VLSEG7HUFFV, match_opcode, INSN_DREF },
{"vlseg7wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7WUFFV, MASK_VLSEG7WUFFV, match_opcode, INSN_DREF },
{"vlseg7eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG7EFFV, MASK_VLSEG7EFFV, match_opcode, INSN_DREF },

{"vlseg8bff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8BFFV, MASK_VLSEG8BFFV, match_opcode, INSN_DREF },
{"vlseg8hff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8HFFV, MASK_VLSEG8HFFV, match_opcode, INSN_DREF },
{"vlseg8wff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8WFFV, MASK_VLSEG8WFFV, match_opcode, INSN_DREF },
{"vlseg8buff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8BUFFV, MASK_VLSEG8BUFFV, match_opcode, INSN_DREF },
{"vlseg8huff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8HUFFV, MASK_VLSEG8HUFFV, match_opcode, INSN_DREF },
{"vlseg8wuff.v", 0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8WUFFV, MASK_VLSEG8WUFFV, match_opcode, INSN_DREF },
{"vlseg8eff.v",  0, INSN_CLASS_V_07,  "Vd,0(s)Vm", MATCH_VLSEG8EFFV, MASK_VLSEG8EFFV, match_opcode, INSN_DREF },

{"vamoaddw.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOADDWV, MASK_VAMOADDWV, match_opcode, INSN_DREF},
{"vamoaddd.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOADDDV, MASK_VAMOADDDV, match_opcode, INSN_DREF},
{"vamoswapw.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOSWAPWV, MASK_VAMOSWAPWV, match_opcode, INSN_DREF},
{"vamoswapd.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOSWAPDV, MASK_VAMOSWAPDV, match_opcode, INSN_DREF},

{"vamoxorw.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOXORWV, MASK_VAMOXORWV, match_opcode, INSN_DREF},
{"vamoxord.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOXORDV, MASK_VAMOXORDV, match_opcode, INSN_DREF},
{"vamoandw.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOANDWV, MASK_VAMOANDWV, match_opcode, INSN_DREF},
{"vamoandd.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOANDDV, MASK_VAMOANDDV, match_opcode, INSN_DREF},
{"vamoorw.v",    0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOORWV, MASK_VAMOORWV, match_opcode, INSN_DREF},
{"vamoord.v",    0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOORDV, MASK_VAMOORDV, match_opcode, INSN_DREF},

{"vamominw.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMINWV, MASK_VAMOMINWV, match_opcode, INSN_DREF},
{"vamomind.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMINDV, MASK_VAMOMINDV, match_opcode, INSN_DREF},
{"vamomaxw.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMAXWV, MASK_VAMOMAXWV, match_opcode, INSN_DREF},
{"vamomaxd.v",   0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMAXDV, MASK_VAMOMAXDV, match_opcode, INSN_DREF},
{"vamominuw.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMINUWV, MASK_VAMOMINUWV, match_opcode, INSN_DREF},
{"vamominud.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMINUDV, MASK_VAMOMINUDV, match_opcode, INSN_DREF},
{"vamomaxuw.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMAXUWV, MASK_VAMOMAXUWV, match_opcode, INSN_DREF},
{"vamomaxud.v",  0, INSN_CLASS_V_07,  "Ve,Vt,(s),VfVm", MATCH_VAMOMAXUDV, MASK_VAMOMAXUDV, match_opcode, INSN_DREF},

{"vadd.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VADDVV, MASK_VADDVV, match_opcode, 0 },
{"vadd.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VADDVX, MASK_VADDVX, match_opcode, 0 },
{"vadd.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VADDVI, MASK_VADDVI, match_opcode, 0 },
{"vsub.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSUBVV, MASK_VSUBVV, match_opcode, 0 },
{"vsub.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSUBVX, MASK_VSUBVX, match_opcode, 0 },
{"vrsub.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VRSUBVX, MASK_VRSUBVX, match_opcode, 0 },
{"vrsub.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VRSUBVI, MASK_VRSUBVI, match_opcode, 0 },

{"vwcvt.x.x.v",0, INSN_CLASS_V_07,  "Vd,VtVm", MATCH_VWCVTXXV, MASK_VWCVTXXV, match_opcode, INSN_ALIAS },
{"vwcvtu.x.x.v",0,INSN_CLASS_V_07,  "Vd,VtVm", MATCH_VWCVTUXXV, MASK_VWCVTUXXV, match_opcode, INSN_ALIAS },

{"vwaddu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWADDUVV, MASK_VWADDUVV, match_opcode, 0 },
{"vwaddu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWADDUVX, MASK_VWADDUVX, match_opcode, 0 },
{"vwsubu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWSUBUVV, MASK_VWSUBUVV, match_opcode, 0 },
{"vwsubu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWSUBUVX, MASK_VWSUBUVX, match_opcode, 0 },
{"vwadd.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWADDVV, MASK_VWADDVV, match_opcode, 0 },
{"vwadd.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWADDVX, MASK_VWADDVX, match_opcode, 0 },
{"vwsub.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWSUBVV, MASK_VWSUBVV, match_opcode, 0 },
{"vwsub.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWSUBVX, MASK_VWSUBVX, match_opcode, 0 },
{"vwaddu.wv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWADDUWV, MASK_VWADDUWV, match_opcode, 0 },
{"vwaddu.wx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWADDUWX, MASK_VWADDUWX, match_opcode, 0 },
{"vwsubu.wv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWSUBUWV, MASK_VWSUBUWV, match_opcode, 0 },
{"vwsubu.wx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWSUBUWX, MASK_VWSUBUWX, match_opcode, 0 },
{"vwadd.wv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWADDWV, MASK_VWADDWV, match_opcode, 0 },
{"vwadd.wx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWADDWX, MASK_VWADDWX, match_opcode, 0 },
{"vwsub.wv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWSUBWV, MASK_VWSUBWV, match_opcode, 0 },
{"vwsub.wx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWSUBWX, MASK_VWSUBWX, match_opcode, 0 },

{"vadc.vvm",   0, INSN_CLASS_V_07,  "Vd,Vt,Vs,V0", MATCH_VADCVVM, MASK_VADCVVM, match_opcode, 0 },
{"vadc.vxm",   0, INSN_CLASS_V_07,  "Vd,Vt,s,V0", MATCH_VADCVXM, MASK_VADCVXM, match_opcode, 0 },
{"vadc.vim",   0, INSN_CLASS_V_07,  "Vd,Vt,Vi,V0", MATCH_VADCVIM, MASK_VADCVIM, match_opcode, 0 },
{"vmadc.vvm",  0, INSN_CLASS_V_07,  "Vd,Vt,Vs,V0", MATCH_VMADCVVM, MASK_VMADCVVM, match_opcode, 0 },
{"vmadc.vxm",  0, INSN_CLASS_V_07,  "Vd,Vt,s,V0", MATCH_VMADCVXM, MASK_VMADCVXM, match_opcode, 0 },
{"vmadc.vim",  0, INSN_CLASS_V_07,  "Vd,Vt,Vi,V0", MATCH_VMADCVIM, MASK_VMADCVIM, match_opcode, 0 },
{"vsbc.vvm",   0, INSN_CLASS_V_07,  "Vd,Vt,Vs,V0", MATCH_VSBCVVM, MASK_VSBCVVM, match_opcode, 0 },
{"vsbc.vxm",   0, INSN_CLASS_V_07,  "Vd,Vt,s,V0", MATCH_VSBCVXM, MASK_VSBCVXM, match_opcode, 0 },
{"vmsbc.vvm",  0, INSN_CLASS_V_07,  "Vd,Vt,Vs,V0", MATCH_VMSBCVVM, MASK_VMSBCVVM, match_opcode, 0 },
{"vmsbc.vxm",  0, INSN_CLASS_V_07,  "Vd,Vt,s,V0", MATCH_VMSBCVXM, MASK_VMSBCVXM, match_opcode, 0 },

{"vnot.v",     0, INSN_CLASS_V_07,  "Vd,VtVm", MATCH_VNOTV, MASK_VNOTV, match_opcode, INSN_ALIAS },

{"vand.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VANDVV, MASK_VANDVV, match_opcode, 0 },
{"vand.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VANDVX, MASK_VANDVX, match_opcode, 0 },
{"vand.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VANDVI, MASK_VANDVI, match_opcode, 0 },
{"vor.vv",     0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VORVV, MASK_VORVV, match_opcode, 0 },
{"vor.vx",     0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VORVX, MASK_VORVX, match_opcode, 0 },
{"vor.vi",     0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VORVI, MASK_VORVI, match_opcode, 0 },
{"vxor.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VXORVV, MASK_VXORVV, match_opcode, 0 },
{"vxor.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VXORVX, MASK_VXORVX, match_opcode, 0 },
{"vxor.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VXORVI, MASK_VXORVI, match_opcode, 0 },

{"vsll.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSLLVV, MASK_VSLLVV, match_opcode, 0 },
{"vsll.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSLLVX, MASK_VSLLVX, match_opcode, 0 },
{"vsll.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VSLLVI, MASK_VSLLVI, match_opcode, 0 },
{"vsrl.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSRLVV, MASK_VSRLVV, match_opcode, 0 },
{"vsrl.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSRLVX, MASK_VSRLVX, match_opcode, 0 },
{"vsrl.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VSRLVI, MASK_VSRLVI, match_opcode, 0 },
{"vsra.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSRAVV, MASK_VSRAVV, match_opcode, 0 },
{"vsra.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSRAVX, MASK_VSRAVX, match_opcode, 0 },
{"vsra.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VSRAVI, MASK_VSRAVI, match_opcode, 0 },

{"vnsrl.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VNSRLVV, MASK_VNSRLVV, match_opcode, 0 },
{"vnsrl.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VNSRLVX, MASK_VNSRLVX, match_opcode, 0 },
{"vnsrl.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VNSRLVI, MASK_VNSRLVI, match_opcode, 0 },
{"vnsra.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VNSRAVV, MASK_VNSRAVV, match_opcode, 0 },
{"vnsra.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VNSRAVX, MASK_VNSRAVX, match_opcode, 0 },
{"vnsra.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VNSRAVI, MASK_VNSRAVI, match_opcode, 0 },

{"vmseq.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSEQVV, MASK_VMSEQVV, match_opcode, 0 },
{"vmseq.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSEQVX, MASK_VMSEQVX, match_opcode, 0 },
{"vmseq.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSEQVI, MASK_VMSEQVI, match_opcode, 0 },
{"vmsne.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSNEVV, MASK_VMSNEVV, match_opcode, 0 },
{"vmsne.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSNEVX, MASK_VMSNEVX, match_opcode, 0 },
{"vmsne.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSNEVI, MASK_VMSNEVI, match_opcode, 0 },
{"vmsltu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSLTUVV, MASK_VMSLTUVV, match_opcode, 0 },
{"vmsltu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSLTUVX, MASK_VMSLTUVX, match_opcode, 0 },
{"vmslt.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSLTVV, MASK_VMSLTVV, match_opcode, 0 },
{"vmslt.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSLTVX, MASK_VMSLTVX, match_opcode, 0 },
{"vmsleu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSLEUVV, MASK_VMSLEUVV, match_opcode, 0 },
{"vmsleu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSLEUVX, MASK_VMSLEUVX, match_opcode, 0 },
{"vmsleu.vi",  0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSLEUVI, MASK_VMSLEUVI, match_opcode, 0 },
{"vmsle.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMSLEVV, MASK_VMSLEVV, match_opcode, 0 },
{"vmsle.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSLEVX, MASK_VMSLEVX, match_opcode, 0 },
{"vmsle.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSLEVI, MASK_VMSLEVI, match_opcode, 0 },
{"vmsgtu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSGTUVX, MASK_VMSGTUVX, match_opcode, 0 },
{"vmsgtu.vi",  0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSGTUVI, MASK_VMSGTUVI, match_opcode, 0 },
{"vmsgt.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMSGTVX, MASK_VMSGTVX, match_opcode, 0 },
{"vmsgt.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VMSGTVI, MASK_VMSGTVI, match_opcode, 0 },

/* These aliases are for assembly but not disassembly.  */
{"vmsgt.vv",   0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMSLTVV, MASK_VMSLTVV, match_opcode, INSN_ALIAS },
{"vmsgtu.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMSLTUVV, MASK_VMSLTUVV, match_opcode, INSN_ALIAS },
{"vmsge.vv",   0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMSLEVV, MASK_VMSLEVV, match_opcode, INSN_ALIAS },
{"vmsgeu.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMSLEUVV, MASK_VMSLEUVV, match_opcode, INSN_ALIAS },
{"vmslt.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VkVm", MATCH_VMSLEVI, MASK_VMSLEVI, match_opcode, INSN_ALIAS },
{"vmsltu.vi",  0, INSN_CLASS_V_07,  "Vd,Vt,VkVm", MATCH_VMSLEUVI, MASK_VMSLEUVI, match_opcode, INSN_ALIAS },
{"vmsge.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VkVm", MATCH_VMSGTVI, MASK_VMSGTVI, match_opcode, INSN_ALIAS },
{"vmsgeu.vi",  0, INSN_CLASS_V_07,  "Vd,Vt,VkVm", MATCH_VMSGTUVI, MASK_VMSGTUVI, match_opcode, INSN_ALIAS },

{"vmsge.vx",   0, INSN_CLASS_V_07, "Vd,Vt,sVm", 0, (int) M_VMSGE, match_never, INSN_MACRO },
{"vmsge.vx",   0, INSN_CLASS_V_07, "Vd,Vt,s,VM,VT", 0, (int) M_VMSGE, match_never, INSN_MACRO },
{"vmsgeu.vx",  0, INSN_CLASS_V_07, "Vd,Vt,sVm", 0, (int) M_VMSGEU, match_never, INSN_MACRO },
{"vmsgeu.vx",  0, INSN_CLASS_V_07, "Vd,Vt,s,VM,VT", 0, (int) M_VMSGEU, match_never, INSN_MACRO },

{"vminu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMINUVV, MASK_VMINUVV, match_opcode, 0},
{"vminu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMINUVX, MASK_VMINUVX, match_opcode, 0},
{"vmin.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMINVV, MASK_VMINVV, match_opcode, 0},
{"vmin.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMINVX, MASK_VMINVX, match_opcode, 0},
{"vmaxu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMAXUVV, MASK_VMAXUVV, match_opcode, 0},
{"vmaxu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMAXUVX, MASK_VMAXUVX, match_opcode, 0},
{"vmax.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMAXVV, MASK_VMAXVV, match_opcode, 0},
{"vmax.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMAXVX, MASK_VMAXVX, match_opcode, 0},

{"vmul.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMULVV, MASK_VMULVV, match_opcode, 0 },
{"vmul.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMULVX, MASK_VMULVX, match_opcode, 0 },
{"vmulh.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMULHVV, MASK_VMULHVV, match_opcode, 0 },
{"vmulh.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMULHVX, MASK_VMULHVX, match_opcode, 0 },
{"vmulhu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMULHUVV, MASK_VMULHUVV, match_opcode, 0 },
{"vmulhu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMULHUVX, MASK_VMULHUVX, match_opcode, 0 },
{"vmulhsu.vv", 0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VMULHSUVV, MASK_VMULHSUVV, match_opcode, 0 },
{"vmulhsu.vx", 0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VMULHSUVX, MASK_VMULHSUVX, match_opcode, 0 },

{"vwmul.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWMULVV, MASK_VWMULVV, match_opcode, 0 },
{"vwmul.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWMULVX, MASK_VWMULVX, match_opcode, 0 },
{"vwmulu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWMULUVV, MASK_VWMULUVV, match_opcode, 0 },
{"vwmulu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWMULUVX, MASK_VWMULUVX, match_opcode, 0 },
{"vwmulsu.vv", 0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VWMULSUVV, MASK_VWMULSUVV, match_opcode, 0 },
{"vwmulsu.vx", 0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VWMULSUVX, MASK_VWMULSUVX, match_opcode, 0 },

{"vmacc.vv",   0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMACCVV, MASK_VMACCVV, match_opcode, 0},
{"vmacc.vx",   0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VMACCVX, MASK_VMACCVX, match_opcode, 0},
{"vnmsac.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VNMSACVV, MASK_VNMSACVV, match_opcode, 0},
{"vnmsac.vx",  0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VNMSACVX, MASK_VNMSACVX, match_opcode, 0},
{"vmadd.vv",   0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VMADDVV, MASK_VMADDVV, match_opcode, 0},
{"vmadd.vx",   0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VMADDVX, MASK_VMADDVX, match_opcode, 0},
{"vnmsub.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VNMSUBVV, MASK_VNMSUBVV, match_opcode, 0},
{"vnmsub.vx",  0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VNMSUBVX, MASK_VNMSUBVX, match_opcode, 0},

{"vwmaccu.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWMACCUVV, MASK_VWMACCUVV, match_opcode, 0},
{"vwmaccu.vx",  0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWMACCUVX, MASK_VWMACCUVX, match_opcode, 0},
{"vwmacc.vv",   0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWMACCVV, MASK_VWMACCVV, match_opcode, 0},
{"vwmacc.vx",   0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWMACCVX, MASK_VWMACCVX, match_opcode, 0},
{"vwmaccsu.vv", 0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWMACCSUVV, MASK_VWMACCSUVV, match_opcode, 0},
{"vwmaccsu.vx", 0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWMACCSUVX, MASK_VWMACCSUVX, match_opcode, 0},
{"vwmaccus.vx", 0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWMACCUSVX, MASK_VWMACCUSVX, match_opcode, 0},

{"vdivu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VDIVUVV, MASK_VDIVUVV, match_opcode, 0 },
{"vdivu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VDIVUVX, MASK_VDIVUVX, match_opcode, 0 },
{"vdiv.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VDIVVV, MASK_VDIVVV, match_opcode, 0 },
{"vdiv.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VDIVVX, MASK_VDIVVX, match_opcode, 0 },
{"vremu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VREMUVV, MASK_VREMUVV, match_opcode, 0 },
{"vremu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VREMUVX, MASK_VREMUVX, match_opcode, 0 },
{"vrem.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VREMVV, MASK_VREMVV, match_opcode, 0 },
{"vrem.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VREMVX, MASK_VREMVX, match_opcode, 0 },

{"vmerge.vvm", 0, INSN_CLASS_V_07,  "Vd,Vt,Vs,V0", MATCH_VMERGEVVM, MASK_VMERGEVVM, match_opcode, 0 },
{"vmerge.vxm", 0, INSN_CLASS_V_07,  "Vd,Vt,s,V0", MATCH_VMERGEVXM, MASK_VMERGEVXM, match_opcode, 0 },
{"vmerge.vim", 0, INSN_CLASS_V_07,  "Vd,Vt,Vi,V0", MATCH_VMERGEVIM, MASK_VMERGEVIM, match_opcode, 0 },

{"vmv.v.v",    0, INSN_CLASS_V_07,  "Vd,Vs", MATCH_VMVVV, MASK_VMVVV, match_opcode, 0 },
{"vmv.v.x",    0, INSN_CLASS_V_07,  "Vd,s", MATCH_VMVVX, MASK_VMVVX, match_opcode, 0 },
{"vmv.v.i",    0, INSN_CLASS_V_07,  "Vd,Vi", MATCH_VMVVI, MASK_VMVVI, match_opcode, 0 },

{"vsaddu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSADDUVV, MASK_VSADDUVV, match_opcode, 0 },
{"vsaddu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSADDUVX, MASK_VSADDUVX, match_opcode, 0 },
{"vsaddu.vi",  0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VSADDUVI, MASK_VSADDUVI, match_opcode, 0 },
{"vsadd.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSADDVV, MASK_VSADDVV, match_opcode, 0 },
{"vsadd.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSADDVX, MASK_VSADDVX, match_opcode, 0 },
{"vsadd.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VSADDVI, MASK_VSADDVI, match_opcode, 0 },
{"vssubu.vv",  0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSSUBUVV, MASK_VSSUBUVV, match_opcode, 0 },
{"vssubu.vx",  0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSSUBUVX, MASK_VSSUBUVX, match_opcode, 0 },
{"vssub.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSSUBVV, MASK_VSSUBVV, match_opcode, 0 },
{"vssub.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSSUBVX, MASK_VSSUBVX, match_opcode, 0 },

{"vaadd.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VAADDVV, MASK_VAADDVV, match_opcode, 0 },
{"vaadd.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VAADDVX, MASK_VAADDVX, match_opcode, 0 },
{"vaadd.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,ViVm", MATCH_VAADDVI, MASK_VAADDVI, match_opcode, 0 },
{"vasub.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VASUBVV, MASK_VASUBVV, match_opcode, 0 },
{"vasub.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VASUBVX, MASK_VASUBVX, match_opcode, 0 },

{"vsmul.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSMULVV, MASK_VSMULVV, match_opcode, 0 },
{"vsmul.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSMULVX, MASK_VSMULVX, match_opcode, 0 },

{"vwsmaccu.vv", 0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWSMACCUVV, MASK_VWSMACCUVV, match_opcode, 0 },
{"vwsmaccu.vx", 0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWSMACCUVX, MASK_VWSMACCUVX, match_opcode, 0 },
{"vwsmacc.vv",  0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWSMACCVV, MASK_VWSMACCVV, match_opcode, 0 },
{"vwsmacc.vx",  0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWSMACCVX, MASK_VWSMACCVX, match_opcode, 0 },
{"vwsmaccsu.vv",0, INSN_CLASS_V_07,  "Vd,Vs,VtVm", MATCH_VWSMACCSUVV, MASK_VWSMACCSUVV, match_opcode, 0 },
{"vwsmaccsu.vx",0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWSMACCSUVX, MASK_VWSMACCSUVX, match_opcode, 0 },
{"vwsmaccus.vx",0, INSN_CLASS_V_07,  "Vd,s,VtVm", MATCH_VWSMACCUSVX, MASK_VWSMACCUSVX, match_opcode, 0 },

{"vssrl.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSSRLVV, MASK_VSSRLVV, match_opcode, 0 },
{"vssrl.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSSRLVX, MASK_VSSRLVX, match_opcode, 0 },
{"vssrl.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VSSRLVI, MASK_VSSRLVI, match_opcode, 0 },
{"vssra.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VSSRAVV, MASK_VSSRAVV, match_opcode, 0 },
{"vssra.vx",    0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VSSRAVX, MASK_VSSRAVX, match_opcode, 0 },
{"vssra.vi",    0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VSSRAVI, MASK_VSSRAVI, match_opcode, 0 },

{"vnclipu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VNCLIPUVV, MASK_VNCLIPUVV, match_opcode, 0 },
{"vnclipu.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VNCLIPUVX, MASK_VNCLIPUVX, match_opcode, 0 },
{"vnclipu.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VNCLIPUVI, MASK_VNCLIPUVI, match_opcode, 0 },
{"vnclip.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VNCLIPVV, MASK_VNCLIPVV, match_opcode, 0 },
{"vnclip.vx",   0, INSN_CLASS_V_07,  "Vd,Vt,sVm", MATCH_VNCLIPVX, MASK_VNCLIPVX, match_opcode, 0 },
{"vnclip.vi",   0, INSN_CLASS_V_07,  "Vd,Vt,VjVm", MATCH_VNCLIPVI, MASK_VNCLIPVI, match_opcode, 0 },

{"vfadd.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFADDVV, MASK_VFADDVV, match_opcode, 0},
{"vfadd.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFADDVF, MASK_VFADDVF, match_opcode, 0},
{"vfsub.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFSUBVV, MASK_VFSUBVV, match_opcode, 0},
{"vfsub.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFSUBVF, MASK_VFSUBVF, match_opcode, 0},
{"vfrsub.vf",  0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFRSUBVF, MASK_VFRSUBVF, match_opcode, 0},

{"vfwadd.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWADDVV, MASK_VFWADDVV, match_opcode, 0},
{"vfwadd.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFWADDVF, MASK_VFWADDVF, match_opcode, 0},
{"vfwsub.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWSUBVV, MASK_VFWSUBVV, match_opcode, 0},
{"vfwsub.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFWSUBVF, MASK_VFWSUBVF, match_opcode, 0},
{"vfwadd.wv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWADDWV, MASK_VFWADDWV, match_opcode, 0},
{"vfwsub.wv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWSUBWV, MASK_VFWSUBWV, match_opcode, 0},


/* patch for C910 vector: vfwadd.wf/vfwsub.wf should be sync before and after instruction being excuted.  */
{"vfwadd.wf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFWADDWF, MASK_VFWADDWF, match_opcode, 0 },
{"vfwsub.wf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFWSUBWF, MASK_VFWSUBWF, match_opcode, 0 },

{"vfmul.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFMULVV, MASK_VFMULVV, match_opcode, 0},
{"vfmul.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFMULVF, MASK_VFMULVF, match_opcode, 0},
{"vfdiv.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFDIVVV, MASK_VFDIVVV, match_opcode, 0},
{"vfdiv.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFDIVVF, MASK_VFDIVVF, match_opcode, 0},
{"vfrdiv.vf",  0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFRDIVVF, MASK_VFRDIVVF, match_opcode, 0},

{"vfwmul.vv",  0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWMULVV, MASK_VFWMULVV, match_opcode, 0},
{"vfwmul.vf",  0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFWMULVF, MASK_VFWMULVF, match_opcode, 0},

{"vfmadd.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFMADDVV, MASK_VFMADDVV, match_opcode, 0},
{"vfmadd.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFMADDVF, MASK_VFMADDVF, match_opcode, 0},
{"vfnmadd.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFNMADDVV, MASK_VFNMADDVV, match_opcode, 0},
{"vfnmadd.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFNMADDVF, MASK_VFNMADDVF, match_opcode, 0},
{"vfmsub.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFMSUBVV, MASK_VFMSUBVV, match_opcode, 0},
{"vfmsub.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFMSUBVF, MASK_VFMSUBVF, match_opcode, 0},
{"vfnmsub.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFNMSUBVV, MASK_VFNMSUBVV, match_opcode, 0},
{"vfnmsub.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFNMSUBVF, MASK_VFNMSUBVF, match_opcode, 0},
{"vfmacc.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFMACCVV, MASK_VFMACCVV, match_opcode, 0},
{"vfmacc.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFMACCVF, MASK_VFMACCVF, match_opcode, 0},
{"vfnmacc.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFNMACCVV, MASK_VFNMACCVV, match_opcode, 0},
{"vfnmacc.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFNMACCVF, MASK_VFNMACCVF, match_opcode, 0},
{"vfmsac.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFMSACVV, MASK_VFMSACVV, match_opcode, 0},
{"vfmsac.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFMSACVF, MASK_VFMSACVF, match_opcode, 0},
{"vfnmsac.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFNMSACVV, MASK_VFNMSACVV, match_opcode, 0},
{"vfnmsac.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFNMSACVF, MASK_VFNMSACVF, match_opcode, 0},

{"vfwmacc.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFWMACCVV, MASK_VFWMACCVV, match_opcode, 0},
{"vfwmacc.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFWMACCVF, MASK_VFWMACCVF, match_opcode, 0},
{"vfwnmacc.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFWNMACCVV, MASK_VFWNMACCVV, match_opcode, 0},
{"vfwnmacc.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFWNMACCVF, MASK_VFWNMACCVF, match_opcode, 0},
{"vfwmsac.vv",  0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFWMSACVV, MASK_VFWMSACVV, match_opcode, 0},
{"vfwmsac.vf",  0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFWMSACVF, MASK_VFWMSACVF, match_opcode, 0},
{"vfwnmsac.vv", 0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VFWNMSACVV, MASK_VFWNMSACVV, match_opcode, 0},
{"vfwnmsac.vf", 0, INSN_CLASS_V_07, "Vd,S,VtVm", MATCH_VFWNMSACVF, MASK_VFWNMSACVF, match_opcode, 0},

{"vfsqrt.v",   0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFSQRTV, MASK_VFSQRTV, match_opcode, 0},

{"vfmin.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFMINVV, MASK_VFMINVV, match_opcode, 0},
{"vfmin.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFMINVF, MASK_VFMINVF, match_opcode, 0},
{"vfmax.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFMAXVV, MASK_VFMAXVV, match_opcode, 0},
{"vfmax.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFMAXVF, MASK_VFMAXVF, match_opcode, 0},

{"vfsgnj.vv",  0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFSGNJVV, MASK_VFSGNJVV, match_opcode, 0},
{"vfsgnj.vf",  0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFSGNJVF, MASK_VFSGNJVF, match_opcode, 0},
{"vfsgnjn.vv", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFSGNJNVV, MASK_VFSGNJNVV, match_opcode, 0},
{"vfsgnjn.vf", 0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFSGNJNVF, MASK_VFSGNJNVF, match_opcode, 0},
{"vfsgnjx.vv", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFSGNJXVV, MASK_VFSGNJXVV, match_opcode, 0},
{"vfsgnjx.vf", 0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VFSGNJXVF, MASK_VFSGNJXVF, match_opcode, 0},

{"vmfeq.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VMFEQVV, MASK_VMFEQVV, match_opcode, 0},
{"vmfeq.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFEQVF, MASK_VMFEQVF, match_opcode, 0},
{"vmfne.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VMFNEVV, MASK_VMFNEVV, match_opcode, 0},
{"vmfne.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFNEVF, MASK_VMFNEVF, match_opcode, 0 },
{"vmflt.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VMFLTVV, MASK_VMFLTVV, match_opcode, 0},
{"vmflt.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFLTVF, MASK_VMFLTVF, match_opcode, 0},
{"vmfle.vv",   0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VMFLEVV, MASK_VMFLEVV, match_opcode, 0},
{"vmfle.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFLEVF, MASK_VMFLEVF, match_opcode, 0},
{"vmfgt.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFGTVF, MASK_VMFGTVF, match_opcode, 0},
{"vmfge.vf",   0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFGEVF, MASK_VMFGEVF, match_opcode, 0},

/* These aliases are for assembly but not disassembly.  */
{"vmfgt.vv",   0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VMFLTVV, MASK_VMFLTVV, match_opcode, INSN_ALIAS},
{"vmfge.vv",   0, INSN_CLASS_V_07, "Vd,Vs,VtVm", MATCH_VMFLEVV, MASK_VMFLEVV, match_opcode, INSN_ALIAS},

{"vmford.vv",  0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VMFORDVV, MASK_VMFORDVV, match_opcode, 0},
{"vmford.vf",  0, INSN_CLASS_V_07, "Vd,Vt,SVm", MATCH_VMFORDVF, MASK_VMFORDVF, match_opcode, 0},

{"vfclass.v",  0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFCLASSV, MASK_VFCLASSV, match_opcode, 0},

{"vfmerge.vfm",0, INSN_CLASS_V_07, "Vd,Vt,S,V0", MATCH_VFMERGEVFM, MASK_VFMERGEVFM, match_opcode, 0},
{"vfmv.v.f",   0, INSN_CLASS_V_07, "Vd,S", MATCH_VFMVVF, MASK_VFMVVF, match_opcode, 0 },

{"vfcvt.xu.f.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFCVTXUFV, MASK_VFCVTXUFV, match_opcode, 0},
{"vfcvt.x.f.v", 0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFCVTXFV, MASK_VFCVTXFV, match_opcode, 0},
{"vfcvt.f.xu.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFCVTFXUV, MASK_VFCVTFXUV, match_opcode, 0},
{"vfcvt.f.x.v", 0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFCVTFXV, MASK_VFCVTFXV, match_opcode, 0},

{"vfwcvt.xu.f.v",0,INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFWCVTXUFV, MASK_VFWCVTXUFV, match_opcode, 0},
{"vfwcvt.x.f.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFWCVTXFV, MASK_VFWCVTXFV, match_opcode, 0},
{"vfwcvt.f.xu.v",0,INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFWCVTFXUV, MASK_VFWCVTFXUV, match_opcode, 0},
{"vfwcvt.f.x.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFWCVTFXV, MASK_VFWCVTFXV, match_opcode, 0},
{"vfwcvt.f.f.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFWCVTFFV, MASK_VFWCVTFFV, match_opcode, 0},

{"vfncvt.xu.f.v",0,INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFNCVTXUFV, MASK_VFNCVTXUFV, match_opcode, 0},
{"vfncvt.x.f.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFNCVTXFV, MASK_VFNCVTXFV, match_opcode, 0},
{"vfncvt.f.xu.v",0,INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFNCVTFXUV, MASK_VFNCVTFXUV, match_opcode, 0},
{"vfncvt.f.x.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFNCVTFXV, MASK_VFNCVTFXV, match_opcode, 0},
{"vfncvt.f.f.v",0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VFNCVTFFV, MASK_VFNCVTFFV, match_opcode, 0},

{"vredsum.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDSUMVV, MASK_VREDSUMVV, match_opcode, 0},
{"vredmaxu.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDMAXUVV, MASK_VREDMAXUVV, match_opcode, 0},
{"vredmax.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDMAXVV, MASK_VREDMAXVV, match_opcode, 0},
{"vredminu.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDMINUVV, MASK_VREDMINUVV, match_opcode, 0},
{"vredmin.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDMINVV, MASK_VREDMINVV, match_opcode, 0},
{"vredand.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDANDVV, MASK_VREDANDVV, match_opcode, 0},
{"vredor.vs",  0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDORVV, MASK_VREDORVV, match_opcode, 0},
{"vredxor.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VREDXORVV, MASK_VREDXORVV, match_opcode, 0},

{"vwredsumu.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VWREDSUMUVV, MASK_VWREDSUMUVV, match_opcode, 0},
{"vwredsum.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VWREDSUMVV, MASK_VWREDSUMVV, match_opcode, 0},

{"vfredosum.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFREDOSUMV, MASK_VFREDOSUMV, match_opcode, 0},
{"vfredsum.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFREDSUMV, MASK_VFREDSUMV, match_opcode, 0},
{"vfredmax.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFREDMAXV, MASK_VFREDMAXV, match_opcode, 0},
{"vfredmin.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFREDMINV, MASK_VFREDMINV, match_opcode, 0},

{"vfwredosum.vs",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWREDOSUMV, MASK_VFWREDOSUMV, match_opcode, 0},
{"vfwredsum.vs", 0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VFWREDSUMV, MASK_VFWREDSUMV, match_opcode, 0},

{"vmcpy.m",    0, INSN_CLASS_V_07, "Vd,Vu", MATCH_VMANDMM, MASK_VMANDMM, match_vs1_eq_vs2, INSN_ALIAS},
{"vmclr.m",    0, INSN_CLASS_V_07, "Vv", MATCH_VMXORMM, MASK_VMXORMM, match_vd_eq_vs1_eq_vs2, INSN_ALIAS},
{"vmset.m",    0, INSN_CLASS_V_07, "Vv", MATCH_VMXNORMM, MASK_VMXNORMM, match_vd_eq_vs1_eq_vs2, INSN_ALIAS},
{"vmnot.m",    0, INSN_CLASS_V_07, "Vd,Vu", MATCH_VMNANDMM, MASK_VMNANDMM, match_vs1_eq_vs2, INSN_ALIAS},

{"vmand.mm",   0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMANDMM, MASK_VMANDMM, match_opcode, 0},
{"vmnand.mm",  0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMNANDMM, MASK_VMNANDMM, match_opcode, 0},
{"vmandnot.mm",0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMANDNOTMM, MASK_VMANDNOTMM, match_opcode, 0},
{"vmxor.mm",   0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMXORMM, MASK_VMXORMM, match_opcode, 0},
{"vmor.mm",    0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMORMM, MASK_VMORMM, match_opcode, 0},
{"vmnor.mm",   0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMNORMM, MASK_VMNORMM, match_opcode, 0},
{"vmornot.mm", 0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMORNOTMM, MASK_VMORNOTMM, match_opcode, 0},
{"vmxnor.mm",  0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VMXNORMM, MASK_VMXNORMM, match_opcode, 0},
{"vmpopc.m",   0, INSN_CLASS_V_07, "d,VtVm", MATCH_VMPOPCM, MASK_VMPOPCM, match_opcode, 0 },
{"vmfirst.m",  0, INSN_CLASS_V_07, "d,VtVm", MATCH_VMFIRSTM, MASK_VMFIRSTM, match_opcode, 0},
{"vmsbf.m",    0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VMSBFM, MASK_VMSBFM, match_opcode, 0},
{"vmsif.m",    0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VMSIFM, MASK_VMSIFM, match_opcode, 0},
{"vmsof.m",    0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VMSOFM, MASK_VMSOFM, match_opcode, 0},
{"viota.m",    0, INSN_CLASS_V_07, "Vd,VtVm", MATCH_VIOTAM, MASK_VIOTAM, match_opcode, 0},
{"vid.v",      0, INSN_CLASS_V_07, "VdVm", MATCH_VIDV, MASK_VIDV, match_opcode, 0},

{"vmv.x.s",    0, INSN_CLASS_V_07, "d,Vt", MATCH_VMVXS, MASK_VMVXS, match_opcode, INSN_ALIAS},

{"vext.x.v",   0, INSN_CLASS_V_07, "d,Vt,s", MATCH_VEXTXV, MASK_VEXTXV, match_opcode, 0},

{"vmv.s.x",    0, INSN_CLASS_V_07, "Vd,s", MATCH_VMVSX, MASK_VMVSX, match_opcode, 0},

{"vfmv.f.s",   0, INSN_CLASS_V_07, "D,Vt", MATCH_VFMVFS, MASK_VFMVFS, match_opcode, 0},
{"vfmv.s.f",   0, INSN_CLASS_V_07, "Vd,S", MATCH_VFMVSF, MASK_VFMVSF, match_opcode, 0},

{"vslideup.vx",0, INSN_CLASS_V_07, "Vd,Vt,sVm", MATCH_VSLIDEUPVX, MASK_VSLIDEUPVX, match_opcode, 0},
{"vslideup.vi",0, INSN_CLASS_V_07, "Vd,Vt,VjVm", MATCH_VSLIDEUPVI, MASK_VSLIDEUPVI, match_opcode, 0},
{"vslidedown.vx",0,INSN_CLASS_V_07, "Vd,Vt,sVm", MATCH_VSLIDEDOWNVX, MASK_VSLIDEDOWNVX, match_opcode, 0},
{"vslidedown.vi",0,INSN_CLASS_V_07, "Vd,Vt,VjVm", MATCH_VSLIDEDOWNVI, MASK_VSLIDEDOWNVI, match_opcode, 0},

{"vslide1up.vx",0 ,INSN_CLASS_V_07, "Vd,Vt,sVm", MATCH_VSLIDE1UPVX, MASK_VSLIDE1UPVX, match_opcode, 0},
{"vslide1down.vx",0,INSN_CLASS_V_07, "Vd,Vt,sVm", MATCH_VSLIDE1DOWNVX, MASK_VSLIDE1DOWNVX, match_opcode, 0},

{"vrgather.vv",0, INSN_CLASS_V_07, "Vd,Vt,VsVm", MATCH_VRGATHERVV, MASK_VRGATHERVV, match_opcode, 0},
{"vrgather.vx",0, INSN_CLASS_V_07, "Vd,Vt,sVm", MATCH_VRGATHERVX, MASK_VRGATHERVX, match_opcode, 0},
{"vrgather.vi",0, INSN_CLASS_V_07, "Vd,Vt,VjVm", MATCH_VRGATHERVI, MASK_VRGATHERVI, match_opcode, 0},

{"vcompress.vm",0, INSN_CLASS_V_07, "Vd,Vt,Vs", MATCH_VCOMPRESSV, MASK_VCOMPRESSV, match_opcode, 0},

{"vdot.vv",    0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VDOTVV, MASK_VDOTVV, match_opcode, 0},
{"vdotu.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VDOTUVV, MASK_VDOTUVV, match_opcode, 0},
{"vfdot.vv",   0, INSN_CLASS_V_07,  "Vd,Vt,VsVm", MATCH_VFDOTVV, MASK_VFDOTVV, match_opcode, 0},
/* END RVV */

/* Terminate the list.  */
{0, 0, 0, 0, 0, 0, 0, 0}
};

