Analysis & Synthesis report for DUT
Sat Apr 16 14:47:55 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Apr 16 14:47:55 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF324I5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 16 14:47:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl
    Info (12022): Found design unit 1: sign_extender_10_component-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl Line: 14
    Info (12023): Found entity 1: sign_extender_10_component File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl
    Info (12022): Found design unit 1: sign_extender_7_component-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl Line: 14
    Info (12023): Found entity 1: sign_extender_7_component File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter_7.vhdl
    Info (12022): Found design unit 1: shifter_7-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl Line: 14
    Info (12023): Found entity 1: shifter_7 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter_1.vhdl
    Info (12022): Found design unit 1: shifter_1-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl Line: 14
    Info (12023): Found entity 1: shifter_1 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhdl
    Info (12022): Found design unit 1: pc-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl Line: 18
    Info (12023): Found entity 1: pc File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl Line: 7
Error (10500): VHDL syntax error at ins_inter.vhd(165) near text "<=";  expecting "!", or "=>" File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 165
Error (10500): VHDL syntax error at ins_inter.vhd(253) near text """ end of line inside a string File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 253
Error (10500): VHDL syntax error at ins_inter.vhd(253) near text "end";  expecting ";" File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 253
Error (10500): VHDL syntax error at ins_inter.vhd(263) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 263
Error (10500): VHDL syntax error at ins_inter.vhd(270) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 270
Error (10500): VHDL syntax error at ins_inter.vhd(279) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 279
Error (10500): VHDL syntax error at ins_inter.vhd(281) near text "case";  expecting "if" File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd Line: 281
Info (12021): Found 0 design units, including 0 entities, in source file ins_inter.vhd
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd Line: 8
    Info (12023): Found entity 1: DUT File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd Line: 17
    Info (12023): Found entity 1: mem File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regs.vhd
    Info (12022): Found design unit 1: registers-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd Line: 23
    Info (12023): Found entity 1: registers File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd Line: 20
    Info (12023): Found entity 1: alu File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd Line: 6
Info (12021): Found 6 design units, including 3 entities, in source file temps.vhd
    Info (12022): Found design unit 1: temp_1-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 18
    Info (12022): Found design unit 2: temp_2-working2 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 61
    Info (12022): Found design unit 3: temp_3-working3 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 106
    Info (12023): Found entity 1: temp_1 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 6
    Info (12023): Found entity 2: temp_2 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 48
    Info (12023): Found entity 3: temp_3 File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd Line: 96
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir-working File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd Line: 18
    Info (12023): Found entity 1: ir File: /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd Line: 5
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning
    Error: Peak virtual memory: 398 megabytes
    Error: Processing ended: Sat Apr 16 14:47:55 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:24


