`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_17(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000100110111101111110111001010100000000011001111000000001001110001111110000001001111111111011011011000000000010010000000001001010000100000000111010010;
		2'd1: data <= 153'b000000000011111100000000000111111000000000001110110000000000100010010000000001000100000000000001010111000000000011001110000000000110110000000000001100110;
		2'd2: data <= 153'b000000100011111111111111101000001111111101001110000000000000101000100000000000011111000000000110000010111111010101110111111111110101110100000011000010010;
		2'd3: data <= 153'b111111111001010010000000101110011100000000101001101000000011001010011111101100001111100000000101110101000000001011111010000000010011110100000000001010010;
		endcase
		end
	end
	assign dout = data;
endmodule
