|q_5_27
rstn => state[0]~reg0.ACLR
rstn => state[1]~reg0.ACLR
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
x_in => Mux1.IN2
x_in => Mux0.IN1
x_in => Mux1.IN3
x_in => Mux0.IN2
x_in => Mux0.IN3
x_in => Mux2.IN1
x_in => Mux2.IN2
x_in => Mux2.IN3
y_out << Mux2.DB_MAX_OUTPUT_PORT_TYPE
state[0] << state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] << state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_state[0] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] << Mux0.DB_MAX_OUTPUT_PORT_TYPE


