#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct  3 15:06:57 2016
# Process ID: 22386
# Current directory: /home/liucheng/research/zynq-dev/dma_demo_zed_hw
# Command line: vivado dma_demo.xpr
# Log file: /home/liucheng/research/zynq-dev/dma_demo_zed_hw/vivado.log
# Journal file: /home/liucheng/research/zynq-dev/dma_demo_zed_hw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_demo.xpr
INFO: [Project 1-313] Project file moved from '/home/liucheng/projects/prj2016/dma_demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/liucheng/research/zynq-dev/ip_repo', nor could it be found using path '/home/liucheng/projects/prj2016/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/liucheng/research/zynq-dev/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_sys_acc_ip_0_0
base_sys_usr_dma_0_0

open_project: Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 5898.758 ; gain = 153.938 ; free physical = 144 ; free virtual = 13254
update_compile_order -fileset sources_1
open_bd_design {/home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/base_sys.bd}
Adding cell -- xilinx.com:user:usr_dma:1.0 - usr_dma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:acc_ip:1.0 - acc_ip_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <base_sys> from BD file </home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.srcs/sources_1/bd/base_sys/base_sys.bd>
open_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 5940.656 ; gain = 39.902 ; free physical = 217 ; free virtual = 13254
reset_run synth_1
launch_runs impl_1
[Mon Oct  3 15:11:59 2016] Launched synth_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/synth_1/runme.log
[Mon Oct  3 15:11:59 2016] Launched impl_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Oct  3 16:42:14 2016] Launched impl_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/runme.log
file copy -force /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.runs/impl_1/base_sys_wrapper.sysdef /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk/base_sys_wrapper.hdf

launch_sdk -workspace /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/dma_demo_zed_hw/dma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 16:53:29 2016...
