/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[185] ^ in_data[115]);
  assign celloutsig_1_2z = ~(in_data[101] ^ celloutsig_1_1z);
  assign celloutsig_0_3z = ~(in_data[77] ^ in_data[56]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  assign celloutsig_1_7z = ~(in_data[137] ^ celloutsig_1_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z ^ celloutsig_1_8z);
  assign celloutsig_1_14z = ~(celloutsig_1_2z ^ celloutsig_1_13z);
  assign celloutsig_0_17z = ~(celloutsig_0_14z ^ celloutsig_0_12z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z ^ celloutsig_0_16z);
  assign celloutsig_0_23z = ~(celloutsig_0_2z ^ celloutsig_0_7z);
  assign celloutsig_0_2z = ~(in_data[47] ^ _00_);
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 4'h0;
    else _13_ <= in_data[59:56];
  assign { _01_[3:1], _00_ } = _13_;
  assign celloutsig_1_4z = in_data[158:154] == { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[124:118], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } == { in_data[177:175], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_8z = { in_data[172:161], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } == { in_data[156:150], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[152:147], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z } == { in_data[165:154], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[87:86], celloutsig_0_3z } == { 1'h1, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[83:74], celloutsig_0_3z } == { in_data[85:80], 1'h1, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, 1'h1 };
  assign celloutsig_0_12z = in_data[78:75] == { in_data[62:60], celloutsig_0_3z };
  assign celloutsig_0_14z = in_data[65:63] == { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_3z, 1'h1, celloutsig_0_13z } == { in_data[25:23], 1'h1 };
  assign celloutsig_0_21z = { in_data[18:12], celloutsig_0_13z, celloutsig_0_10z, 1'h1, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_7z } == { in_data[80:74], celloutsig_0_14z, _01_[3:1], _00_, celloutsig_0_2z, 1'h1, celloutsig_0_12z };
  assign celloutsig_0_25z = { _01_[2:1], _00_, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_4z, 1'h1 } == { celloutsig_0_11z, 1'h1, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_24z };
  assign celloutsig_0_30z = ^ { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_23z, _01_[3:1], _00_, celloutsig_0_24z };
  assign celloutsig_1_1z = ^ { in_data[190:181], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { in_data[123:120], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_4z = ^ { in_data[80:78], celloutsig_0_3z };
  assign celloutsig_1_15z = ^ { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_16z = ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_13z = ^ { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_15z = ^ { celloutsig_0_2z, 1'h1, celloutsig_0_13z, celloutsig_0_8z, 1'h1, celloutsig_0_11z };
  assign celloutsig_0_22z = ^ { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_26z = ^ { 1'h1, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_28z = ^ { celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_19z, _01_[3:1], _00_, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_2z, 1'h1, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_6z) | (celloutsig_1_5z & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_16z & in_data[153]) | (celloutsig_1_8z & celloutsig_1_4z));
  assign celloutsig_0_5z = ~((1'h1 & in_data[41]) | (in_data[10] & _01_[1]));
  assign celloutsig_0_8z = ~((_00_ & celloutsig_0_7z) | (celloutsig_0_5z & celloutsig_0_3z));
  assign celloutsig_0_10z = ~((1'h1 & celloutsig_0_8z) | (1'h1 & celloutsig_0_4z));
  assign celloutsig_0_11z = ~((_01_[2] & _01_[3]) | (celloutsig_0_9z & in_data[86]));
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_15z) | (celloutsig_0_10z & celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_13z) | (in_data[6] & celloutsig_0_10z));
  assign celloutsig_0_24z = ~((celloutsig_0_4z & celloutsig_0_20z) | (celloutsig_0_17z & 1'h1));
  assign celloutsig_0_29z = ~((celloutsig_0_17z & celloutsig_0_28z) | (celloutsig_0_13z & celloutsig_0_2z));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
