#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5602052e31e0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x5602053111f0_0 .var/i "errores", 31 0;
v0x5602053112f0_0 .var "t_A", 3 0;
v0x5602053113b0_0 .var "t_B", 3 0;
v0x560205311480_0 .var "t_L", 0 0;
v0x560205311520_0 .var "t_Op", 1 0;
v0x560205311630_0 .net "t_R", 3 0, L_0x5602053166e0;  1 drivers
o0x7f9b76fe5118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5602053116f0_0 .net "t_c", 0 0, o0x7f9b76fe5118;  0 drivers
v0x5602053117e0_0 .net "t_s", 0 0, L_0x560205316a40;  1 drivers
v0x560205311880_0 .net "t_z", 0 0, L_0x560205316930;  1 drivers
S_0x5602052e27c0 .scope task, "check" "check" 2 46, 2 46 0, S_0x5602052e31e0;
 .timescale -9 -11;
v0x5602052dff70_0 .var "flag_carry", 0 0;
v0x5602052db800_0 .var "flag_sign", 0 0;
v0x5602052d7090_0 .var "flag_zero", 0 0;
v0x560205301ad0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x560205311480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x560205311520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 58 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x560205311520_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5602053112f0_0;
    %load/vec4 v0x5602053113b0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560205301ad0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5602053112f0_0;
    %load/vec4 v0x5602053113b0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560205301ad0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5602053112f0_0;
    %load/vec4 v0x5602053113b0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560205301ad0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5602053112f0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560205301ad0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5602052dff70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5602052db800_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560205311520_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 70 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x560205311520_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x5602053112f0_0;
    %pad/u 5;
    %load/vec4 v0x5602053113b0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x560205301ad0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x5602053112f0_0;
    %pad/u 5;
    %load/vec4 v0x5602053113b0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x560205301ad0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x5602053112f0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x560205301ad0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x5602053113b0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x560205301ad0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x560205301ad0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5602052dff70_0, 0, 1;
    %load/vec4 v0x560205301ad0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5602052db800_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x560205301ad0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x5602052d7090_0, 0, 1;
    %load/vec4 v0x560205301ad0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x560205311630_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x5602052d7090_0;
    %load/vec4 v0x560205311880_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5602052db800_0;
    %load/vec4 v0x5602053117e0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5602052dff70_0;
    %load/vec4 v0x5602053116f0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x5602053111f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5602053111f0_0, 0, 32;
    %vpi_call 2 79 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v0x560205311480_0, v0x560205311520_0, v0x5602053112f0_0, v0x5602053113b0_0 {0 0 0};
    %load/vec4 v0x560205301ad0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x560205311630_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 81 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x560205301ad0_0, 0, 4>, v0x560205311630_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x5602052d7090_0;
    %load/vec4 v0x560205311880_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 83 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x5602052d7090_0, v0x560205311880_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x5602052db800_0;
    %load/vec4 v0x5602053117e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 85 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x5602052db800_0, v0x5602053117e0_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x5602052dff70_0;
    %load/vec4 v0x5602053116f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 87 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x5602052dff70_0, v0x5602053116f0_0 {0 0 0};
T_0.22 ;
T_0.14 ;
    %end;
S_0x560205301bb0 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x5602052e31e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "L"
L_0x560205311cf0 .functor OR 1, L_0x560205311a20, L_0x560205311920, C4<0>, C4<0>;
L_0x560205311e00 .functor NOT 1, L_0x560205311af0, C4<0>, C4<0>, C4<0>;
L_0x560205311ec0 .functor OR 1, L_0x560205311e00, L_0x560205311a20, C4<0>, C4<0>;
L_0x560205311f80 .functor OR 1, L_0x560205311ec0, L_0x560205311920, C4<0>, C4<0>;
L_0x5602053120c0 .functor NOT 1, L_0x560205311920, C4<0>, C4<0>, C4<0>;
L_0x5602053121c0 .functor NOT 1, L_0x560205311a20, C4<0>, C4<0>, C4<0>;
L_0x560205312300 .functor AND 1, L_0x5602053120c0, L_0x5602053121c0, C4<1>, C4<1>;
L_0x560205312370 .functor NOT 1, L_0x560205311920, C4<0>, C4<0>, C4<0>;
L_0x560205312430 .functor NOT 1, L_0x560205311af0, C4<0>, C4<0>, C4<0>;
L_0x5602053124a0 .functor AND 1, L_0x560205312370, L_0x560205312430, C4<1>, C4<1>;
L_0x560205312610 .functor OR 1, L_0x560205312300, L_0x5602053124a0, C4<0>, C4<0>;
L_0x560205312720 .functor NOT 1, L_0x560205311920, C4<0>, C4<0>, C4<0>;
L_0x560205312800 .functor NOT 1, L_0x560205311a20, C4<0>, C4<0>, C4<0>;
L_0x560205312870 .functor AND 1, L_0x560205312720, L_0x560205312800, C4<1>, C4<1>;
L_0x560205312790 .functor NOT 1, L_0x560205311920, C4<0>, C4<0>, C4<0>;
L_0x560205312a00 .functor NOT 1, L_0x560205311af0, C4<0>, C4<0>, C4<0>;
L_0x560205312b90 .functor AND 1, L_0x560205312790, L_0x560205312a00, C4<1>, C4<1>;
L_0x560205312c50 .functor OR 1, L_0x560205312870, L_0x560205312b90, C4<0>, C4<0>;
L_0x560205316930 .functor NOT 1, L_0x560205316b60, C4<0>, C4<0>, C4<0>;
v0x56020530f040_0 .net "A", 3 0, v0x5602053112f0_0;  1 drivers
v0x56020530f170_0 .net "ALUOp", 1 0, v0x560205311520_0;  1 drivers
v0x56020530f230_0 .net "B", 3 0, v0x5602053113b0_0;  1 drivers
v0x56020530f2d0_0 .net "Cin0", 0 0, L_0x560205312c50;  1 drivers
o0x7f9b76fe3858 .functor BUFZ 1, C4<z>; HiZ drive
v0x56020530f3c0_0 .net "Cout0", 0 0, o0x7f9b76fe3858;  0 drivers
o0x7f9b76fe4098 .functor BUFZ 1, C4<z>; HiZ drive
v0x56020530f4b0_0 .net "Cout1", 0 0, o0x7f9b76fe4098;  0 drivers
o0x7f9b76fe48d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56020530f550_0 .net "Cout2", 0 0, o0x7f9b76fe48d8;  0 drivers
v0x56020530f5f0_0 .net "L", 0 0, v0x560205311480_0;  1 drivers
v0x56020530f690_0 .net "OP1", 3 0, L_0x560205312e00;  1 drivers
v0x56020530f730_0 .net "OP2", 3 0, L_0x5602053130d0;  1 drivers
v0x56020530f7d0_0 .net "OP2_ANTES_COMPLEMENTO1", 3 0, L_0x560205312ef0;  1 drivers
v0x56020530f870_0 .net "R", 3 0, L_0x5602053166e0;  alias, 1 drivers
v0x56020530f950_0 .net *"_s10", 0 0, L_0x560205311ec0;  1 drivers
v0x56020530fa30_0 .net *"_s14", 0 0, L_0x5602053120c0;  1 drivers
v0x56020530fb10_0 .net *"_s16", 0 0, L_0x5602053121c0;  1 drivers
v0x56020530fbf0_0 .net *"_s18", 0 0, L_0x560205312300;  1 drivers
v0x56020530fcd0_0 .net *"_s20", 0 0, L_0x560205312370;  1 drivers
v0x56020530fec0_0 .net *"_s22", 0 0, L_0x560205312430;  1 drivers
v0x56020530ffa0_0 .net *"_s24", 0 0, L_0x5602053124a0;  1 drivers
v0x560205310080_0 .net *"_s28", 0 0, L_0x560205312720;  1 drivers
v0x560205310160_0 .net *"_s30", 0 0, L_0x560205312800;  1 drivers
v0x560205310240_0 .net *"_s32", 0 0, L_0x560205312870;  1 drivers
v0x560205310320_0 .net *"_s34", 0 0, L_0x560205312790;  1 drivers
v0x560205310400_0 .net *"_s36", 0 0, L_0x560205312a00;  1 drivers
v0x5602053104e0_0 .net *"_s38", 0 0, L_0x560205312b90;  1 drivers
v0x5602053105c0_0 .net *"_s4", 2 0, L_0x560205311b90;  1 drivers
v0x5602053106a0_0 .net *"_s72", 0 0, L_0x560205316b60;  1 drivers
v0x560205310760_0 .net *"_s8", 0 0, L_0x560205311e00;  1 drivers
v0x560205310840_0 .net "carry", 0 0, o0x7f9b76fe5118;  alias, 0 drivers
v0x5602053108e0_0 .net "cpl", 0 0, L_0x560205312610;  1 drivers
v0x5602053109b0_0 .net "op1_A", 0 0, L_0x560205311cf0;  1 drivers
v0x560205310a80_0 .net "op2_B", 0 0, L_0x560205311f80;  1 drivers
v0x560205310b50_0 .net "sign", 0 0, L_0x560205316a40;  alias, 1 drivers
v0x560205310e00_0 .net "x", 0 0, L_0x560205311920;  1 drivers
v0x560205310ea0_0 .net "y", 0 0, L_0x560205311a20;  1 drivers
v0x560205310f40_0 .net "z", 0 0, L_0x560205311af0;  1 drivers
v0x560205310fe0_0 .net "zero", 0 0, L_0x560205316930;  alias, 1 drivers
L_0x560205311920 .part L_0x560205311b90, 2, 1;
L_0x560205311a20 .part L_0x560205311b90, 1, 1;
L_0x560205311af0 .part L_0x560205311b90, 0, 1;
L_0x560205311b90 .concat [ 2 1 0 0], v0x560205311520_0, v0x560205311480_0;
L_0x560205313f60 .part L_0x560205312e00, 0, 1;
L_0x560205314000 .part L_0x5602053130d0, 0, 1;
L_0x560205314bc0 .part L_0x560205312e00, 1, 1;
L_0x560205314d70 .part L_0x5602053130d0, 1, 1;
L_0x560205315990 .part L_0x560205312e00, 2, 1;
L_0x560205315b40 .part L_0x5602053130d0, 2, 1;
L_0x5602053166e0 .concat8 [ 1 1 1 1], L_0x560205313d50, L_0x5602053149b0, L_0x560205315780, L_0x5602053164d0;
L_0x560205316780 .part L_0x560205312e00, 3, 1;
L_0x5602053169a0 .part L_0x5602053130d0, 3, 1;
L_0x560205316a40 .part L_0x5602053166e0, 3, 1;
L_0x560205316b60 .reduce/or L_0x5602053166e0;
S_0x560205301ec0 .scope module, "cal0" "cal" 3 42, 4 2 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x560205304560_0 .net "a", 0 0, L_0x560205313f60;  1 drivers
v0x560205304670_0 .net "b", 0 0, L_0x560205314000;  1 drivers
v0x560205304780_0 .net "c_in", 0 0, L_0x560205312c50;  alias, 1 drivers
v0x560205304820_0 .net "c_out", 0 0, o0x7f9b76fe3858;  alias, 0 drivers
v0x5602053048c0_0 .net "cout", 0 0, L_0x560205313200;  1 drivers
v0x5602053049b0_0 .net "l", 0 0, v0x560205311480_0;  alias, 1 drivers
v0x560205304a50_0 .net "out", 0 0, L_0x560205313d50;  1 drivers
v0x560205304b20_0 .net "out_cl", 0 0, v0x560205302910_0;  1 drivers
v0x560205304bc0_0 .net "out_fa", 0 0, L_0x5602053132f0;  1 drivers
v0x560205304c60_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205302140 .scope module, "cl1" "cl" 4 6, 5 3 0, S_0x560205301ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x560205313680 .functor AND 1, L_0x560205313f60, L_0x560205314000, C4<1>, C4<1>;
L_0x560205313bb0 .functor OR 1, L_0x560205313f60, L_0x560205314000, C4<0>, C4<0>;
L_0x560205313c20 .functor XOR 1, L_0x560205313f60, L_0x560205314000, C4<0>, C4<0>;
L_0x560205313c90 .functor NOT 1, L_0x560205313f60, C4<0>, C4<0>, C4<0>;
v0x560205302bc0_0 .net "a", 0 0, L_0x560205313f60;  alias, 1 drivers
v0x560205302ca0_0 .net "b", 0 0, L_0x560205314000;  alias, 1 drivers
v0x560205302d60_0 .net "out", 0 0, v0x560205302910_0;  alias, 1 drivers
v0x560205302e00_0 .net "outand", 0 0, L_0x560205313680;  1 drivers
v0x560205302ea0_0 .net "outnot", 0 0, L_0x560205313c90;  1 drivers
v0x560205302f90_0 .net "outor", 0 0, L_0x560205313bb0;  1 drivers
v0x560205303060_0 .net "outxor", 0 0, L_0x560205313c20;  1 drivers
v0x560205303130_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205302330 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_0x560205302140;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x560205302610_0 .net "a", 0 0, L_0x560205313680;  alias, 1 drivers
v0x5602053026f0_0 .net "b", 0 0, L_0x560205313bb0;  alias, 1 drivers
v0x5602053027b0_0 .net "c", 0 0, L_0x560205313c20;  alias, 1 drivers
v0x560205302850_0 .net "d", 0 0, L_0x560205313c90;  alias, 1 drivers
v0x560205302910_0 .var "out", 0 0;
v0x560205302a20_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
E_0x56020529a9d0/0 .event edge, v0x560205302a20_0, v0x560205302850_0, v0x5602053027b0_0, v0x5602053026f0_0;
E_0x56020529a9d0/1 .event edge, v0x560205302610_0;
E_0x56020529a9d0 .event/or E_0x56020529a9d0/0, E_0x56020529a9d0/1;
S_0x560205303230 .scope module, "fa1" "fa" 4 5, 7 2 0, S_0x560205301ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9b76f8b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205303480_0 .net *"_s10", 0 0, L_0x7f9b76f8b0a8;  1 drivers
v0x560205303540_0 .net *"_s11", 1 0, L_0x5602053135e0;  1 drivers
v0x560205303620_0 .net *"_s13", 1 0, L_0x560205313790;  1 drivers
L_0x7f9b76f8b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205303710_0 .net *"_s16", 0 0, L_0x7f9b76f8b0f0;  1 drivers
v0x5602053037f0_0 .net *"_s17", 1 0, L_0x560205313900;  1 drivers
v0x560205303920_0 .net *"_s3", 1 0, L_0x5602053133e0;  1 drivers
L_0x7f9b76f8b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205303a00_0 .net *"_s6", 0 0, L_0x7f9b76f8b060;  1 drivers
v0x560205303ae0_0 .net *"_s7", 1 0, L_0x5602053134f0;  1 drivers
v0x560205303bc0_0 .net "a", 0 0, L_0x560205313f60;  alias, 1 drivers
v0x560205303c60_0 .net "b", 0 0, L_0x560205314000;  alias, 1 drivers
v0x560205303d30_0 .net "cin", 0 0, L_0x560205312c50;  alias, 1 drivers
v0x560205303dd0_0 .net "cout", 0 0, L_0x560205313200;  alias, 1 drivers
v0x560205303e70_0 .net "sum", 0 0, L_0x5602053132f0;  alias, 1 drivers
L_0x560205313200 .part L_0x560205313900, 1, 1;
L_0x5602053132f0 .part L_0x560205313900, 0, 1;
L_0x5602053133e0 .concat [ 1 1 0 0], L_0x560205313f60, L_0x7f9b76f8b060;
L_0x5602053134f0 .concat [ 1 1 0 0], L_0x560205314000, L_0x7f9b76f8b0a8;
L_0x5602053135e0 .arith/sum 2, L_0x5602053133e0, L_0x5602053134f0;
L_0x560205313790 .concat [ 1 1 0 0], L_0x560205312c50, L_0x7f9b76f8b0f0;
L_0x560205313900 .arith/sum 2, L_0x5602053135e0, L_0x560205313790;
S_0x560205304000 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_0x560205301ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x5602053041b0_0 .net "a", 0 0, L_0x5602053132f0;  alias, 1 drivers
v0x560205304280_0 .net "b", 0 0, v0x560205302910_0;  alias, 1 drivers
v0x560205304370_0 .net "out", 0 0, L_0x560205313d50;  alias, 1 drivers
v0x560205304410_0 .net "s", 0 0, v0x560205311480_0;  alias, 1 drivers
L_0x560205313d50 .functor MUXZ 1, L_0x5602053132f0, v0x560205302910_0, v0x560205311480_0, C4<>;
S_0x560205304db0 .scope module, "cal1" "cal" 3 44, 4 2 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x5602053073f0_0 .net "a", 0 0, L_0x560205314bc0;  1 drivers
v0x560205307500_0 .net "b", 0 0, L_0x560205314d70;  1 drivers
v0x560205307610_0 .net "c_in", 0 0, o0x7f9b76fe3858;  alias, 0 drivers
v0x560205307700_0 .net "c_out", 0 0, o0x7f9b76fe4098;  alias, 0 drivers
v0x5602053077a0_0 .net "cout", 0 0, L_0x5602053140e0;  1 drivers
v0x560205307890_0 .net "l", 0 0, v0x560205311480_0;  alias, 1 drivers
v0x560205307930_0 .net "out", 0 0, L_0x5602053149b0;  1 drivers
v0x5602053079d0_0 .net "out_cl", 0 0, v0x560205305800_0;  1 drivers
v0x560205307a70_0 .net "out_fa", 0 0, L_0x560205314180;  1 drivers
v0x560205307b10_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205305050 .scope module, "cl1" "cl" 4 6, 5 3 0, S_0x560205304db0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x5602053144f0 .functor AND 1, L_0x560205314bc0, L_0x560205314d70, C4<1>, C4<1>;
L_0x560205314810 .functor OR 1, L_0x560205314bc0, L_0x560205314d70, C4<0>, C4<0>;
L_0x560205314880 .functor XOR 1, L_0x560205314bc0, L_0x560205314d70, C4<0>, C4<0>;
L_0x5602053148f0 .functor NOT 1, L_0x560205314bc0, C4<0>, C4<0>, C4<0>;
v0x560205305ad0_0 .net "a", 0 0, L_0x560205314bc0;  alias, 1 drivers
v0x560205305bb0_0 .net "b", 0 0, L_0x560205314d70;  alias, 1 drivers
v0x560205305c70_0 .net "out", 0 0, v0x560205305800_0;  alias, 1 drivers
v0x560205305d40_0 .net "outand", 0 0, L_0x5602053144f0;  1 drivers
v0x560205305e10_0 .net "outnot", 0 0, L_0x5602053148f0;  1 drivers
v0x560205305f00_0 .net "outor", 0 0, L_0x560205314810;  1 drivers
v0x560205305fd0_0 .net "outxor", 0 0, L_0x560205314880;  1 drivers
v0x5602053060a0_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205305220 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_0x560205305050;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x560205305500_0 .net "a", 0 0, L_0x5602053144f0;  alias, 1 drivers
v0x5602053055e0_0 .net "b", 0 0, L_0x560205314810;  alias, 1 drivers
v0x5602053056a0_0 .net "c", 0 0, L_0x560205314880;  alias, 1 drivers
v0x560205305740_0 .net "d", 0 0, L_0x5602053148f0;  alias, 1 drivers
v0x560205305800_0 .var "out", 0 0;
v0x560205305910_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
E_0x5602052e5030/0 .event edge, v0x560205302a20_0, v0x560205305740_0, v0x5602053056a0_0, v0x5602053055e0_0;
E_0x5602052e5030/1 .event edge, v0x560205305500_0;
E_0x5602052e5030 .event/or E_0x5602052e5030/0, E_0x5602052e5030/1;
S_0x560205306170 .scope module, "fa1" "fa" 4 5, 7 2 0, S_0x560205304db0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9b76f8b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205306370_0 .net *"_s10", 0 0, L_0x7f9b76f8b180;  1 drivers
v0x560205306450_0 .net *"_s11", 1 0, L_0x560205314450;  1 drivers
L_0x7f9b76f8b2e8 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x560205306530_0 .net *"_s13", 1 0, L_0x7f9b76f8b2e8;  1 drivers
v0x560205306620_0 .net *"_s17", 1 0, L_0x560205314600;  1 drivers
v0x560205306700_0 .net *"_s3", 1 0, L_0x560205314220;  1 drivers
L_0x7f9b76f8b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205306830_0 .net *"_s6", 0 0, L_0x7f9b76f8b138;  1 drivers
v0x560205306910_0 .net *"_s7", 1 0, L_0x560205314360;  1 drivers
v0x5602053069f0_0 .net "a", 0 0, L_0x560205314bc0;  alias, 1 drivers
v0x560205306a90_0 .net "b", 0 0, L_0x560205314d70;  alias, 1 drivers
v0x560205306b60_0 .net "cin", 0 0, o0x7f9b76fe3858;  alias, 0 drivers
v0x560205306c30_0 .net "cout", 0 0, L_0x5602053140e0;  alias, 1 drivers
v0x560205306cd0_0 .net "sum", 0 0, L_0x560205314180;  alias, 1 drivers
L_0x5602053140e0 .part L_0x560205314600, 1, 1;
L_0x560205314180 .part L_0x560205314600, 0, 1;
L_0x560205314220 .concat [ 1 1 0 0], L_0x560205314bc0, L_0x7f9b76f8b138;
L_0x560205314360 .concat [ 1 1 0 0], L_0x560205314d70, L_0x7f9b76f8b180;
L_0x560205314450 .arith/sum 2, L_0x560205314220, L_0x560205314360;
L_0x560205314600 .arith/sum 2, L_0x560205314450, L_0x7f9b76f8b2e8;
S_0x560205306e20 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_0x560205304db0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x560205307040_0 .net "a", 0 0, L_0x560205314180;  alias, 1 drivers
v0x560205307110_0 .net "b", 0 0, v0x560205305800_0;  alias, 1 drivers
v0x560205307200_0 .net "out", 0 0, L_0x5602053149b0;  alias, 1 drivers
v0x5602053072a0_0 .net "s", 0 0, v0x560205311480_0;  alias, 1 drivers
L_0x5602053149b0 .functor MUXZ 1, L_0x560205314180, v0x560205305800_0, v0x560205311480_0, C4<>;
S_0x560205307c50 .scope module, "cal2" "cal" 3 45, 4 2 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x56020530a4b0_0 .net "a", 0 0, L_0x560205315990;  1 drivers
v0x56020530a570_0 .net "b", 0 0, L_0x560205315b40;  1 drivers
v0x56020530a680_0 .net "c_in", 0 0, o0x7f9b76fe4098;  alias, 0 drivers
v0x56020530a770_0 .net "c_out", 0 0, o0x7f9b76fe48d8;  alias, 0 drivers
v0x56020530a810_0 .net "cout", 0 0, L_0x560205314ef0;  1 drivers
v0x56020530a900_0 .net "l", 0 0, v0x560205311480_0;  alias, 1 drivers
v0x56020530a9a0_0 .net "out", 0 0, L_0x560205315780;  1 drivers
v0x56020530aa40_0 .net "out_cl", 0 0, v0x560205308770_0;  1 drivers
v0x56020530aae0_0 .net "out_fa", 0 0, L_0x560205314f90;  1 drivers
v0x56020530ac10_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205307ed0 .scope module, "cl1" "cl" 4 6, 5 3 0, S_0x560205307c50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x560205315230 .functor AND 1, L_0x560205315990, L_0x560205315b40, C4<1>, C4<1>;
L_0x5602053155e0 .functor OR 1, L_0x560205315990, L_0x560205315b40, C4<0>, C4<0>;
L_0x560205315650 .functor XOR 1, L_0x560205315990, L_0x560205315b40, C4<0>, C4<0>;
L_0x5602053156c0 .functor NOT 1, L_0x560205315990, C4<0>, C4<0>, C4<0>;
v0x560205308a40_0 .net "a", 0 0, L_0x560205315990;  alias, 1 drivers
v0x560205308b20_0 .net "b", 0 0, L_0x560205315b40;  alias, 1 drivers
v0x560205308be0_0 .net "out", 0 0, v0x560205308770_0;  alias, 1 drivers
v0x560205308cb0_0 .net "outand", 0 0, L_0x560205315230;  1 drivers
v0x560205308d80_0 .net "outnot", 0 0, L_0x5602053156c0;  1 drivers
v0x560205308e70_0 .net "outor", 0 0, L_0x5602053155e0;  1 drivers
v0x560205308f40_0 .net "outxor", 0 0, L_0x560205315650;  1 drivers
v0x560205309010_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x560205308110 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_0x560205307ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x560205308470_0 .net "a", 0 0, L_0x560205315230;  alias, 1 drivers
v0x560205308550_0 .net "b", 0 0, L_0x5602053155e0;  alias, 1 drivers
v0x560205308610_0 .net "c", 0 0, L_0x560205315650;  alias, 1 drivers
v0x5602053086b0_0 .net "d", 0 0, L_0x5602053156c0;  alias, 1 drivers
v0x560205308770_0 .var "out", 0 0;
v0x560205308880_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
E_0x5602053083e0/0 .event edge, v0x560205302a20_0, v0x5602053086b0_0, v0x560205308610_0, v0x560205308550_0;
E_0x5602053083e0/1 .event edge, v0x560205308470_0;
E_0x5602053083e0 .event/or E_0x5602053083e0/0, E_0x5602053083e0/1;
S_0x5602053090e0 .scope module, "fa1" "fa" 4 5, 7 2 0, S_0x560205307c50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9b76f8b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560205309330_0 .net *"_s10", 0 0, L_0x7f9b76f8b210;  1 drivers
v0x560205309410_0 .net *"_s11", 1 0, L_0x560205315190;  1 drivers
L_0x7f9b76f8b330 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x5602053094f0_0 .net *"_s13", 1 0, L_0x7f9b76f8b330;  1 drivers
v0x5602053095e0_0 .net *"_s17", 1 0, L_0x560205315340;  1 drivers
v0x5602053096c0_0 .net *"_s3", 1 0, L_0x560205315030;  1 drivers
L_0x7f9b76f8b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602053097f0_0 .net *"_s6", 0 0, L_0x7f9b76f8b1c8;  1 drivers
v0x5602053098d0_0 .net *"_s7", 1 0, L_0x5602053150f0;  1 drivers
v0x5602053099b0_0 .net "a", 0 0, L_0x560205315990;  alias, 1 drivers
v0x560205309a50_0 .net "b", 0 0, L_0x560205315b40;  alias, 1 drivers
v0x560205309bb0_0 .net "cin", 0 0, o0x7f9b76fe4098;  alias, 0 drivers
v0x560205309c80_0 .net "cout", 0 0, L_0x560205314ef0;  alias, 1 drivers
v0x560205309d20_0 .net "sum", 0 0, L_0x560205314f90;  alias, 1 drivers
L_0x560205314ef0 .part L_0x560205315340, 1, 1;
L_0x560205314f90 .part L_0x560205315340, 0, 1;
L_0x560205315030 .concat [ 1 1 0 0], L_0x560205315990, L_0x7f9b76f8b1c8;
L_0x5602053150f0 .concat [ 1 1 0 0], L_0x560205315b40, L_0x7f9b76f8b210;
L_0x560205315190 .arith/sum 2, L_0x560205315030, L_0x5602053150f0;
L_0x560205315340 .arith/sum 2, L_0x560205315190, L_0x7f9b76f8b330;
S_0x560205309e70 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_0x560205307c50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x56020530a090_0 .net "a", 0 0, L_0x560205314f90;  alias, 1 drivers
v0x56020530a160_0 .net "b", 0 0, v0x560205308770_0;  alias, 1 drivers
v0x56020530a250_0 .net "out", 0 0, L_0x560205315780;  alias, 1 drivers
v0x56020530a2f0_0 .net "s", 0 0, v0x560205311480_0;  alias, 1 drivers
L_0x560205315780 .functor MUXZ 1, L_0x560205314f90, v0x560205308770_0, v0x560205311480_0, C4<>;
S_0x56020530ad50 .scope module, "cal3" "cal" 3 46, 4 2 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x56020530d480_0 .net "a", 0 0, L_0x560205316780;  1 drivers
v0x56020530d590_0 .net "b", 0 0, L_0x5602053169a0;  1 drivers
v0x56020530d6a0_0 .net "c_in", 0 0, o0x7f9b76fe48d8;  alias, 0 drivers
v0x56020530d790_0 .net "c_out", 0 0, o0x7f9b76fe5118;  alias, 0 drivers
v0x56020530d830_0 .net "cout", 0 0, L_0x560205315c40;  1 drivers
v0x56020530d920_0 .net "l", 0 0, v0x560205311480_0;  alias, 1 drivers
v0x56020530d9c0_0 .net "out", 0 0, L_0x5602053164d0;  1 drivers
v0x56020530da60_0 .net "out_cl", 0 0, v0x56020530b890_0;  1 drivers
v0x56020530db00_0 .net "out_fa", 0 0, L_0x560205315ce0;  1 drivers
v0x56020530dc30_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x56020530afd0 .scope module, "cl1" "cl" 4 6, 5 3 0, S_0x56020530ad50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x560205315f80 .functor AND 1, L_0x560205316780, L_0x5602053169a0, C4<1>, C4<1>;
L_0x560205316330 .functor OR 1, L_0x560205316780, L_0x5602053169a0, C4<0>, C4<0>;
L_0x5602053163a0 .functor XOR 1, L_0x560205316780, L_0x5602053169a0, C4<0>, C4<0>;
L_0x560205316410 .functor NOT 1, L_0x560205316780, C4<0>, C4<0>, C4<0>;
v0x56020530bb60_0 .net "a", 0 0, L_0x560205316780;  alias, 1 drivers
v0x56020530bc40_0 .net "b", 0 0, L_0x5602053169a0;  alias, 1 drivers
v0x56020530bd00_0 .net "out", 0 0, v0x56020530b890_0;  alias, 1 drivers
v0x56020530bda0_0 .net "outand", 0 0, L_0x560205315f80;  1 drivers
v0x56020530be70_0 .net "outnot", 0 0, L_0x560205316410;  1 drivers
v0x56020530bf60_0 .net "outor", 0 0, L_0x560205316330;  1 drivers
v0x56020530c030_0 .net "outxor", 0 0, L_0x5602053163a0;  1 drivers
v0x56020530c100_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
S_0x56020530b230 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_0x56020530afd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x56020530b590_0 .net "a", 0 0, L_0x560205315f80;  alias, 1 drivers
v0x56020530b670_0 .net "b", 0 0, L_0x560205316330;  alias, 1 drivers
v0x56020530b730_0 .net "c", 0 0, L_0x5602053163a0;  alias, 1 drivers
v0x56020530b7d0_0 .net "d", 0 0, L_0x560205316410;  alias, 1 drivers
v0x56020530b890_0 .var "out", 0 0;
v0x56020530b9a0_0 .net "s", 1 0, v0x560205311520_0;  alias, 1 drivers
E_0x56020530b500/0 .event edge, v0x560205302a20_0, v0x56020530b7d0_0, v0x56020530b730_0, v0x56020530b670_0;
E_0x56020530b500/1 .event edge, v0x56020530b590_0;
E_0x56020530b500 .event/or E_0x56020530b500/0, E_0x56020530b500/1;
S_0x56020530c1d0 .scope module, "fa1" "fa" 4 5, 7 2 0, S_0x56020530ad50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9b76f8b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56020530c420_0 .net *"_s10", 0 0, L_0x7f9b76f8b2a0;  1 drivers
v0x56020530c500_0 .net *"_s11", 1 0, L_0x560205315ee0;  1 drivers
L_0x7f9b76f8b378 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x56020530c5e0_0 .net *"_s13", 1 0, L_0x7f9b76f8b378;  1 drivers
v0x56020530c6d0_0 .net *"_s17", 1 0, L_0x560205316090;  1 drivers
v0x56020530c7b0_0 .net *"_s3", 1 0, L_0x560205315d80;  1 drivers
L_0x7f9b76f8b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56020530c8e0_0 .net *"_s6", 0 0, L_0x7f9b76f8b258;  1 drivers
v0x56020530c9c0_0 .net *"_s7", 1 0, L_0x560205315e40;  1 drivers
v0x56020530caa0_0 .net "a", 0 0, L_0x560205316780;  alias, 1 drivers
v0x56020530cb40_0 .net "b", 0 0, L_0x5602053169a0;  alias, 1 drivers
v0x56020530cc10_0 .net "cin", 0 0, o0x7f9b76fe48d8;  alias, 0 drivers
v0x56020530cce0_0 .net "cout", 0 0, L_0x560205315c40;  alias, 1 drivers
v0x56020530cd80_0 .net "sum", 0 0, L_0x560205315ce0;  alias, 1 drivers
L_0x560205315c40 .part L_0x560205316090, 1, 1;
L_0x560205315ce0 .part L_0x560205316090, 0, 1;
L_0x560205315d80 .concat [ 1 1 0 0], L_0x560205316780, L_0x7f9b76f8b258;
L_0x560205315e40 .concat [ 1 1 0 0], L_0x5602053169a0, L_0x7f9b76f8b2a0;
L_0x560205315ee0 .arith/sum 2, L_0x560205315d80, L_0x560205315e40;
L_0x560205316090 .arith/sum 2, L_0x560205315ee0, L_0x7f9b76f8b378;
S_0x56020530ced0 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_0x56020530ad50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x56020530d0f0_0 .net "a", 0 0, L_0x560205315ce0;  alias, 1 drivers
v0x56020530d1c0_0 .net "b", 0 0, v0x56020530b890_0;  alias, 1 drivers
v0x56020530d2b0_0 .net "out", 0 0, L_0x5602053164d0;  alias, 1 drivers
v0x56020530d350_0 .net "s", 0 0, v0x560205311480_0;  alias, 1 drivers
L_0x5602053164d0 .functor MUXZ 1, L_0x560205315ce0, v0x56020530b890_0, v0x560205311480_0, C4<>;
S_0x56020530dd70 .scope module, "complemento1" "compl1" 3 40, 9 2 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sal"
    .port_info 1 /INPUT 4 "ent"
    .port_info 2 /INPUT 1 "cpl"
L_0x560205312fb0 .functor NOT 4, L_0x560205312ef0, C4<0000>, C4<0000>, C4<0000>;
v0x56020530e000_0 .net *"_s0", 3 0, L_0x560205312fb0;  1 drivers
v0x56020530e100_0 .net "cpl", 0 0, L_0x560205312610;  alias, 1 drivers
v0x56020530e1c0_0 .net "ent", 3 0, L_0x560205312ef0;  alias, 1 drivers
v0x56020530e280_0 .net "sal", 3 0, L_0x5602053130d0;  alias, 1 drivers
L_0x5602053130d0 .functor MUXZ 4, L_0x560205312ef0, L_0x560205312fb0, L_0x560205312610, C4<>;
S_0x56020530e3e0 .scope module, "mux_op1_A" "mux2_4" 3 38, 10 1 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x7f9b76f8b018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56020530e620_0 .net "a", 3 0, L_0x7f9b76f8b018;  1 drivers
v0x56020530e700_0 .net "b", 3 0, v0x5602053112f0_0;  alias, 1 drivers
v0x56020530e7e0_0 .net "out", 3 0, L_0x560205312e00;  alias, 1 drivers
v0x56020530e8a0_0 .net "s", 0 0, L_0x560205311cf0;  alias, 1 drivers
L_0x560205312e00 .functor MUXZ 4, L_0x7f9b76f8b018, v0x5602053112f0_0, L_0x560205311cf0, C4<>;
S_0x56020530e9e0 .scope module, "mux_op2_B" "mux2_4" 3 39, 10 1 0, S_0x560205301bb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
v0x56020530ec20_0 .net "a", 3 0, v0x5602053112f0_0;  alias, 1 drivers
v0x56020530ed30_0 .net "b", 3 0, v0x5602053113b0_0;  alias, 1 drivers
v0x56020530edf0_0 .net "out", 3 0, L_0x560205312ef0;  alias, 1 drivers
v0x56020530eef0_0 .net "s", 0 0, L_0x560205311f80;  alias, 1 drivers
L_0x560205312ef0 .functor MUXZ 4, v0x5602053112f0_0, v0x5602053113b0_0, L_0x560205311f80, C4<>;
    .scope S_0x560205302330;
T_1 ;
    %wait E_0x56020529a9d0;
    %load/vec4 v0x560205302a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x560205302910_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x560205302610_0;
    %store/vec4 v0x560205302910_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x5602053026f0_0;
    %store/vec4 v0x560205302910_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5602053027b0_0;
    %store/vec4 v0x560205302910_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x560205302850_0;
    %store/vec4 v0x560205302910_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560205305220;
T_2 ;
    %wait E_0x5602052e5030;
    %load/vec4 v0x560205305910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x560205305800_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x560205305500_0;
    %store/vec4 v0x560205305800_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5602053055e0_0;
    %store/vec4 v0x560205305800_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5602053056a0_0;
    %store/vec4 v0x560205305800_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x560205305740_0;
    %store/vec4 v0x560205305800_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560205308110;
T_3 ;
    %wait E_0x5602053083e0;
    %load/vec4 v0x560205308880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x560205308770_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x560205308470_0;
    %store/vec4 v0x560205308770_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x560205308550_0;
    %store/vec4 v0x560205308770_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x560205308610_0;
    %store/vec4 v0x560205308770_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5602053086b0_0;
    %store/vec4 v0x560205308770_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56020530b230;
T_4 ;
    %wait E_0x56020530b500;
    %load/vec4 v0x56020530b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56020530b890_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x56020530b590_0;
    %store/vec4 v0x56020530b890_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x56020530b670_0;
    %store/vec4 v0x56020530b890_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x56020530b730_0;
    %store/vec4 v0x56020530b890_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x56020530b7d0_0;
    %store/vec4 v0x56020530b890_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5602052e31e0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602053111f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560205311480_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560205311520_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5602053112f0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5602053113b0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x5602052e27c0;
    %join;
    %load/vec4 v0x5602053113b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5602053113b0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5602053112f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5602053112f0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x560205311520_0;
    %addi 1, 0, 2;
    %store/vec4 v0x560205311520_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x560205311480_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x560205311480_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$display", "Encontradas %d operaciones erroneas", v0x5602053111f0_0 {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "cal.v";
    "cl.v";
    "mux4_1.v";
    "fa.v";
    "mux2_1.v";
    "compl1.v";
    "mux2_4.v";
