tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mac_muladd_2ns_6ns_6ns_8_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_4ns_7ns_10_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_mul_16s_16s_29_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1
tiled_conv_mul_mul_6ns_19ns_25_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mul_mul_5ns_11ns_16_1_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_1WNR_AUTO_1R1W
tiled_conv_conv_out_buf5_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI
load_input_tile_block_from_DRAM_0_0
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_CHANNEL_KERN_I
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT
tiled_conv
