LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity output_ports_16 is

	port
	(
		-- Input ports
		clock, writen, reset: in std_logic;
		address	     		  : in  std_logic_vector(7 downto 0);
		data_in		  	  	  : in  std_logic_vector(7 downto 0);
		
		-- Output ports
		
		pourt_out_xx	: out std_logic_vector(7 downto 0)
	);
end output_ports_16;

architecture arch_output_ports_16 of output_ports_16 is
	
	
begin
	-- port_out_00 description : ADDRESS x"E0"
		U3 : process (clock, reset)
			begin
				if (reset = '0') then
					port_out_00 <= x"00";
				elsif (clock'event and clock='1') then
					if (address = x"E0" and write = '1') then
						port_out_00 <= data_in;
					end if;
				end if;
			end process;
			
-- port_out_01 description : ADDRESS x"E1"
		U4 : process (clock, reset)
			begin
				if (reset = '0') then
					port_out_01 <= x"00";
				elsif (clock'event and clock='1') then
					if (address = x"E1" and writen = ’1’) then
						port_out_01 <= data_in;
					end if;
				end if;
		end process;

end arch_output_ports_16;
