Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Feb 17 14:43:02 2019
| Host             : zhatianyics-PC running 64-bit major release  (build 9200)
| Command          : report_power -file axi_spi_top_wrapper_power_routed.rpt -pb axi_spi_top_wrapper_power_summary_routed.pb -rpx axi_spi_top_wrapper_power_routed.rpx
| Design           : axi_spi_top_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.267        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.068        |
| Device Static (W)        | 0.198        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.0         |
| Junction Temperature (C) | 29.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.181 |       19 |       --- |             --- |
| Slice Logic              |     0.120 |    60733 |       --- |             --- |
|   LUT as Shift Register  |     0.063 |     7949 |     64000 |           12.42 |
|   LUT as Logic           |     0.041 |    11029 |    203800 |            5.41 |
|   Register               |     0.012 |    28808 |    407600 |            7.07 |
|   LUT as Distributed RAM |     0.003 |      836 |     64000 |            1.31 |
|   CARRY4                 |    <0.001 |      466 |     50950 |            0.91 |
|   F7/F8 Muxes            |    <0.001 |      550 |    203800 |            0.27 |
|   Others                 |     0.000 |     4872 |       --- |             --- |
| Signals                  |     0.575 |    59045 |       --- |             --- |
| Block RAM                |     0.031 |    245.5 |       445 |           55.17 |
| MMCM                     |     0.211 |        2 |        10 |           20.00 |
| DSPs                     |     0.491 |      432 |       840 |           51.43 |
| I/O                      |     0.051 |       13 |       500 |            2.60 |
| GTX                      |     0.407 |        2 |        16 |           12.50 |
| Static Power             |     0.198 |          |           |                 |
| Total                    |     2.267 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.522 |       1.435 |      0.087 |
| Vccaux    |       1.800 |     0.147 |       0.119 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.020 |       0.019 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.002 |      0.010 |
| MGTAVcc   |       1.000 |     0.181 |       0.176 |      0.005 |
| MGTAVtt   |       1.200 |     0.167 |       0.162 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| GBT_REFCLK_p                                                                               | GBT_REFCLK_p                                                         |             8.0 |
| clk_out1_axi_spi_top_clk_wiz_0_0                                                           | axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0        |            10.0 |
| clk_out1_axi_spi_top_clk_wiz_1_0                                                           | axi_spi_top_i/clk_wiz_1/inst/clk_out1_axi_spi_top_clk_wiz_1_0        |            80.0 |
| clkfbout_axi_spi_top_clk_wiz_0_0                                                           | axi_spi_top_i/clk_wiz_0/inst/clkfbout_axi_spi_top_clk_wiz_0_0        |             5.0 |
| clkfbout_axi_spi_top_clk_wiz_1_0                                                           | axi_spi_top_i/clk_wiz_1/inst/clkfbout_axi_spi_top_clk_wiz_1_0        |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| diff_clock_rtl_0_clk_p                                                                     | diff_clock_rtl_0_clk_p                                               |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                          | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------+-----------+
| axi_spi_top_wrapper                                                                                                           |     2.068 |
|   axi_spi_top_i                                                                                                               |     2.064 |
|     Tgate_0                                                                                                                   |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|         IOBUF_inst                                                                                                            |    <0.001 |
|     Tgate_1                                                                                                                   |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|         IOBUF_inst                                                                                                            |    <0.001 |
|     Tgate_3                                                                                                                   |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|         IOBUF_inst                                                                                                            |    <0.001 |
|     Tgate_width5_0                                                                                                            |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|         genblk1[0].IOBUF_inst                                                                                                 |    <0.001 |
|         genblk1[1].IOBUF_inst                                                                                                 |    <0.001 |
|         genblk1[2].IOBUF_inst                                                                                                 |    <0.001 |
|         genblk1[3].IOBUF_inst                                                                                                 |    <0.001 |
|         genblk1[4].IOBUF_inst                                                                                                 |    <0.001 |
|     axi_quad_spi_0                                                                                                            |     0.007 |
|       U0                                                                                                                      |     0.007 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                         |     0.007 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                |    <0.001 |
|               I_DECODER                                                                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                 |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                            |     0.007 |
|             CONTROL_REG_I                                                                                                     |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                           |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                                     |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                            |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                           |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                          |     0.002 |
|                   gaf_wptr_p3.wrpp3_inst                                                                                      |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                               |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                   |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                   |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                                |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                               |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                         |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                             |    <0.001 |
|                   rdp_inst                                                                                                    |    <0.001 |
|                   rdpp1_inst                                                                                                  |    <0.001 |
|                   rst_d1_inst                                                                                                 |    <0.001 |
|                   wrp_inst                                                                                                    |    <0.001 |
|                   wrpp1_inst                                                                                                  |    <0.001 |
|                   wrpp2_inst                                                                                                  |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                           |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                   |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                   |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                  |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                            |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                           |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                          |     0.002 |
|                   gaf_wptr_p3.wrpp3_inst                                                                                      |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                            |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                               |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                   |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                                |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                               |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                         |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                             |    <0.001 |
|                   rdp_inst                                                                                                    |    <0.001 |
|                   rdpp1_inst                                                                                                  |    <0.001 |
|                   rst_d1_inst                                                                                                 |    <0.001 |
|                   wrp_inst                                                                                                    |    <0.001 |
|                   wrpp1_inst                                                                                                  |    <0.001 |
|                   wrpp2_inst                                                                                                  |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                           |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                   |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                   |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                               |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                                   |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                                       |    <0.001 |
|             SOFT_RESET_I                                                                                                      |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                                      |    <0.001 |
|     axi_traffic_gen_0                                                                                                         |     0.002 |
|       inst                                                                                                                    |     0.002 |
|         ATG_MODE_SYSTEM_INIT_TEST.systeminit_top                                                                              |     0.002 |
|           static_mrdwr                                                                                                        |     0.001 |
|           systeminit_dmg_addr                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|           systeminit_dmg_data                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|     axi_traffic_gen_1                                                                                                         |     0.002 |
|       inst                                                                                                                    |     0.002 |
|         ATG_MODE_SYSTEM_INIT_TEST.systeminit_top                                                                              |     0.002 |
|           static_mrdwr                                                                                                        |     0.001 |
|           systeminit_dmg_addr                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|           systeminit_dmg_data                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|     axi_traffic_gen_2                                                                                                         |     0.002 |
|       inst                                                                                                                    |     0.002 |
|         ATG_MODE_SYSTEM_INIT_TEST.systeminit_top                                                                              |     0.002 |
|           static_mrdwr                                                                                                        |     0.001 |
|           systeminit_dmg_addr                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|           systeminit_dmg_data                                                                                                 |    <0.001 |
|             xpm_memory_spram_inst                                                                                             |    <0.001 |
|               xpm_memory_base_inst                                                                                            |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_26_26                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_27_27                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_28_28                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_29_29                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_2_2                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_30_30                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_31_31                                                   |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_3_3                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_4_4                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_5_5                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_6_6                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_7_7                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_8_8                                                     |    <0.001 |
|                 gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_9_9                                                     |    <0.001 |
|     clk_wiz_0                                                                                                                 |     0.113 |
|       inst                                                                                                                    |     0.113 |
|     clk_wiz_1                                                                                                                 |     0.105 |
|       inst                                                                                                                    |     0.105 |
|     data_rearrange_0                                                                                                          |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|     ddc_spec_0                                                                                                                |     1.267 |
|       inst                                                                                                                    |     1.267 |
|         ddc_spec_default_clock_driver                                                                                         |    <0.001 |
|           clockdriver                                                                                                         |    <0.001 |
|             clr_reg                                                                                                           |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|             pipelined_ce.ce_pipeline[0].ce_reg                                                                                |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                                                |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                                                |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                                                |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                                                |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|         ddc_spec_struct                                                                                                       |     1.267 |
|           dds_compiler_6_0                                                                                                    |     0.023 |
|             ddc_spec_dds_compiler_v6_0_i0_instance                                                                            |     0.023 |
|               U0                                                                                                              |     0.023 |
|                 i_synth                                                                                                       |     0.023 |
|                   i_dds                                                                                                       |     0.023 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                                                                   |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                                                           |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                                                          |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                                                                  |     0.022 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                                                      |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                                     |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                                                       |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                                                       |    <0.001 |
|           digital_fir_filter                                                                                                  |     0.569 |
|             ddc_spec_fir_compiler_v7_2_i0_instance                                                                            |     0.568 |
|               U0                                                                                                              |     0.568 |
|                 i_synth                                                                                                       |     0.568 |
|                   g_polyphase_decimation.i_polyphase_decimation                                                               |     0.568 |
|                     g_op_paths[0].g_combine.i_ext_mult                                                                        |     0.017 |
|                       g_four_col_comb.i_lower_bits                                                                            |    <0.001 |
|                       g_four_col_comb.i_mid_1_bits                                                                            |     0.003 |
|                         i_add_accum                                                                                           |     0.003 |
|                       g_four_col_comb.i_mid_2_bits                                                                            |     0.004 |
|                         i_add_accum                                                                                           |     0.004 |
|                       g_four_col_comb.i_mid_2_in_delay                                                                        |     0.001 |
|                       g_four_col_comb.i_mid_bits_2                                                                            |    <0.001 |
|                       g_four_col_comb.i_upper_bits                                                                            |     0.002 |
|                         i_add_accum                                                                                           |     0.002 |
|                       g_four_col_comb.i_upper_in_delay                                                                        |     0.006 |
|                     g_parallel.g_no_compressor_cntrl.i_latch_op                                                               |    <0.001 |
|                     g_parallel.g_paths[0].g_accum.i_accum                                                                     |     0.002 |
|                       i_add_accum                                                                                             |     0.002 |
|                     g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[10].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[11].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[12].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[13].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[14].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[15].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[16].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[17].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[18].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[19].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[20].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[21].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[22].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[23].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[24].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[25].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[9].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[26].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[26].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[29].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[29].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[40].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[40].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[43].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[43].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[44].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[44].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[45].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[45].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[46].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[46].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[47].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[47].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_dly.i_data_sym_casc_dly |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly  |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[0].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[10].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[11].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[12].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[13].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[14].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[15].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[16].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[17].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[18].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[19].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[1].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[20].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[21].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[22].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[23].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[24].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[25].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[26].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[27].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[28].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[29].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[2].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[30].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[31].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[32].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[33].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[34].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[35].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[36].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[37].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[38].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[39].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[3].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[40].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[41].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[42].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[43].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[44].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[45].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[46].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[47].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[48].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[49].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[4].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[50].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[51].g_add_bypass.i_pre_add_bypass                               |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[51].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[5].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[6].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[7].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[8].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[9].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff                                                        |     0.002 |
|                       i_bypass_phase                                                                                          |    <0.001 |
|                       i_mem_allign                                                                                            |    <0.001 |
|                       i_old_data_clred_dly                                                                                    |    <0.001 |
|                       i_phase_mem                                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_0_0                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_10_10                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_11_11                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_12_12                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_13_13                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_1_1                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_2_2                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_3_3                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_4_4                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_5_5                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_6_6                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_7_7                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_8_8                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_9_9                                                                             |    <0.001 |
|                       i_static_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[1].g_accum.i_accum                                                                     |     0.001 |
|                       i_add_accum                                                                                             |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[0].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[10].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[11].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[12].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[13].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[14].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[15].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[16].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[17].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[18].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[19].i_mem                                                               |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[20].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[21].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[22].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[23].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[24].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[25].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[2].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[4].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[5].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[6].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[7].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[8].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[9].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[45].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[46].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[47].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[48].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[49].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[50].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[51].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_accum.i_accum                                                                     |     0.001 |
|                       i_add_accum                                                                                             |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[0].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[0].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[10].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[10].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[11].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[11].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[12].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[12].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[13].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[13].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[14].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[14].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[15].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[15].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[16].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[16].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[17].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[17].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[18].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[18].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[1].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[1].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[21].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[21].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[22].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[22].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[23].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[23].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[24].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[24].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[25].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[25].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[26].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[26].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[27].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[27].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[28].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[28].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[29].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[29].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[2].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[2].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[30].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[30].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[31].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[31].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[32].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[32].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[33].i_cascade_dly                                   |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[33].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[34].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[34].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[35].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[35].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[36].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[36].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[37].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[37].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[38].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[38].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[39].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[39].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[3].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[3].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[40].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[40].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[41].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[41].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[42].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[42].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[43].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[43].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[44].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[44].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[45].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[45].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[46].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[46].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[47].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[47].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[48].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[48].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[49].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[49].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[4].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[4].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[50].i_cascade_dly                                   |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[50].i_delay_line                                    |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[5].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[5].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[6].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[6].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[7].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[7].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[8].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[8].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[9].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[9].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[45].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[46].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[47].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[48].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[49].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[50].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[51].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff                                                        |     0.003 |
|                       i_bypass_phase                                                                                          |    <0.001 |
|                       i_mem_allign                                                                                            |    <0.001 |
|                       i_old_data_clred_dly                                                                                    |    <0.001 |
|                       i_phase_mem                                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_0_0                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_10_10                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_11_11                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_12_12                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_13_13                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_14_14                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_1_1                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_2_2                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_3_3                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_4_4                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_5_5                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_6_6                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_7_7                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_8_8                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_9_9                                                                             |    <0.001 |
|                       i_static_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[3].g_accum.i_accum                                                                     |     0.004 |
|                       i_add_accum                                                                                             |     0.004 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[45].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[46].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[47].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[48].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[49].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[50].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[51].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.i_accumulate                                                                                   |    <0.001 |
|                     g_parallel.i_cntrl_src                                                                                    |    <0.001 |
|                     g_parallel.i_data_in                                                                                      |    <0.001 |
|                     g_parallel.i_first_phase_dly                                                                              |    <0.001 |
|                     g_parallel.i_store_accum                                                                                  |    <0.001 |
|             m_axis_data_tdata_real_ps_net_synchronizer                                                                        |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|           digital_fir_filter1                                                                                                 |     0.674 |
|             ddc_spec_fir_compiler_v7_2_i0_instance                                                                            |     0.674 |
|               U0                                                                                                              |     0.674 |
|                 i_synth                                                                                                       |     0.674 |
|                   g_polyphase_decimation.i_polyphase_decimation                                                               |     0.674 |
|                     g_op_paths[0].g_combine.i_ext_mult                                                                        |     0.009 |
|                       g_four_col_comb.i_lower_bits                                                                            |    <0.001 |
|                       g_four_col_comb.i_mid_1_bits                                                                            |     0.002 |
|                         i_add_accum                                                                                           |     0.002 |
|                       g_four_col_comb.i_mid_2_bits                                                                            |     0.002 |
|                         i_add_accum                                                                                           |     0.002 |
|                       g_four_col_comb.i_mid_2_in_delay                                                                        |     0.002 |
|                       g_four_col_comb.i_mid_bits_2                                                                            |    <0.001 |
|                       g_four_col_comb.i_upper_bits                                                                            |     0.001 |
|                         i_add_accum                                                                                           |     0.001 |
|                       g_four_col_comb.i_upper_in_delay                                                                        |     0.002 |
|                     g_parallel.g_no_compressor_cntrl.i_latch_op                                                               |    <0.001 |
|                     g_parallel.g_paths[0].g_accum.i_accum                                                                     |     0.002 |
|                       i_add_accum                                                                                             |     0.002 |
|                     g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[10].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[11].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[12].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[13].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[14].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[15].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[16].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[17].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[18].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[19].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[20].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[21].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[22].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[23].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[24].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[25].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_mem_array[9].i_mem                                                                |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[26].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[26].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[29].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[29].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[40].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[40].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[43].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[43].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[44].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[44].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[45].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[45].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[46].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[46].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[47].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[47].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[48].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[49].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_cascade_dly                                   |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_cascade_dly                                    |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.001 |
|                       g_buff.i_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[0].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[10].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[11].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[12].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[13].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[14].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[15].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[16].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[17].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[18].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[19].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[1].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[20].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[21].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[22].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[23].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[24].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[25].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[26].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[27].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[28].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[29].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[2].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[30].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[31].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[32].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[33].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[34].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[35].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[36].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[37].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[38].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[39].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[3].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[40].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[41].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[42].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[43].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[44].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[45].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[46].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[47].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[48].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[49].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[4].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[50].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[51].g_add_bypass.i_pre_add_bypass                               |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[51].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[5].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[6].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[7].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[8].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.g_madds[9].i_madd                                                       |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff                                                        |     0.002 |
|                       i_bypass_phase                                                                                          |    <0.001 |
|                       i_mem_allign                                                                                            |    <0.001 |
|                       i_old_data_clred_dly                                                                                    |    <0.001 |
|                       i_phase_mem                                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_0_0                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_10_10                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_11_11                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_12_12                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_13_13                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_1_1                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_2_2                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_3_3                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_4_4                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_5_5                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_6_6                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_7_7                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_8_8                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_9_9                                                                             |    <0.001 |
|                       i_static_buff                                                                                           |     0.001 |
|                     g_parallel.g_paths[1].g_accum.i_accum                                                                     |     0.004 |
|                       i_add_accum                                                                                             |     0.004 |
|                     g_parallel.g_paths[1].g_mem_array[0].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[10].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[11].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[12].i_mem                                                               |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[13].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[14].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[15].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[16].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[17].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[18].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[19].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[20].i_mem                                                               |     0.003 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[21].i_mem                                                               |     0.002 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.001 |
|                     g_parallel.g_paths[1].g_mem_array[22].i_mem                                                               |     0.003 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.002 |
|                     g_parallel.g_paths[1].g_mem_array[23].i_mem                                                               |     0.003 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.002 |
|                     g_parallel.g_paths[1].g_mem_array[24].i_mem                                                               |     0.003 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.001 |
|                       g_individual.i_mem_a                                                                                    |     0.002 |
|                     g_parallel.g_paths[1].g_mem_array[25].i_mem                                                               |     0.003 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |     0.002 |
|                       g_individual.i_mem_a                                                                                    |     0.002 |
|                     g_parallel.g_paths[1].g_mem_array[2].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[4].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[5].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[6].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[7].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[8].i_mem                                                                |     0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_mem_array[9].i_mem                                                                |    <0.001 |
|                       g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                       g_individual.i_mem_a                                                                                    |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[45].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[46].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[47].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[48].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[49].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[50].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[51].i_madd                                                      |    <0.001 |
|                       i_addsub_mult_add                                                                                       |    <0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[1].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_accum.i_accum                                                                     |     0.002 |
|                       i_add_accum                                                                                             |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[0].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[0].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[10].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[10].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[11].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[11].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[12].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[12].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[13].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[13].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[14].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[14].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[15].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[15].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[16].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[16].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[17].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[17].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[18].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[18].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[19].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[1].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[1].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[20].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[21].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[21].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[22].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[22].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[23].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[23].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[24].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[24].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[25].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[25].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[26].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[26].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[27].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[27].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[28].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[28].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[29].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[29].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[2].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[2].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[30].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[30].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[31].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[31].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[32].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[32].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[33].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[33].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[34].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[34].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[35].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[35].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[36].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[36].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[37].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[37].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[38].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[38].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[39].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[39].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[3].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[3].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[40].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[40].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[41].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[41].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[42].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[42].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[43].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[43].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[44].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[44].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[45].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[45].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[46].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[46].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[47].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[47].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[48].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[48].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[49].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[49].i_delay_line                                    |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[4].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[4].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[50].i_cascade_dly                                   |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[50].i_delay_line                                    |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[5].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[5].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[6].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[6].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[7].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[7].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[8].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[8].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[9].i_cascade_dly                                    |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_array.g_data[9].i_delay_line                                     |    <0.001 |
|                       g_buff.i_buff                                                                                           |    <0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[16].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[17].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[18].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[20].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[21].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[22].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[23].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[24].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[25].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[26].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[27].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[28].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[30].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[31].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[32].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[33].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[34].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[35].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[36].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[37].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[38].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[40].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[41].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[42].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[43].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[44].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[45].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[46].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[47].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[48].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[49].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[50].g_data_sym_casc_dly.i_data_sym_casc_dly |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_dly.i_data_sym_casc_dly  |     0.002 |
|                       g_buff.i_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[45].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[46].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[47].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[48].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[49].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[50].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[51].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff                                                        |     0.004 |
|                       i_bypass_phase                                                                                          |    <0.001 |
|                       i_mem_allign                                                                                            |    <0.001 |
|                       i_old_data_clred_dly                                                                                    |    <0.001 |
|                       i_phase_mem                                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_0_0                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_10_10                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_11_11                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_12_12                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_13_13                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_14_14                                                                           |    <0.001 |
|                         gen_dram.ram_reg_0_31_1_1                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_2_2                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_3_3                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_4_4                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_5_5                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_6_6                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_7_7                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_8_8                                                                             |    <0.001 |
|                         gen_dram.ram_reg_0_31_9_9                                                                             |    <0.001 |
|                       i_static_buff                                                                                           |     0.002 |
|                     g_parallel.g_paths[3].g_accum.i_accum                                                                     |     0.005 |
|                       i_add_accum                                                                                             |     0.005 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[0].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[10].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[11].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[12].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[13].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[14].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[15].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[16].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[17].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[18].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[19].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[1].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[20].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[21].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[22].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[23].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[24].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[25].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[26].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[27].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[28].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[29].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[2].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[30].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[31].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[32].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[33].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[34].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[35].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[36].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[37].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[38].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[39].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[3].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[40].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[41].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[42].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[43].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[44].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[45].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[46].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[47].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[48].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[49].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[4].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[50].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[51].i_madd                                                      |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[5].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[6].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[7].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[8].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.g_paths[3].g_symmetric.g_madds[9].i_madd                                                       |     0.001 |
|                       i_addsub_mult_add                                                                                       |     0.001 |
|                     g_parallel.i_accumulate                                                                                   |    <0.001 |
|                     g_parallel.i_cntrl_src                                                                                    |    <0.001 |
|                     g_parallel.i_data_in                                                                                      |    <0.001 |
|                     g_parallel.i_first_phase_dly                                                                              |    <0.001 |
|                     g_parallel.i_store_accum                                                                                  |    <0.001 |
|             m_axis_data_tdata_real_ps_net_synchronizer                                                                        |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                                                              |    <0.001 |
|           mult                                                                                                                |    <0.001 |
|             comp0.core_instance0                                                                                              |    <0.001 |
|               U0                                                                                                              |    <0.001 |
|                 i_mult                                                                                                        |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                                                         |    <0.001 |
|           mult1                                                                                                               |    <0.001 |
|             comp0.core_instance0                                                                                              |    <0.001 |
|               U0                                                                                                              |    <0.001 |
|                 i_mult                                                                                                        |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                                                                         |    <0.001 |
|     init_delay_0                                                                                                              |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|     init_delay_1                                                                                                              |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|     inv_0                                                                                                                     |     0.000 |
|     jesd204_0                                                                                                                 |     0.434 |
|       inst                                                                                                                    |     0.434 |
|         i_jesd204_phy                                                                                                         |     0.412 |
|           inst                                                                                                                |     0.412 |
|             jesd204_phy_block_i                                                                                               |     0.412 |
|               axi_spi_top_jesd204_0_0_phy_gt                                                                                  |     0.411 |
|                 inst                                                                                                          |     0.411 |
|                   axi_spi_top_jesd204_0_0_phy_gt_i                                                                            |     0.408 |
|                     cpll_railing0_i                                                                                           |    <0.001 |
|                     gt0_axi_spi_top_jesd204_0_0_phy_gt_i                                                                      |     0.204 |
|                     gt1_axi_spi_top_jesd204_0_0_phy_gt_i                                                                      |     0.204 |
|                   gt_rxresetfsm_i                                                                                             |     0.001 |
|                     sync_RXRESETDONE                                                                                          |    <0.001 |
|                     sync_cplllock                                                                                             |    <0.001 |
|                     sync_data_valid                                                                                           |    <0.001 |
|                     sync_mmcm_lock_reclocked                                                                                  |    <0.001 |
|                     sync_qplllock                                                                                             |    <0.001 |
|                     sync_run_phase_alignment_int                                                                              |    <0.001 |
|                     sync_rx_fsm_reset_done_int                                                                                |    <0.001 |
|                     sync_time_out_wait_bypass                                                                                 |    <0.001 |
|                   gt_txresetfsm_i                                                                                             |     0.001 |
|                     sync_TXRESETDONE                                                                                          |    <0.001 |
|                     sync_cplllock                                                                                             |    <0.001 |
|                     sync_mmcm_lock_reclocked                                                                                  |    <0.001 |
|                     sync_qplllock                                                                                             |    <0.001 |
|                     sync_run_phase_alignment_int                                                                              |    <0.001 |
|                     sync_time_out_wait_bypass                                                                                 |    <0.001 |
|                     sync_tx_fsm_reset_done_int                                                                                |    <0.001 |
|               sync_rx_chan_rst_done                                                                                           |    <0.001 |
|                 cdc_i                                                                                                         |    <0.001 |
|               sync_rx_pll_lock                                                                                                |    <0.001 |
|                 cdc_i                                                                                                         |    <0.001 |
|               sync_rx_reset_all                                                                                               |    <0.001 |
|                 xpm_cdc_async_rst_inst                                                                                        |    <0.001 |
|               sync_rx_reset_data                                                                                              |    <0.001 |
|                 xpm_cdc_async_rst_inst                                                                                        |    <0.001 |
|               sync_tx_pll_lock                                                                                                |    <0.001 |
|                 cdc_i                                                                                                         |    <0.001 |
|               sync_tx_reset_all                                                                                               |    <0.001 |
|                 xpm_cdc_async_rst_inst                                                                                        |    <0.001 |
|               sync_tx_reset_data                                                                                              |    <0.001 |
|                 xpm_cdc_async_rst_inst                                                                                        |    <0.001 |
|             jesd204_phy_gt_common_i                                                                                           |    <0.001 |
|               jesd204_0_common                                                                                                |    <0.001 |
|         i_shared_clocks                                                                                                       |    <0.001 |
|         jesd204_block_i                                                                                                       |     0.022 |
|           count_link0_errors                                                                                                  |    <0.001 |
|           count_link1_errors                                                                                                  |    <0.001 |
|           i_axi_lite_ipif                                                                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                |    <0.001 |
|               DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                   |    <0.001 |
|               I_DECODER                                                                                                       |    <0.001 |
|           i_axi_spi_top_jesd204_0_0                                                                                           |     0.019 |
|             rx_32_c                                                                                                           |     0.019 |
|               align_out_c                                                                                                     |    <0.001 |
|               g_rx_lanes[0].rx_lane_32_c                                                                                      |     0.008 |
|                 align_c                                                                                                       |     0.002 |
|                 align_pred_c                                                                                                  |    <0.001 |
|                 buf_c                                                                                                         |     0.003 |
|                   rx_mem_dist_c                                                                                               |     0.003 |
|                     RAM_reg_0_63_0_2                                                                                          |    <0.001 |
|                     RAM_reg_0_63_12_14                                                                                        |    <0.001 |
|                     RAM_reg_0_63_15_17                                                                                        |    <0.001 |
|                     RAM_reg_0_63_18_20                                                                                        |    <0.001 |
|                     RAM_reg_0_63_21_23                                                                                        |    <0.001 |
|                     RAM_reg_0_63_24_26                                                                                        |    <0.001 |
|                     RAM_reg_0_63_27_29                                                                                        |    <0.001 |
|                     RAM_reg_0_63_30_32                                                                                        |    <0.001 |
|                     RAM_reg_0_63_33_35                                                                                        |    <0.001 |
|                     RAM_reg_0_63_3_5                                                                                          |    <0.001 |
|                     RAM_reg_0_63_6_8                                                                                          |    <0.001 |
|                     RAM_reg_0_63_9_11                                                                                         |    <0.001 |
|                     RAM_reg_128_191_0_2                                                                                       |    <0.001 |
|                     RAM_reg_128_191_12_14                                                                                     |    <0.001 |
|                     RAM_reg_128_191_15_17                                                                                     |    <0.001 |
|                     RAM_reg_128_191_18_20                                                                                     |    <0.001 |
|                     RAM_reg_128_191_21_23                                                                                     |    <0.001 |
|                     RAM_reg_128_191_24_26                                                                                     |    <0.001 |
|                     RAM_reg_128_191_27_29                                                                                     |    <0.001 |
|                     RAM_reg_128_191_30_32                                                                                     |    <0.001 |
|                     RAM_reg_128_191_33_35                                                                                     |    <0.001 |
|                     RAM_reg_128_191_3_5                                                                                       |    <0.001 |
|                     RAM_reg_128_191_6_8                                                                                       |    <0.001 |
|                     RAM_reg_128_191_9_11                                                                                      |    <0.001 |
|                     RAM_reg_192_255_0_2                                                                                       |    <0.001 |
|                     RAM_reg_192_255_12_14                                                                                     |    <0.001 |
|                     RAM_reg_192_255_15_17                                                                                     |    <0.001 |
|                     RAM_reg_192_255_18_20                                                                                     |    <0.001 |
|                     RAM_reg_192_255_21_23                                                                                     |    <0.001 |
|                     RAM_reg_192_255_24_26                                                                                     |    <0.001 |
|                     RAM_reg_192_255_27_29                                                                                     |    <0.001 |
|                     RAM_reg_192_255_30_32                                                                                     |    <0.001 |
|                     RAM_reg_192_255_33_35                                                                                     |    <0.001 |
|                     RAM_reg_192_255_3_5                                                                                       |    <0.001 |
|                     RAM_reg_192_255_6_8                                                                                       |    <0.001 |
|                     RAM_reg_192_255_9_11                                                                                      |    <0.001 |
|                     RAM_reg_64_127_0_2                                                                                        |    <0.001 |
|                     RAM_reg_64_127_12_14                                                                                      |    <0.001 |
|                     RAM_reg_64_127_15_17                                                                                      |    <0.001 |
|                     RAM_reg_64_127_18_20                                                                                      |    <0.001 |
|                     RAM_reg_64_127_21_23                                                                                      |    <0.001 |
|                     RAM_reg_64_127_24_26                                                                                      |    <0.001 |
|                     RAM_reg_64_127_27_29                                                                                      |    <0.001 |
|                     RAM_reg_64_127_30_32                                                                                      |    <0.001 |
|                     RAM_reg_64_127_33_35                                                                                      |    <0.001 |
|                     RAM_reg_64_127_3_5                                                                                        |    <0.001 |
|                     RAM_reg_64_127_6_8                                                                                        |    <0.001 |
|                     RAM_reg_64_127_9_11                                                                                       |    <0.001 |
|                 cfg_info_c                                                                                                    |    <0.001 |
|                 cgs_state_c                                                                                                   |    <0.001 |
|                 comma_c                                                                                                       |    <0.001 |
|                 data_swap_c                                                                                                   |    <0.001 |
|                 desc_c                                                                                                        |    <0.001 |
|                 errs_c                                                                                                        |    <0.001 |
|                 ila_align_c                                                                                                   |    <0.001 |
|                 testm_c                                                                                                       |    <0.001 |
|               g_rx_lanes[1].rx_lane_32_c                                                                                      |     0.008 |
|                 align_c                                                                                                       |     0.002 |
|                 align_pred_c                                                                                                  |    <0.001 |
|                 buf_c                                                                                                         |     0.003 |
|                   rx_mem_dist_c                                                                                               |     0.003 |
|                     RAM_reg_0_63_0_2                                                                                          |    <0.001 |
|                     RAM_reg_0_63_12_14                                                                                        |    <0.001 |
|                     RAM_reg_0_63_15_17                                                                                        |    <0.001 |
|                     RAM_reg_0_63_18_20                                                                                        |    <0.001 |
|                     RAM_reg_0_63_21_23                                                                                        |    <0.001 |
|                     RAM_reg_0_63_24_26                                                                                        |    <0.001 |
|                     RAM_reg_0_63_27_29                                                                                        |    <0.001 |
|                     RAM_reg_0_63_30_32                                                                                        |    <0.001 |
|                     RAM_reg_0_63_33_35                                                                                        |    <0.001 |
|                     RAM_reg_0_63_3_5                                                                                          |    <0.001 |
|                     RAM_reg_0_63_6_8                                                                                          |    <0.001 |
|                     RAM_reg_0_63_9_11                                                                                         |    <0.001 |
|                     RAM_reg_128_191_0_2                                                                                       |    <0.001 |
|                     RAM_reg_128_191_12_14                                                                                     |    <0.001 |
|                     RAM_reg_128_191_15_17                                                                                     |    <0.001 |
|                     RAM_reg_128_191_18_20                                                                                     |    <0.001 |
|                     RAM_reg_128_191_21_23                                                                                     |    <0.001 |
|                     RAM_reg_128_191_24_26                                                                                     |    <0.001 |
|                     RAM_reg_128_191_27_29                                                                                     |    <0.001 |
|                     RAM_reg_128_191_30_32                                                                                     |    <0.001 |
|                     RAM_reg_128_191_33_35                                                                                     |    <0.001 |
|                     RAM_reg_128_191_3_5                                                                                       |    <0.001 |
|                     RAM_reg_128_191_6_8                                                                                       |    <0.001 |
|                     RAM_reg_128_191_9_11                                                                                      |    <0.001 |
|                     RAM_reg_192_255_0_2                                                                                       |    <0.001 |
|                     RAM_reg_192_255_12_14                                                                                     |    <0.001 |
|                     RAM_reg_192_255_15_17                                                                                     |    <0.001 |
|                     RAM_reg_192_255_18_20                                                                                     |    <0.001 |
|                     RAM_reg_192_255_21_23                                                                                     |    <0.001 |
|                     RAM_reg_192_255_24_26                                                                                     |    <0.001 |
|                     RAM_reg_192_255_27_29                                                                                     |    <0.001 |
|                     RAM_reg_192_255_30_32                                                                                     |    <0.001 |
|                     RAM_reg_192_255_33_35                                                                                     |    <0.001 |
|                     RAM_reg_192_255_3_5                                                                                       |    <0.001 |
|                     RAM_reg_192_255_6_8                                                                                       |    <0.001 |
|                     RAM_reg_192_255_9_11                                                                                      |    <0.001 |
|                     RAM_reg_64_127_0_2                                                                                        |    <0.001 |
|                     RAM_reg_64_127_12_14                                                                                      |    <0.001 |
|                     RAM_reg_64_127_15_17                                                                                      |    <0.001 |
|                     RAM_reg_64_127_18_20                                                                                      |    <0.001 |
|                     RAM_reg_64_127_21_23                                                                                      |    <0.001 |
|                     RAM_reg_64_127_24_26                                                                                      |    <0.001 |
|                     RAM_reg_64_127_27_29                                                                                      |    <0.001 |
|                     RAM_reg_64_127_30_32                                                                                      |    <0.001 |
|                     RAM_reg_64_127_33_35                                                                                      |    <0.001 |
|                     RAM_reg_64_127_3_5                                                                                        |    <0.001 |
|                     RAM_reg_64_127_6_8                                                                                        |    <0.001 |
|                     RAM_reg_64_127_9_11                                                                                       |    <0.001 |
|                 cfg_info_c                                                                                                    |    <0.001 |
|                 cgs_state_c                                                                                                   |    <0.001 |
|                 comma_c                                                                                                       |    <0.001 |
|                 data_swap_c                                                                                                   |    <0.001 |
|                 desc_c                                                                                                        |    <0.001 |
|                 errs_c                                                                                                        |    <0.001 |
|                 ila_align_c                                                                                                   |    <0.001 |
|                 testm_c                                                                                                       |    <0.001 |
|               lmfc_c                                                                                                          |    <0.001 |
|               meta_pred_c                                                                                                     |     0.001 |
|               sync_c                                                                                                          |    <0.001 |
|           i_axi_spi_top_jesd204_0_0_reset_block                                                                               |    <0.001 |
|             sync_core_rst                                                                                                     |    <0.001 |
|             sync_gt_resetdone                                                                                                 |    <0.001 |
|           i_register_decode                                                                                                   |     0.000 |
|           sync_rx_sync                                                                                                        |    <0.001 |
|           sync_rx_sysref_captured                                                                                             |    <0.001 |
|           sync_rxstatus2_ack                                                                                                  |    <0.001 |
|           sync_rxstatus2_read                                                                                                 |    <0.001 |
|           sync_rxstatus_ack                                                                                                   |    <0.001 |
|           sync_rxstatus_read                                                                                                  |    <0.001 |
|     jtag_axi_0                                                                                                                |     0.011 |
|       inst                                                                                                                    |     0.011 |
|         axi_bridge_u                                                                                                          |    <0.001 |
|           read_axi_full_u                                                                                                     |    <0.001 |
|           write_axi_full_u                                                                                                    |    <0.001 |
|         jtag_axi_engine_u                                                                                                     |     0.010 |
|           U_XSDB_SLAVE                                                                                                        |     0.001 |
|           cmd_decode_rd_channel                                                                                               |    <0.001 |
|           cmd_decode_wr_channel                                                                                               |    <0.001 |
|           rd_cmd_fifo_i                                                                                                       |    <0.001 |
|             inst_fifo_gen                                                                                                     |    <0.001 |
|               gconvfifo.rf                                                                                                    |    <0.001 |
|                 grf.rf                                                                                                        |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                          |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                 |    <0.001 |
|                     rpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                     gwas.wsts                                                                                                 |    <0.001 |
|                     wpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                  |    <0.001 |
|                       inst_blk_mem_gen                                                                                        |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                           valid.cstr                                                                                          |    <0.001 |
|                             ramloop[0].ram.r                                                                                  |    <0.001 |
|                               prim_noinit.ram                                                                                 |    <0.001 |
|           rx_fifo_i                                                                                                           |     0.001 |
|             inst_fifo_gen                                                                                                     |     0.001 |
|               gconvfifo.rf                                                                                                    |     0.001 |
|                 grf.rf                                                                                                        |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                          |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                 |    <0.001 |
|                     rpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                     gwas.wsts                                                                                                 |    <0.001 |
|                     wpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                  |    <0.001 |
|                       inst_blk_mem_gen                                                                                        |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                           valid.cstr                                                                                          |    <0.001 |
|                             ramloop[0].ram.r                                                                                  |    <0.001 |
|                               prim_noinit.ram                                                                                 |    <0.001 |
|           tx_fifo_i                                                                                                           |     0.002 |
|             inst_fifo_gen                                                                                                     |     0.002 |
|               gconvfifo.rf                                                                                                    |     0.002 |
|                 grf.rf                                                                                                        |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                          |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                 |    <0.001 |
|                     rpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                     gwas.wsts                                                                                                 |    <0.001 |
|                     wpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                       |     0.001 |
|                     gdm.dm_gen.dm                                                                                             |    <0.001 |
|                       RAM_reg_0_63_0_2                                                                                        |    <0.001 |
|                       RAM_reg_0_63_12_14                                                                                      |    <0.001 |
|                       RAM_reg_0_63_15_17                                                                                      |    <0.001 |
|                       RAM_reg_0_63_18_20                                                                                      |    <0.001 |
|                       RAM_reg_0_63_21_23                                                                                      |    <0.001 |
|                       RAM_reg_0_63_24_26                                                                                      |    <0.001 |
|                       RAM_reg_0_63_27_29                                                                                      |    <0.001 |
|                       RAM_reg_0_63_30_30                                                                                      |    <0.001 |
|                       RAM_reg_0_63_31_31                                                                                      |    <0.001 |
|                       RAM_reg_0_63_3_5                                                                                        |    <0.001 |
|                       RAM_reg_0_63_6_8                                                                                        |    <0.001 |
|                       RAM_reg_0_63_9_11                                                                                       |    <0.001 |
|                       RAM_reg_128_191_0_2                                                                                     |    <0.001 |
|                       RAM_reg_128_191_12_14                                                                                   |    <0.001 |
|                       RAM_reg_128_191_15_17                                                                                   |    <0.001 |
|                       RAM_reg_128_191_18_20                                                                                   |    <0.001 |
|                       RAM_reg_128_191_21_23                                                                                   |    <0.001 |
|                       RAM_reg_128_191_24_26                                                                                   |    <0.001 |
|                       RAM_reg_128_191_27_29                                                                                   |    <0.001 |
|                       RAM_reg_128_191_30_30                                                                                   |    <0.001 |
|                       RAM_reg_128_191_31_31                                                                                   |    <0.001 |
|                       RAM_reg_128_191_3_5                                                                                     |    <0.001 |
|                       RAM_reg_128_191_6_8                                                                                     |    <0.001 |
|                       RAM_reg_128_191_9_11                                                                                    |    <0.001 |
|                       RAM_reg_192_255_0_2                                                                                     |    <0.001 |
|                       RAM_reg_192_255_12_14                                                                                   |    <0.001 |
|                       RAM_reg_192_255_15_17                                                                                   |    <0.001 |
|                       RAM_reg_192_255_18_20                                                                                   |    <0.001 |
|                       RAM_reg_192_255_21_23                                                                                   |    <0.001 |
|                       RAM_reg_192_255_24_26                                                                                   |    <0.001 |
|                       RAM_reg_192_255_27_29                                                                                   |    <0.001 |
|                       RAM_reg_192_255_30_30                                                                                   |    <0.001 |
|                       RAM_reg_192_255_31_31                                                                                   |    <0.001 |
|                       RAM_reg_192_255_3_5                                                                                     |    <0.001 |
|                       RAM_reg_192_255_6_8                                                                                     |    <0.001 |
|                       RAM_reg_192_255_9_11                                                                                    |    <0.001 |
|                       RAM_reg_64_127_0_2                                                                                      |    <0.001 |
|                       RAM_reg_64_127_12_14                                                                                    |    <0.001 |
|                       RAM_reg_64_127_15_17                                                                                    |    <0.001 |
|                       RAM_reg_64_127_18_20                                                                                    |    <0.001 |
|                       RAM_reg_64_127_21_23                                                                                    |    <0.001 |
|                       RAM_reg_64_127_24_26                                                                                    |    <0.001 |
|                       RAM_reg_64_127_27_29                                                                                    |    <0.001 |
|                       RAM_reg_64_127_30_30                                                                                    |    <0.001 |
|                       RAM_reg_64_127_31_31                                                                                    |    <0.001 |
|                       RAM_reg_64_127_3_5                                                                                      |    <0.001 |
|                       RAM_reg_64_127_6_8                                                                                      |    <0.001 |
|                       RAM_reg_64_127_9_11                                                                                     |    <0.001 |
|           u_xsdb_fifo_interface                                                                                               |     0.002 |
|             rxfifo2xsdb_i                                                                                                     |    <0.001 |
|             xsdb2read_cmdfifo                                                                                                 |    <0.001 |
|             xsdb2txfifo_i                                                                                                     |    <0.001 |
|             xsdb2write_cmdfifo                                                                                                |    <0.001 |
|           wr_cmd_fifo_i                                                                                                       |     0.001 |
|             inst_fifo_gen                                                                                                     |     0.001 |
|               gconvfifo.rf                                                                                                    |     0.001 |
|                 grf.rf                                                                                                        |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                          |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                     gras.rsts                                                                                                 |    <0.001 |
|                     rpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                     gwas.wsts                                                                                                 |    <0.001 |
|                     wpntr                                                                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                  |    <0.001 |
|                       inst_blk_mem_gen                                                                                        |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                           valid.cstr                                                                                          |    <0.001 |
|                             ramloop[0].ram.r                                                                                  |    <0.001 |
|                               prim_noinit.ram                                                                                 |    <0.001 |
|     jtag_axi_0_axi_periph                                                                                                     |     0.006 |
|       s00_couplers                                                                                                            |     0.004 |
|         auto_pc                                                                                                               |     0.004 |
|           inst                                                                                                                |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                              |     0.004 |
|               RD.ar_channel_0                                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                                            |    <0.001 |
|               SI_REG                                                                                                          |     0.001 |
|                 ar.ar_pipe                                                                                                    |    <0.001 |
|                 aw.aw_pipe                                                                                                    |    <0.001 |
|                 b.b_pipe                                                                                                      |    <0.001 |
|                 r.r_pipe                                                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                                                 |     0.001 |
|                 aw_cmd_fsm_0                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                                  |    <0.001 |
|       xbar                                                                                                                    |     0.001 |
|         inst                                                                                                                  |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                            |     0.001 |
|             addr_arbiter_inst                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                       |    <0.001 |
|     reformat_0                                                                                                                |    <0.001 |
|       inst                                                                                                                    |    <0.001 |
|     resample_0                                                                                                                |     0.001 |
|       inst                                                                                                                    |     0.001 |
|     rst_clk_wiz_0_100M                                                                                                        |    <0.001 |
|       U0                                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                           |    <0.001 |
|         SEQ                                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                                         |    <0.001 |
|     system_ila_0                                                                                                              |     0.020 |
|       inst                                                                                                                    |     0.020 |
|         g_inst                                                                                                                |    <0.001 |
|           inst                                                                                                                |    <0.001 |
|             SLOT_0.inst_slot0                                                                                                 |    <0.001 |
|         ila_lib                                                                                                               |     0.020 |
|           inst                                                                                                                |     0.020 |
|             ila_core_inst                                                                                                     |     0.020 |
|               ila_trace_memory_inst                                                                                           |     0.002 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                                                            |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                      |     0.002 |
|                       valid.cstr                                                                                              |     0.002 |
|                         ramloop[0].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[3].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[4].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                  |     0.001 |
|                 U_CDONE                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                        |    <0.001 |
|                     U_SCE                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                        |    <0.001 |
|                     U_WCE                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                      |     0.010 |
|                 MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                                                         |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                  |     0.002 |
|                 reg_15                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_16                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_17                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_18                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_19                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_1a                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_6                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_7                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_8                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_80                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_81                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_82                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_83                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_84                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_85                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_887                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_88d                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_890                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_9                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                           |    <0.001 |
|               u_trig                                                                                                          |     0.004 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |    <0.001 |
|                     DUT                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                 U_TM                                                                                                          |     0.003 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                                                    |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                           |    <0.001 |
|         slot_0_ar                                                                                                             |     0.000 |
|         slot_0_aw                                                                                                             |     0.000 |
|         slot_0_b                                                                                                              |     0.000 |
|         slot_0_r                                                                                                              |     0.000 |
|         slot_0_w                                                                                                              |     0.000 |
|     system_ila_1                                                                                                              |     0.015 |
|       inst                                                                                                                    |     0.015 |
|         ila_lib                                                                                                               |     0.015 |
|           inst                                                                                                                |     0.015 |
|             ila_core_inst                                                                                                     |     0.015 |
|               ila_trace_memory_inst                                                                                           |     0.003 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |     0.003 |
|                   inst_blk_mem_gen                                                                                            |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                      |     0.003 |
|                       valid.cstr                                                                                              |     0.003 |
|                         ramloop[0].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                  |     0.001 |
|                 U_CDONE                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                        |    <0.001 |
|                     U_SCE                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                        |    <0.001 |
|                     U_WCE                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                      |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                  |     0.002 |
|                 reg_15                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_16                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_17                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_18                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_19                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_1a                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_6                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_7                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_8                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_80                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_81                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_82                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_83                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_84                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_85                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_887                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_88d                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_890                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_9                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                           |    <0.001 |
|               u_trig                                                                                                          |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |    <0.001 |
|                     DUT                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                 U_TM                                                                                                          |     0.002 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                     |     0.002 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |     0.002 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                           |    <0.001 |
|     system_ila_2                                                                                                              |     0.013 |
|       inst                                                                                                                    |     0.013 |
|         ila_lib                                                                                                               |     0.013 |
|           inst                                                                                                                |     0.013 |
|             ila_core_inst                                                                                                     |     0.013 |
|               ila_trace_memory_inst                                                                                           |     0.005 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |     0.005 |
|                   inst_blk_mem_gen                                                                                            |     0.005 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                      |     0.005 |
|                       valid.cstr                                                                                              |     0.005 |
|                         ramloop[0].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[3].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[4].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[5].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[6].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                  |     0.001 |
|                 U_CDONE                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                 |     0.001 |
|                   U_CMPRESET                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                        |    <0.001 |
|                     U_SCE                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                        |    <0.001 |
|                     U_WCE                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                      |     0.005 |
|                 MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                  |     0.001 |
|                 reg_15                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_16                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_17                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_18                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_19                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_1a                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_6                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_7                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_8                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_80                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_81                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_82                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_83                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_84                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_85                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_887                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_88d                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_890                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_9                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                           |    <0.001 |
|               u_trig                                                                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |    <0.001 |
|                     DUT                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                 U_TM                                                                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                           |    <0.001 |
|     system_ila_3                                                                                                              |     0.013 |
|       inst                                                                                                                    |     0.013 |
|         ila_lib                                                                                                               |     0.013 |
|           inst                                                                                                                |     0.013 |
|             ila_core_inst                                                                                                     |     0.013 |
|               ila_trace_memory_inst                                                                                           |     0.002 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |     0.002 |
|                   inst_blk_mem_gen                                                                                            |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                      |     0.002 |
|                       valid.cstr                                                                                              |     0.002 |
|                         bindec_a.bindec_inst_a                                                                                |    <0.001 |
|                         has_mux_b.B                                                                                           |    <0.001 |
|                         ramloop[0].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[100].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[101].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[102].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[103].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[104].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[105].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[106].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[107].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[108].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[109].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[10].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[110].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[111].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[112].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[113].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[114].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[115].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[116].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[117].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[118].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[119].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[11].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[120].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[121].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[122].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[123].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[124].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[125].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[126].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[127].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[128].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[129].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[12].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[130].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[131].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[132].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[133].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[134].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[135].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[136].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[137].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[138].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[139].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[13].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[140].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[141].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[142].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[143].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[144].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[145].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[146].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[147].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[148].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[149].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[14].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[150].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[151].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[152].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[153].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[154].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[155].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[156].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[157].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[158].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[159].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[15].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[160].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[161].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[162].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[163].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[164].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[165].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[166].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[167].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[168].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[169].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[16].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[170].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[171].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[172].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[173].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[174].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[175].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[176].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[177].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[178].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[179].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[17].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[180].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[181].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[182].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[183].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[184].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[185].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[186].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[187].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[188].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[189].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[18].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[190].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[191].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[192].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[193].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[194].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[195].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[196].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[197].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[198].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[199].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[19].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[200].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[201].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[202].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[203].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[204].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[205].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[206].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[207].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[208].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[209].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[20].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[210].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[211].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[212].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[213].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[214].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[215].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[216].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[217].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[218].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[219].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[21].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[220].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[221].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[222].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[223].ram.r                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[22].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[23].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[24].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[25].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[26].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[27].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[28].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[29].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[30].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[31].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[32].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[33].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[34].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[35].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[36].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[37].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[38].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[39].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[3].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[40].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[41].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[42].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[43].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[44].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[45].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[46].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[47].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[48].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[49].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[4].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[50].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[51].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[52].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[53].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[54].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[55].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[56].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[57].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[58].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[59].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[5].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[60].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[61].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[62].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[63].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[64].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[65].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[66].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[67].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[68].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[69].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[6].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[70].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[71].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[72].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[73].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[74].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[75].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[76].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[77].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[78].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[79].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[7].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[80].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[81].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[82].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[83].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[84].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[85].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[86].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[87].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[88].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[89].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[8].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[90].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[91].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[92].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[93].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[94].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[95].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[96].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[97].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[98].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[99].ram.r                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|                         ramloop[9].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                  |    <0.001 |
|                 U_CDONE                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                        |    <0.001 |
|                     U_SCE                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                        |    <0.001 |
|                     U_WCE                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                      |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                  |     0.001 |
|                 reg_15                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_16                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_17                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_18                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_19                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_1a                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_6                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_7                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_8                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_80                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_81                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_82                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_83                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_84                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_85                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_887                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_88d                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_890                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_9                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                           |    <0.001 |
|               u_trig                                                                                                          |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |    <0.001 |
|                     DUT                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                 U_TM                                                                                                          |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                           |     0.004 |
|     system_ila_4                                                                                                              |     0.007 |
|       inst                                                                                                                    |     0.007 |
|         ila_lib                                                                                                               |     0.007 |
|           inst                                                                                                                |     0.007 |
|             ila_core_inst                                                                                                     |     0.007 |
|               ila_trace_memory_inst                                                                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |    <0.001 |
|                   inst_blk_mem_gen                                                                                            |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                      |    <0.001 |
|                       valid.cstr                                                                                              |    <0.001 |
|                         ramloop[0].ram.r                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                  |     0.001 |
|                 U_CDONE                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                        |    <0.001 |
|                     U_SCE                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                        |    <0.001 |
|                     U_WCE                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                         DUT                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                             u_srlA                                                                                            |    <0.001 |
|                             u_srlB                                                                                            |    <0.001 |
|                             u_srlC                                                                                            |    <0.001 |
|                             u_srlD                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                      |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                  |     0.001 |
|                 reg_15                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_16                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_17                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_18                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_19                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_1a                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_6                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_7                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_8                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_80                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_81                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_82                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_83                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_84                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_85                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_887                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_88d                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_890                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_9                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                           |    <0.001 |
|               u_trig                                                                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |    <0.001 |
|                     DUT                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |    <0.001 |
|                         u_srlA                                                                                                |    <0.001 |
|                         u_srlB                                                                                                |    <0.001 |
|                         u_srlC                                                                                                |    <0.001 |
|                         u_srlD                                                                                                |    <0.001 |
|                 U_TM                                                                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                       DUT                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                           u_srlA                                                                                              |    <0.001 |
|                           u_srlB                                                                                              |    <0.001 |
|                           u_srlC                                                                                              |    <0.001 |
|                           u_srlD                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                           |    <0.001 |
|     util_ds_buf_0                                                                                                             |     0.047 |
|       U0                                                                                                                      |     0.047 |
|     xlconstant_0                                                                                                              |     0.000 |
|     xlconstant_1                                                                                                              |     0.000 |
|   dbg_hub                                                                                                                     |     0.004 |
|     inst                                                                                                                      |     0.004 |
|       BSCANID.u_xsdbm_id                                                                                                      |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                                                                  |     0.003 |
|           U_ICON_INTERFACE                                                                                                    |     0.002 |
|             U_CMD1                                                                                                            |    <0.001 |
|             U_CMD2                                                                                                            |    <0.001 |
|             U_CMD3                                                                                                            |    <0.001 |
|             U_CMD4                                                                                                            |    <0.001 |
|             U_CMD5                                                                                                            |    <0.001 |
|             U_CMD6_RD                                                                                                         |    <0.001 |
|               U_RD_FIFO                                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                                              |    <0.001 |
|                       grf.rf                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                           gras.rsts                                                                                           |    <0.001 |
|                           rpntr                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                           gwas.wsts                                                                                           |    <0.001 |
|                           wpntr                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                         rstblk                                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                            |    <0.001 |
|             U_CMD6_WR                                                                                                         |    <0.001 |
|               U_WR_FIFO                                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                                              |    <0.001 |
|                       grf.rf                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                           gras.rsts                                                                                           |    <0.001 |
|                           rpntr                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                           gwas.wsts                                                                                           |    <0.001 |
|                           wpntr                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                         rstblk                                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                            |    <0.001 |
|             U_CMD7_CTL                                                                                                        |    <0.001 |
|             U_CMD7_STAT                                                                                                       |    <0.001 |
|             U_STATIC_STATUS                                                                                                   |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                           |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                      |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                               |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                   |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                     |    <0.001 |
|             U_TIMER                                                                                                           |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                       |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                                                  |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                      |    <0.001 |
|           U_CMD                                                                                                               |    <0.001 |
|           U_STAT                                                                                                              |    <0.001 |
|           U_SYNC                                                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                       |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------------------+-----------+


