// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/07/2025 23:42:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory (
	clock,
	data,
	rdaddress,
	rden,
	wraddress,
	wren,
	q);
input 	clock;
input 	[7:0] data;
input 	[16:0] rdaddress;
input 	rden;
input 	[16:0] wraddress;
input 	wren;
output 	[7:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[13]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[16]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[14]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[15]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rden	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[1]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[2]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[4]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[8]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[11]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[0]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[2]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[5]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[7]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[8]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[11]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[12]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[14]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[13]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[16]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[15]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \wren~input_o ;
wire \wraddress[13]~input_o ;
wire \wraddress[15]~input_o ;
wire \wraddress[14]~input_o ;
wire \wraddress[16]~input_o ;
wire \rden~input_o ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \data[0]~input_o ;
wire \wraddress[0]~input_o ;
wire \wraddress[1]~input_o ;
wire \wraddress[2]~input_o ;
wire \wraddress[3]~input_o ;
wire \wraddress[4]~input_o ;
wire \wraddress[5]~input_o ;
wire \wraddress[6]~input_o ;
wire \wraddress[7]~input_o ;
wire \wraddress[8]~input_o ;
wire \wraddress[9]~input_o ;
wire \wraddress[10]~input_o ;
wire \wraddress[11]~input_o ;
wire \wraddress[12]~input_o ;
wire \rdaddress[0]~input_o ;
wire \rdaddress[1]~input_o ;
wire \rdaddress[2]~input_o ;
wire \rdaddress[3]~input_o ;
wire \rdaddress[4]~input_o ;
wire \rdaddress[5]~input_o ;
wire \rdaddress[6]~input_o ;
wire \rdaddress[7]~input_o ;
wire \rdaddress[8]~input_o ;
wire \rdaddress[9]~input_o ;
wire \rdaddress[10]~input_o ;
wire \rdaddress[11]~input_o ;
wire \rdaddress[12]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \rdaddress[13]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \rdaddress[14]~input_o ;
wire \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \rdaddress[15]~input_o ;
wire \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ;
wire \altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ;
wire \data[1]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \rdaddress[16]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|ram_block1a73 ;
wire \altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \data[2]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \data[3]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a75 ;
wire \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \data[4]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \data[5]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a77 ;
wire \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \data[6]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \data[7]~input_o ;
wire \altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \altsyncram_component|auto_generated|ram_block1a79 ;
wire \altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode745w ;
wire [3:0] \altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode735w ;
wire [3:0] \altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode688w ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode705w ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode715w ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode725w ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode755w ;
wire [3:0] \altsyncram_component|auto_generated|decode2|w_anode765w ;

wire [0:0] \altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;

assign \altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|ram_block1a73  = \altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|ram_block1a75  = \altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|ram_block1a77  = \altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|ram_block1a79  = \altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \q[0]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \q[1]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \q[2]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \q[3]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q[4]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \q[5]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \q[6]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \q[7]~output (
	.i(\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \wraddress[13]~input (
	.i(wraddress[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[13]~input_o ));
// synopsys translate_off
defparam \wraddress[13]~input .bus_hold = "false";
defparam \wraddress[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \wraddress[15]~input (
	.i(wraddress[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[15]~input_o ));
// synopsys translate_off
defparam \wraddress[15]~input .bus_hold = "false";
defparam \wraddress[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \wraddress[14]~input (
	.i(wraddress[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[14]~input_o ));
// synopsys translate_off
defparam \wraddress[14]~input .bus_hold = "false";
defparam \wraddress[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \wraddress[16]~input (
	.i(wraddress[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[16]~input_o ));
// synopsys translate_off
defparam \wraddress[16]~input .bus_hold = "false";
defparam \wraddress[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode745w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode745w [3] = ( !\wraddress[16]~input_o  & ( (\wren~input_o  & (\wraddress[13]~input_o  & (\wraddress[15]~input_o  & !\wraddress[14]~input_o ))) ) )

	.dataa(!\wren~input_o ),
	.datab(!\wraddress[13]~input_o ),
	.datac(!\wraddress[15]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wraddress[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode745w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode745w[3] .lut_mask = 64'h0100010000000000;
defparam \altsyncram_component|auto_generated|decode2|w_anode745w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \rden~input (
	.i(rden),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rden~input_o ));
// synopsys translate_off
defparam \rden~input .bus_hold = "false";
defparam \rden~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \wraddress[0]~input (
	.i(wraddress[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[0]~input_o ));
// synopsys translate_off
defparam \wraddress[0]~input .bus_hold = "false";
defparam \wraddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \wraddress[1]~input (
	.i(wraddress[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[1]~input_o ));
// synopsys translate_off
defparam \wraddress[1]~input .bus_hold = "false";
defparam \wraddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \wraddress[2]~input (
	.i(wraddress[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[2]~input_o ));
// synopsys translate_off
defparam \wraddress[2]~input .bus_hold = "false";
defparam \wraddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \wraddress[3]~input (
	.i(wraddress[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[3]~input_o ));
// synopsys translate_off
defparam \wraddress[3]~input .bus_hold = "false";
defparam \wraddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wraddress[4]~input (
	.i(wraddress[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[4]~input_o ));
// synopsys translate_off
defparam \wraddress[4]~input .bus_hold = "false";
defparam \wraddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \wraddress[5]~input (
	.i(wraddress[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[5]~input_o ));
// synopsys translate_off
defparam \wraddress[5]~input .bus_hold = "false";
defparam \wraddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \wraddress[6]~input (
	.i(wraddress[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[6]~input_o ));
// synopsys translate_off
defparam \wraddress[6]~input .bus_hold = "false";
defparam \wraddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \wraddress[7]~input (
	.i(wraddress[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[7]~input_o ));
// synopsys translate_off
defparam \wraddress[7]~input .bus_hold = "false";
defparam \wraddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \wraddress[8]~input (
	.i(wraddress[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[8]~input_o ));
// synopsys translate_off
defparam \wraddress[8]~input .bus_hold = "false";
defparam \wraddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \wraddress[9]~input (
	.i(wraddress[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[9]~input_o ));
// synopsys translate_off
defparam \wraddress[9]~input .bus_hold = "false";
defparam \wraddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \wraddress[10]~input (
	.i(wraddress[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[10]~input_o ));
// synopsys translate_off
defparam \wraddress[10]~input .bus_hold = "false";
defparam \wraddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \wraddress[11]~input (
	.i(wraddress[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[11]~input_o ));
// synopsys translate_off
defparam \wraddress[11]~input .bus_hold = "false";
defparam \wraddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \wraddress[12]~input (
	.i(wraddress[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wraddress[12]~input_o ));
// synopsys translate_off
defparam \wraddress[12]~input .bus_hold = "false";
defparam \wraddress[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \rdaddress[0]~input (
	.i(rdaddress[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[0]~input_o ));
// synopsys translate_off
defparam \rdaddress[0]~input .bus_hold = "false";
defparam \rdaddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \rdaddress[1]~input (
	.i(rdaddress[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[1]~input_o ));
// synopsys translate_off
defparam \rdaddress[1]~input .bus_hold = "false";
defparam \rdaddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \rdaddress[2]~input (
	.i(rdaddress[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[2]~input_o ));
// synopsys translate_off
defparam \rdaddress[2]~input .bus_hold = "false";
defparam \rdaddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \rdaddress[3]~input (
	.i(rdaddress[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[3]~input_o ));
// synopsys translate_off
defparam \rdaddress[3]~input .bus_hold = "false";
defparam \rdaddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \rdaddress[4]~input (
	.i(rdaddress[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[4]~input_o ));
// synopsys translate_off
defparam \rdaddress[4]~input .bus_hold = "false";
defparam \rdaddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \rdaddress[5]~input (
	.i(rdaddress[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[5]~input_o ));
// synopsys translate_off
defparam \rdaddress[5]~input .bus_hold = "false";
defparam \rdaddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \rdaddress[6]~input (
	.i(rdaddress[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[6]~input_o ));
// synopsys translate_off
defparam \rdaddress[6]~input .bus_hold = "false";
defparam \rdaddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \rdaddress[7]~input (
	.i(rdaddress[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[7]~input_o ));
// synopsys translate_off
defparam \rdaddress[7]~input .bus_hold = "false";
defparam \rdaddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \rdaddress[8]~input (
	.i(rdaddress[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[8]~input_o ));
// synopsys translate_off
defparam \rdaddress[8]~input .bus_hold = "false";
defparam \rdaddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \rdaddress[9]~input (
	.i(rdaddress[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[9]~input_o ));
// synopsys translate_off
defparam \rdaddress[9]~input .bus_hold = "false";
defparam \rdaddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \rdaddress[10]~input (
	.i(rdaddress[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[10]~input_o ));
// synopsys translate_off
defparam \rdaddress[10]~input .bus_hold = "false";
defparam \rdaddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \rdaddress[11]~input (
	.i(rdaddress[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[11]~input_o ));
// synopsys translate_off
defparam \rdaddress[11]~input .bus_hold = "false";
defparam \rdaddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \rdaddress[12]~input (
	.i(rdaddress[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[12]~input_o ));
// synopsys translate_off
defparam \rdaddress[12]~input .bus_hold = "false";
defparam \rdaddress[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a40 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode735w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode735w [3] = ( \wren~input_o  & ( (\wraddress[15]~input_o  & (!\wraddress[16]~input_o  & (!\wraddress[13]~input_o  & !\wraddress[14]~input_o ))) ) )

	.dataa(!\wraddress[15]~input_o ),
	.datab(!\wraddress[16]~input_o ),
	.datac(!\wraddress[13]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wren~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode735w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode735w[3] .lut_mask = 64'h0000000040004000;
defparam \altsyncram_component|auto_generated|decode2|w_anode735w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a32 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \rdaddress[13]~input (
	.i(rdaddress[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[13]~input_o ));
// synopsys translate_off
defparam \rdaddress[13]~input .bus_hold = "false";
defparam \rdaddress[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N38
dffeas \altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rdaddress[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rden~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N53
dffeas \altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode765w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode765w [3] = ( \wraddress[13]~input_o  & ( \wraddress[15]~input_o  & ( (\wraddress[14]~input_o  & (!\wraddress[16]~input_o  & \wren~input_o )) ) ) )

	.dataa(!\wraddress[14]~input_o ),
	.datab(!\wraddress[16]~input_o ),
	.datac(!\wren~input_o ),
	.datad(gnd),
	.datae(!\wraddress[13]~input_o ),
	.dataf(!\wraddress[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode765w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode765w[3] .lut_mask = 64'h0000000000000404;
defparam \altsyncram_component|auto_generated|decode2|w_anode765w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a56 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode755w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode755w [3] = ( \wraddress[15]~input_o  & ( (\wren~input_o  & (!\wraddress[13]~input_o  & (!\wraddress[16]~input_o  & \wraddress[14]~input_o ))) ) )

	.dataa(!\wren~input_o ),
	.datab(!\wraddress[13]~input_o ),
	.datac(!\wraddress[16]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wraddress[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode755w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode755w[3] .lut_mask = 64'h0000000000400040;
defparam \altsyncram_component|auto_generated|decode2|w_anode755w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a48 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \rdaddress[14]~input (
	.i(rdaddress[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[14]~input_o ));
// synopsys translate_off
defparam \rdaddress[14]~input .bus_hold = "false";
defparam \rdaddress[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N7
dffeas \altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rdaddress[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rden~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a56~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// \altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\altsyncram_component|auto_generated|out_address_reg_b [0] & \altsyncram_component|auto_generated|ram_block1a56~portbdataout ) ) ) ) # ( 
// \altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a40~portbdataout )) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h35353535000FF0FF;
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \rdaddress[15]~input (
	.i(rdaddress[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[15]~input_o ));
// synopsys translate_off
defparam \rdaddress[15]~input .bus_hold = "false";
defparam \rdaddress[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rdaddress[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rden~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout  = ( !\wraddress[15]~input_o  & ( (\wren~input_o  & (!\wraddress[13]~input_o  & (\wraddress[16]~input_o  & !\wraddress[14]~input_o ))) ) )

	.dataa(!\wren~input_o ),
	.datab(!\wraddress[13]~input_o ),
	.datac(!\wraddress[16]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wraddress[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0 .lut_mask = 64'h0400040000000000;
defparam \altsyncram_component|auto_generated|decode2|w_anode784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a64 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout  = ( \wraddress[16]~input_o  & ( (\wren~input_o  & (\wraddress[13]~input_o  & (!\wraddress[15]~input_o  & !\wraddress[14]~input_o ))) ) )

	.dataa(!\wren~input_o ),
	.datab(!\wraddress[13]~input_o ),
	.datac(!\wraddress[15]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wraddress[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0 .lut_mask = 64'h0000000010001000;
defparam \altsyncram_component|auto_generated|decode2|w_anode795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a72 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( (\altsyncram_component|auto_generated|ram_block1a64~portbdataout ) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \altsyncram_component|auto_generated|ram_block1a64~portbdataout ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \rdaddress[16]~input (
	.i(rdaddress[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdaddress[16]~input_o ));
// synopsys translate_off
defparam \rdaddress[16]~input .bus_hold = "false";
defparam \rdaddress[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N59
dffeas \altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rdaddress[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rden~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode688w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode688w [3] = ( !\wraddress[14]~input_o  & ( !\wraddress[15]~input_o  & ( (\wren~input_o  & (!\wraddress[13]~input_o  & !\wraddress[16]~input_o )) ) ) )

	.dataa(!\wren~input_o ),
	.datab(!\wraddress[13]~input_o ),
	.datac(!\wraddress[16]~input_o ),
	.datad(gnd),
	.datae(!\wraddress[14]~input_o ),
	.dataf(!\wraddress[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode688w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode688w[3] .lut_mask = 64'h4040000000000000;
defparam \altsyncram_component|auto_generated|decode2|w_anode688w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode715w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode715w [3] = ( \wren~input_o  & ( (!\wraddress[15]~input_o  & (!\wraddress[16]~input_o  & (!\wraddress[13]~input_o  & \wraddress[14]~input_o ))) ) )

	.dataa(!\wraddress[15]~input_o ),
	.datab(!\wraddress[16]~input_o ),
	.datac(!\wraddress[13]~input_o ),
	.datad(!\wraddress[14]~input_o ),
	.datae(gnd),
	.dataf(!\wren~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode715w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode715w[3] .lut_mask = 64'h0000000000800080;
defparam \altsyncram_component|auto_generated|decode2|w_anode715w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode725w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode725w [3] = ( \wren~input_o  & ( (!\wraddress[15]~input_o  & (!\wraddress[16]~input_o  & (\wraddress[14]~input_o  & \wraddress[13]~input_o ))) ) )

	.dataa(!\wraddress[15]~input_o ),
	.datab(!\wraddress[16]~input_o ),
	.datac(!\wraddress[14]~input_o ),
	.datad(!\wraddress[13]~input_o ),
	.datae(gnd),
	.dataf(!\wren~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode725w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode725w[3] .lut_mask = 64'h0000000000080008;
defparam \altsyncram_component|auto_generated|decode2|w_anode725w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|decode2|w_anode705w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|decode2|w_anode705w [3] = ( \wren~input_o  & ( (!\wraddress[15]~input_o  & (!\wraddress[16]~input_o  & (!\wraddress[14]~input_o  & \wraddress[13]~input_o ))) ) )

	.dataa(!\wraddress[15]~input_o ),
	.datab(!\wraddress[16]~input_o ),
	.datac(!\wraddress[14]~input_o ),
	.datad(!\wraddress[13]~input_o ),
	.datae(gnd),
	.dataf(!\wren~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|decode2|w_anode705w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|decode2|w_anode705w[3] .lut_mask = 64'h0000000000800080;
defparam \altsyncram_component|auto_generated|decode2|w_anode705w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h50505F5F303F303F;
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [3] & ( \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [2] & (!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [3] & ( \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [2] & (!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & 
// \altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h111100C0DDDD00C0;
defparam \altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000";
defparam \altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000FFFFFFFE0003FFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFC000001FFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFE00000003FFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFF0000000007FFFFF80000000000000000000000000000000000000000000000000000000001FFFFFC0000000001FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF000000000007FFFFE00000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000007FFFFC000000000001FFFFF000000000000000000000000000000000000000000000000000000000FFFFF8000000000000FFFFF800000000000000000000000000000000000000000000000000000001FFFFF00000000000007FFFFC00000000000000000000000000000000000000000000000000000003FFFFC00000000000001FFFFE00000000000000000000000000000000000000000000000000000007FFFF800000000000000FFFFF0000000000000000000000000000000000000000000000000000000FFFFF0000000000000007FFFF8000000000000000000000000000000000000000000000000000001FFFFF000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "0007FFFFC000000000000000000000000000000000000000000000000000001FFFFE0000000000000003FFFFC000000000000000000000000000000000000000000000000000003FFFFC0000000000000001FFFFE000000000000000000000000000000000000000000000000000007FFFF80000000000000001FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF80000000000000000000000000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000000000000000000000000000000003FFFFF000000000000000007FFFFE0000000000000000000000000000000000000000000000000003FFFFE000000000000000003FFFFE0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF000000000000000000000000000000000000000000000000000FFFFFE000000000000000003FFFFF800000000000000000000000000000000000000000000000000FFF";
defparam \altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFE000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000003FFFFFF000000000000000007FFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a57~portbdataout )) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a57~portbdataout )) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\altsyncram_component|auto_generated|ram_block1a33~portbdataout ) # (\altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|ram_block1a33~portbdataout ) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h00F00FFF35353535;
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a73  & ( \altsyncram_component|auto_generated|ram_block1a65~portbdataout  ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a73  & ( \altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a73  & ( 
// !\altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|ram_block1a73 ),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFF";
defparam \altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFF83FFFFFFFFFF803FFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFE00FFFFFFFFFE000FFFFFFF00000";
defparam \altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000007FFFFFFF8003FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFF80003FFFFFE00000000000000000000000000000000000000000000000003FFFFFFE0000FFFFFFFF80003FFFFFC00000000000000000000000000000000000000000000000001FFFFFFE0000FFFFFFFF00001FFFFFC00000000000000000000000000000000000000000000000001FFFFFFC00007FFFFFFF00001FFFFFC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "0000000000000FFFFFFC00007FFFFFFF00001FFFFF800000000000000000000000000000000000000000000000000FFFFFFC00007FFFFFFF00001FFFFF8000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000003FFFFFC00007FFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000003FFFFFE0000FFFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000001FFFFFE0000FFFFFFFF";
defparam \altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "C0007FFFFC0000000000000000000000000000000000000000000000000001FFFFFF0001FFFFFFFFC0007FFFFC0000000000000000000000000000000000000000000000000000FFFFFF0001FFFFFFFFE000FFFFF800000000000000000000000000000000000000000000000000007FFFFF8003FFFFFFFFF803FFFFF000000000000000000000000000000000000000000000000000007FFFFFE00FFFFFFFFFFE0FFFFFF000000000000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((\altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((!\altsyncram_component|auto_generated|out_address_reg_b [1])) # (\altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// \altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( !\altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((\altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\altsyncram_component|auto_generated|ram_block1a25~portbdataout  & (\altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a25~portbdataout  & (\altsyncram_component|auto_generated|out_address_reg_b 
// [1]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout )) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h000A3030F0FA3030;
defparam \altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a34 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a50 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a42 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a58 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( \altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (\altsyncram_component|auto_generated|ram_block1a50~portbdataout ) # (\altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & \altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h44770C0C44773F3F;
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a26~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// \altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\altsyncram_component|auto_generated|out_address_reg_b [0] & \altsyncram_component|auto_generated|ram_block1a26~portbdataout ) ) ) ) # ( 
// \altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a66 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o ,\data[2]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a74 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] ) ) # ( 
// \altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a66~portbdataout  ) ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a66~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h333333330000FFFF;
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// (\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & ((\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [3] & (!\altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( (\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( (\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datac(!\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datad(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h0F0033000FAA3300;
defparam \altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a27 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFF";
defparam \altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFF83FFFFFFFFFF803FFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFE00FFFFFFFFFE000FFFFFFF00000";
defparam \altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000007FFFFFFF8003FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFF80003FFFFFE00000000000000000000000000000000000000000000000003FFFFFFE0000FFFFFFFF80003FFFFFC00000000000000000000000000000000000000000000000001FFFFFFE0000FFFFFFFF00001FFFFFC00000000000000000000000000000000000000000000000001FFFFFFC00007FFFFFFF00001FFFFFC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a11 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "000000000000000000000FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a19 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "0000000000000FFFFFFC00007FFFFFFF00001FFFFF800000000000000000000000000000000000000000000000000FFFFFFC00007FFFFFFF00001FFFFF8000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000003FFFFFC00007FFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000003FFFFFE0000FFFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000001FFFFFE0000FFFFFFFF";
defparam \altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "C0007FFFFC0000000000000000000000000000000000000000000000000001FFFFFF0001FFFFFFFFC0007FFFFC0000000000000000000000000000000000000000000000000000FFFFFF0001FFFFFFFFE000FFFFF800000000000000000000000000000000000000000000000000007FFFFF8003FFFFFFFFF803FFFFF000000000000000000000000000000000000000000000000000007FFFFFE00FFFFFFFFFFE0FFFFFF000000000000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a3 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\altsyncram_component|auto_generated|ram_block1a11~portbdataout  & \altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a67 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a75  ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a67~portbdataout  ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|ram_block1a75 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a35 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000000000000000000000000000000003FFFFF000000000000000007FFFFE0000000000000000000000000000000000000000000000000003FFFFE000000000000000003FFFFE0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF000000000000000000000000000000000000000000000000000FFFFFE000000000000000003FFFFF800000000000000000000000000000000000000000000000000FFF";
defparam \altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFE000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000003FFFFFF000000000000000007FFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a43 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000";
defparam \altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000FFFFFFFE0003FFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFC000001FFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFE00000003FFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFF0000000007FFFFF80000000000000000000000000000000000000000000000000000000001FFFFFC0000000001FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF000000000007FFFFE00000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000007FFFFC000000000001FFFFF000000000000000000000000000000000000000000000000000000000FFFFF8000000000000FFFFF800000000000000000000000000000000000000000000000000000001FFFFF00000000000007FFFFC00000000000000000000000000000000000000000000000000000003FFFFC00000000000001FFFFE00000000000000000000000000000000000000000000000000000007FFFF800000000000000FFFFF0000000000000000000000000000000000000000000000000000000FFFFF0000000000000007FFFF8000000000000000000000000000000000000000000000000000001FFFFF000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "0007FFFFC000000000000000000000000000000000000000000000000000001FFFFE0000000000000003FFFFC000000000000000000000000000000000000000000000000000003FFFFC0000000000000001FFFFE000000000000000000000000000000000000000000000000000007FFFF80000000000000001FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF80000000000000000000000000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a59 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a51 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( 
// \altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\altsyncram_component|auto_generated|out_address_reg_b [0] & \altsyncram_component|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( 
// \altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h53535353000FF0FF;
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [3] ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [3] & (\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # (\altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & (\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h447400004474CCCC;
defparam \altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFF";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFF83FFFFFFFFFF803FFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFE00FFFFFFFFFE000FFFFFFF00000";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000007FFFFFFF8003FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFF80003FFFFFE00000000000000000000000000000000000000000000000003FFFFFFE0000FFFFFFFF80003FFFFFC00000000000000000000000000000000000000000000000001FFFFFFE0000FFFFFFFF00001FFFFFC00000000000000000000000000000000000000000000000001FFFFFFC00007FFFFFFF00001FFFFFC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "0000000000000FFFFFFC00007FFFFFFF00001FFFFF800000000000000000000000000000000000000000000000000FFFFFFC00007FFFFFFF00001FFFFF8000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000003FFFFFC00007FFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000003FFFFFE0000FFFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000001FFFFFE0000FFFFFFFF";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "C0007FFFFC0000000000000000000000000000000000000000000000000001FFFFFF0001FFFFFFFFC0007FFFFC0000000000000000000000000000000000000000000000000000FFFFFF0001FFFFFFFFE000FFFFF800000000000000000000000000000000000000000000000000007FFFFF8003FFFFFFFFF803FFFFF000000000000000000000000000000000000000000000000000007FFFFFE00FFFFFFFFFFE0FFFFFF000000000000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1]) # (\altsyncram_component|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a20~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a20~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o ,\data[4]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a76 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a68 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// \altsyncram_component|auto_generated|ram_block1a76~portbdataout  ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a68~portbdataout  ) ) # ( 
// \altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( \altsyncram_component|auto_generated|ram_block1a76~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h00003333FFFF3333;
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a44 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000";
defparam \altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000FFFFFFFE0003FFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFC000001FFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFE00000003FFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFF0000000007FFFFF80000000000000000000000000000000000000000000000000000000001FFFFFC0000000001FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF000000000007FFFFE00000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000007FFFFC000000000001FFFFF000000000000000000000000000000000000000000000000000000000FFFFF8000000000000FFFFF800000000000000000000000000000000000000000000000000000001FFFFF00000000000007FFFFC00000000000000000000000000000000000000000000000000000003FFFFC00000000000001FFFFE00000000000000000000000000000000000000000000000000000007FFFF800000000000000FFFFF0000000000000000000000000000000000000000000000000000000FFFFF0000000000000007FFFF8000000000000000000000000000000000000000000000000000001FFFFF000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "0007FFFFC000000000000000000000000000000000000000000000000000001FFFFE0000000000000003FFFFC000000000000000000000000000000000000000000000000000003FFFFC0000000000000001FFFFE000000000000000000000000000000000000000000000000000007FFFF80000000000000001FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF80000000000000000000000000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a36 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000000000000000000000000000000003FFFFF000000000000000007FFFFE0000000000000000000000000000000000000000000000000003FFFFE000000000000000003FFFFE0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF000000000000000000000000000000000000000000000000000FFFFFE000000000000000003FFFFF800000000000000000000000000000000000000000000000000FFF";
defparam \altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFE000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000003FFFFFF000000000000000007FFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a60 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a52 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\altsyncram_component|auto_generated|out_address_reg_b [1]) # (\altsyncram_component|auto_generated|ram_block1a36~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\altsyncram_component|auto_generated|ram_block1a36~portbdataout  & !\altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h30303F3F505F505F;
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [3] ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [3] & (((\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & (((\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout )))) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [3] & (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h303A0000303AF0F0;
defparam \altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a37 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a45 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a61 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a53 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( \altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// ((!\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// \altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a45~portbdataout ))))) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [1] & (!\altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// !\altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a45~portbdataout ))))) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// !\altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((\altsyncram_component|auto_generated|ram_block1a45~portbdataout ))))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a29 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a13 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a21 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\altsyncram_component|auto_generated|out_address_reg_b [1]) # (\altsyncram_component|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\altsyncram_component|auto_generated|ram_block1a5~portbdataout  & !\altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a69 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a77  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] ) ) # ( \altsyncram_component|auto_generated|ram_block1a77  & 
// ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( \altsyncram_component|auto_generated|ram_block1a69~portbdataout  ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a77  & ( !\altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( \altsyncram_component|auto_generated|ram_block1a69~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|ram_block1a77 ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// (\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & ((\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ))) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [3] & (!\altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( (\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( (\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & 
// !\altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datac(!\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datad(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h0F0033000FAA3300;
defparam \altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a38 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000000000000000000000000000000003FFFFF000000000000000007FFFFE0000000000000000000000000000000000000000000000000003FFFFE000000000000000003FFFFE0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF000000000000000000000000000000000000000000000000000FFFFFE000000000000000003FFFFF800000000000000000000000000000000000000000000000000FFF";
defparam \altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFE000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000003FFFFFF000000000000000007FFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a62 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a46 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000";
defparam \altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000FFFFFFFE0003FFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFC000001FFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFE00000003FFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFF0000000007FFFFF80000000000000000000000000000000000000000000000000000000001FFFFFC0000000001FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF000000000007FFFFE00000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000007FFFFC000000000001FFFFF000000000000000000000000000000000000000000000000000000000FFFFF8000000000000FFFFF800000000000000000000000000000000000000000000000000000001FFFFF00000000000007FFFFC00000000000000000000000000000000000000000000000000000003FFFFC00000000000001FFFFE00000000000000000000000000000000000000000000000000000007FFFF800000000000000FFFFF0000000000000000000000000000000000000000000000000000000FFFFF0000000000000007FFFF8000000000000000000000000000000000000000000000000000001FFFFF000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "0007FFFFC000000000000000000000000000000000000000000000000000001FFFFE0000000000000003FFFFC000000000000000000000000000000000000000000000000000003FFFFC0000000000000001FFFFE000000000000000000000000000000000000000000000000000007FFFF80000000000000001FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF80000000000000000000000000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a54 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( \altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (((\altsyncram_component|auto_generated|out_address_reg_b [0])) # (\altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((!\altsyncram_component|auto_generated|out_address_reg_b [0]) # (\altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// \altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a38~portbdataout  & 
// ((!\altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( !\altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (((\altsyncram_component|auto_generated|out_address_reg_b [0])) # (\altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\altsyncram_component|auto_generated|ram_block1a62~portbdataout  & \altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// !\altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a38~portbdataout  & 
// ((!\altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & (((\altsyncram_component|auto_generated|ram_block1a62~portbdataout  & \altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h220522AF770577AF;
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "000000000000000000000FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFF";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFF83FFFFFFFFFF803FFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFE00FFFFFFFFFE000FFFFFFF00000";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000007FFFFFFF8003FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFF80003FFFFFE00000000000000000000000000000000000000000000000003FFFFFFE0000FFFFFFFF80003FFFFFC00000000000000000000000000000000000000000000000001FFFFFFE0000FFFFFFFF00001FFFFFC00000000000000000000000000000000000000000000000001FFFFFFC00007FFFFFFF00001FFFFFC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "0000000000000FFFFFFC00007FFFFFFF00001FFFFF800000000000000000000000000000000000000000000000000FFFFFFC00007FFFFFFF00001FFFFF8000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000003FFFFFC00007FFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000003FFFFFE0000FFFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000001FFFFFE0000FFFFFFFF";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "C0007FFFFC0000000000000000000000000000000000000000000000000001FFFFFF0001FFFFFFFFC0007FFFFC0000000000000000000000000000000000000000000000000000FFFFFF0001FFFFFFFFE000FFFFF800000000000000000000000000000000000000000000000000007FFFFF8003FFFFFFFFF803FFFFF000000000000000000000000000000000000000000000000000007FFFFFE00FFFFFFFFFFE0FFFFFF000000000000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\altsyncram_component|auto_generated|ram_block1a6~portbdataout ) # (\altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & \altsyncram_component|auto_generated|ram_block1a6~portbdataout ) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o ,\data[6]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a78 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a70 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\altsyncram_component|auto_generated|ram_block1a78~portbdataout ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (\altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \altsyncram_component|auto_generated|ram_block1a78~portbdataout ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( \altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [3] & \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ) ) ) ) # ( !\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// \altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ) ) ) ) # ( 
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ))) # (\altsyncram_component|auto_generated|out_address_reg_b [3] & (!\altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( 
// !\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datad(!\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h00AA44EE0A0A0A0A;
defparam \altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a71 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\altsyncram_component|auto_generated|ram_block1a79 ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( (\altsyncram_component|auto_generated|ram_block1a79  & \altsyncram_component|auto_generated|out_address_reg_b [0]) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a79 ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h0505F5F50505F5F5;
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode725w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a31 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFF";
defparam \altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFF83FFFFFFFFFF803FFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFE00FFFFFFFFFE000FFFFFFF00000";
defparam \altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000007FFFFFFF8003FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFFC0007FFFFFE00000000000000000000000000000000000000000000000003FFFFFFF0001FFFFFFFF80003FFFFFE00000000000000000000000000000000000000000000000003FFFFFFE0000FFFFFFFF80003FFFFFC00000000000000000000000000000000000000000000000001FFFFFFE0000FFFFFFFF00001FFFFFC00000000000000000000000000000000000000000000000001FFFFFFC00007FFFFFFF00001FFFFFC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a7 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode715w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a23 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "0000000000000FFFFFFC00007FFFFFFF00001FFFFF800000000000000000000000000000000000000000000000000FFFFFFC00007FFFFFFF00001FFFFF8000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000007FFFFFC00007FFFFFFF00001FFFFF0000000000000000000000000000000000000000000000000003FFFFFC00007FFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000003FFFFFE0000FFFFFFFF80003FFFFE0000000000000000000000000000000000000000000000000001FFFFFE0000FFFFFFFF";
defparam \altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "C0007FFFFC0000000000000000000000000000000000000000000000000001FFFFFF0001FFFFFFFFC0007FFFFC0000000000000000000000000000000000000000000000000000FFFFFF0001FFFFFFFFE000FFFFF800000000000000000000000000000000000000000000000000007FFFFF8003FFFFFFFFF803FFFFF000000000000000000000000000000000000000000000000000007FFFFFE00FFFFFFFFFFE0FFFFFF000000000000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode705w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [1]) # (\altsyncram_component|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// \altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\altsyncram_component|auto_generated|ram_block1a31~portbdataout  & \altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// \altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1] & ((\altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode765w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a63 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode735w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a39 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000000000000000000000000000000003FFFFF000000000000000007FFFFE0000000000000000000000000000000000000000000000000003FFFFE000000000000000003FFFFE0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF0000000000000000000000000000000000000000000000000007FFFFE000000000000000003FFFFF000000000000000000000000000000000000000000000000000FFFFFE000000000000000003FFFFF800000000000000000000000000000000000000000000000000FFF";
defparam \altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFE000000000000000003FFFFF800000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000001FFFFFE000000000000000003FFFFFC00000000000000000000000000000000000000000000000003FFFFFF000000000000000007FFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a55 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\altsyncram_component|auto_generated|decode2|w_anode745w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\rden~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wraddress[12]~input_o ,\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,
\wraddress[1]~input_o ,\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rdaddress[12]~input_o ,\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,
\rdaddress[1]~input_o ,\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a47 .init_file = "../TestImg.mif";
defparam \altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_e052:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000";
defparam \altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000FFFFFFFE0003FFFFFFF8000000000000000000000000000000000000000000000000000000000003FFFFFFC000001FFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFE00000003FFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFF0000000007FFFFF80000000000000000000000000000000000000000000000000000000001FFFFFC0000000001FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF000000000007FFFFE00000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000007FFFFC000000000001FFFFF000000000000000000000000000000000000000000000000000000000FFFFF8000000000000FFFFF800000000000000000000000000000000000000000000000000000001FFFFF00000000000007FFFFC00000000000000000000000000000000000000000000000000000003FFFFC00000000000001FFFFE00000000000000000000000000000000000000000000000000000007FFFF800000000000000FFFFF0000000000000000000000000000000000000000000000000000000FFFFF0000000000000007FFFF8000000000000000000000000000000000000000000000000000001FFFFF000000000000";
defparam \altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "0007FFFFC000000000000000000000000000000000000000000000000000001FFFFE0000000000000003FFFFC000000000000000000000000000000000000000000000000000003FFFFC0000000000000001FFFFE000000000000000000000000000000000000000000000000000007FFFF80000000000000001FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF00000000000000000000000000000000000000000000000000000FFFFF80000000000000000FFFFF80000000000000000000000000000000000000000000000000001FFFFF000000000000000007FFFFC0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( \altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((\altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((!\altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// \altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( \altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( !\altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (((\altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # (\altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (\altsyncram_component|auto_generated|out_address_reg_b [1] & (\altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// !\altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\altsyncram_component|auto_generated|out_address_reg_b [0] & (!\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\altsyncram_component|auto_generated|out_address_reg_b [0] & (\altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( !\altsyncram_component|auto_generated|out_address_reg_b [3] & ( \altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|out_address_reg_b [2] & (\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout )) # (\altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( \altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & !\altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\altsyncram_component|auto_generated|out_address_reg_b [2] & (\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout )) # 
// (\altsyncram_component|auto_generated|out_address_reg_b [2] & ((\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datab(!\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datac(!\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datad(!\altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h330F5500330F0000;
defparam \altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y64_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
