Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 653 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl' (Mon Nov 10 17:52:18 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Mon Nov 10 17:52:19 -0600 2014)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Elevator' from file '../rtl/Elevator.v'.
Error   : All assignments within a conditional statement should be either all blocking or all non-blocking. [CDFG-463] [elaborate]
        : Assignment to 'floor' in file '../rtl/Elevator.v' on line 23.
        : The following example shows an unallowed mix of blocking and non-blocking assignments.
    if (in)
        out = data1;
    else
        out <= data2;
Info    : Error in Elaborating Design. [ELAB-4]
        : Module 'Elevator' contains errors and cannot be elaborated.
GUI is already visible.
Error sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl' (Mon Nov 10 17:54:42 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Mon Nov 10 17:54:43 -0600 2014)...
module Elevator (clk,rst,req, up, dwn, trigger, complete);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Elevator' with Verilog module in file '../rtl/Elevator.v' on line 1, column 15.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Elevator' in library 'default' with newly read Verilog module 'Elevator' in the same library in file '../rtl/Elevator.v' on line 1.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Elevator' from file '../rtl/Elevator.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'Elevator'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'counter' in module 'Elevator' in file '../rtl/Elevator.v' on line 10.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'slpmode' in module 'Elevator' in file '../rtl/Elevator.v' on line 10.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Elevator'.
GUI is already visible.
Error sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl'.
invalid command name "et_attribute"
Sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl' (Mon Nov 10 17:59:38 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Mon Nov 10 17:59:39 -0600 2014)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Elevator' from file '../rtl/Elevator.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'Elevator'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'counter' in module 'Elevator' in file '../rtl/Elevator.v' on line 10.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'slpmode' in module 'Elevator' in file '../rtl/Elevator.v' on line 10.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Elevator'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
Checking out license 'RTL_Compiler_Adv_Phys_Option'... (0 seconds elapsed)
  Setting attribute of design 'Elevator': 'retime' = true
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '2' of the SDC file './scripts/design.sdc': missing close-bracket.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
        Trying carrysave optimization (configuration 1 of 1) on module 'Elevator_4_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'Elevator_4_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'Elevator_4_csa_cluster_21'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'Elevator_4_csa_cluster_21'... Accepted.
Mapping Elevator_4 to gates.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                  134        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                 134        0  N/A
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   134        0         0        0
 hi_fo_buf                   134        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  134        0         0        0
 init_drc                    134        0         0        0
 init_area                   134        0         0        0
 rem_inv_qb                  131        0         0        0
 io_phase                    130        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  130        0         0        0
 init_drc                    130        0         0        0
 init_area                   130        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  130        0         0        0
 init_drc                    130        0         0        0

  Done mapping Elevator_4
        Trying carrysave optimization (configuration 1 of 1) on module 'Elevator_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'Elevator_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'Elevator_csa_cluster_20'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'Elevator_csa_cluster_20'... Accepted.
Mapping Elevator to gates.
Warning : The design contains flops without a clock source. [RETIME-306]
        : The following flops will be excluded from retiming.
        : Make sure that all flops are connected to defined clocks.
        /designs/Elevator/instances_seq/up_reg
        /designs/Elevator/instances_seq/trigger_reg
        /designs/Elevator/instances_seq/floor_reg[3]
        /designs/Elevator/instances_seq/floor_reg[2]
        /designs/Elevator/instances_seq/floor_reg[1]
        /designs/Elevator/instances_seq/floor_reg[0]
        /designs/Elevator/instances_seq/dwn_reg
        /designs/Elevator/instances_seq/complete_reg
Error   : The design does not contain retimeable flops. [RETIME-402] [synthesize]
        : Please specify flops for retiming.
        : Make sure that the design contains flops with the attribute 'dont_retime' set to 'false'. Some of the flops could have been excluded for retiming implicitly, as opposed to explicitly with the 'dont_retime' attribute.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                  122        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                 122        0  N/A
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [write_hdl]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Warning : Failed to dump traces because there are multiple top designs. [OVF-103]
        : Can not dump ovf traces with multiple top designs.
        : Traces can only be generated if there is exactly one top design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
        : Rerun command with a specific design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   122        0         0        0
 hi_fo_buf                   122        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  122        0         0        0
 init_drc                    122        0         0        0
 init_area                   122        0         0        0
 rem_inv_qb                  121        0         0        0
 io_phase                    121        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  121        0         0        0
 init_drc                    121        0         0        0
 init_area                   121        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  121        0         0        0
 init_drc                    121        0         0        0

  Done mapping Elevator
  Synthesis succeeded.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report]
        : There is no unique design here.
GUI is already visible.
Error sourcing '/home/anhho7/Desktop/EE465/Lab10/rc/syn/scripts/run_synth.tcl'.
Failed on find_unique_design
Normal exit.