/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module fabric_primitive_example_design_13(\$auto$clkbufmap.cc:339:execute$717 , \$auto$rs_design_edit.cc:492:handle_dangling_outs$754 , \$auto$rs_design_edit.cc:492:handle_dangling_outs$755 , \$auto$rs_design_edit.cc:492:handle_dangling_outs$756 , \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 , \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 , \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 , \$auto$rs_design_edit.cc:879:execute$738 , \$auto$rs_design_edit.cc:879:execute$739 , \$auto$rs_design_edit.cc:879:execute$740 , \$auto$rs_design_edit.cc:879:execute$741 , \$auto$rs_design_edit.cc:879:execute$742 , \$auto$rs_design_edit.cc:879:execute$743 , \$auto$rs_design_edit.cc:879:execute$744 , \$auto$rs_design_edit.cc:879:execute$745 , \$auto$rs_design_edit.cc:879:execute$746 , \$auto$rs_design_edit.cc:879:execute$747 , \$auto$rs_design_edit.cc:879:execute$748 , \$auto$rs_design_edit.cc:879:execute$749 , \$auto$rs_design_edit.cc:879:execute$750 , \$iopadmap$channel_bond_sync_in 
, \$iopadmap$i1[0] , \$iopadmap$i1[1] , \$iopadmap$i1[2] , \$iopadmap$i1[3] , \$iopadmap$i2[0] , \$iopadmap$i2[1] , \$iopadmap$i2[2] , \$iopadmap$i2[3] , \$iopadmap$load_word , \$iopadmap$pll_clk , \$iopadmap$reset , channel_sync_out_wire, \data_in[0] , \data_in[1] , \data_in[2] , \data_in[3] , output_enable);
  input \$auto$clkbufmap.cc:339:execute$717 ;
  output \$auto$rs_design_edit.cc:492:handle_dangling_outs$754 ;
  output \$auto$rs_design_edit.cc:492:handle_dangling_outs$755 ;
  output \$auto$rs_design_edit.cc:492:handle_dangling_outs$756 ;
  output \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ;
  output \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ;
  output \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ;
  output \$auto$rs_design_edit.cc:879:execute$738 ;
  output \$auto$rs_design_edit.cc:879:execute$739 ;
  output \$auto$rs_design_edit.cc:879:execute$740 ;
  output \$auto$rs_design_edit.cc:879:execute$741 ;
  output \$auto$rs_design_edit.cc:879:execute$742 ;
  output \$auto$rs_design_edit.cc:879:execute$743 ;
  output \$auto$rs_design_edit.cc:879:execute$744 ;
  output \$auto$rs_design_edit.cc:879:execute$745 ;
  output \$auto$rs_design_edit.cc:879:execute$746 ;
  output \$auto$rs_design_edit.cc:879:execute$747 ;
  output \$auto$rs_design_edit.cc:879:execute$748 ;
  output \$auto$rs_design_edit.cc:879:execute$749 ;
  output \$auto$rs_design_edit.cc:879:execute$750 ;
  input \$iopadmap$channel_bond_sync_in ;
  input \$iopadmap$i1[0] ;
  input \$iopadmap$i1[1] ;
  input \$iopadmap$i1[2] ;
  input \$iopadmap$i1[3] ;
  input \$iopadmap$i2[0] ;
  input \$iopadmap$i2[1] ;
  input \$iopadmap$i2[2] ;
  input \$iopadmap$i2[3] ;
  input \$iopadmap$load_word ;
  input \$iopadmap$pll_clk ;
  input \$iopadmap$reset ;
  output channel_sync_out_wire;
  output \data_in[0] ;
  output \data_in[1] ;
  output \data_in[2] ;
  output \data_in[3] ;
  output output_enable;
  wire \$abc$709$new_new_n17__ ;
  wire \$auto$clkbufmap.cc:339:execute$717 ;
  wire \$auto$rs_design_edit.cc:492:handle_dangling_outs$754 ;
  wire \$auto$rs_design_edit.cc:492:handle_dangling_outs$755 ;
  wire \$auto$rs_design_edit.cc:492:handle_dangling_outs$756 ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ;
  wire \$auto$rs_design_edit.cc:879:execute$738 ;
  wire \$auto$rs_design_edit.cc:879:execute$739 ;
  wire \$auto$rs_design_edit.cc:879:execute$740 ;
  wire \$auto$rs_design_edit.cc:879:execute$741 ;
  wire \$auto$rs_design_edit.cc:879:execute$742 ;
  wire \$auto$rs_design_edit.cc:879:execute$743 ;
  wire \$auto$rs_design_edit.cc:879:execute$744 ;
  wire \$auto$rs_design_edit.cc:879:execute$745 ;
  wire \$auto$rs_design_edit.cc:879:execute$746 ;
  wire \$auto$rs_design_edit.cc:879:execute$747 ;
  wire \$auto$rs_design_edit.cc:879:execute$748 ;
  wire \$auto$rs_design_edit.cc:879:execute$749 ;
  wire \$auto$rs_design_edit.cc:879:execute$750 ;
  wire \$iopadmap$channel_bond_sync_in ;
  wire \$iopadmap$i1[0] ;
  wire \$iopadmap$i1[1] ;
  wire \$iopadmap$i1[2] ;
  wire \$iopadmap$i1[3] ;
  wire \$iopadmap$i2[0] ;
  wire \$iopadmap$i2[1] ;
  wire \$iopadmap$i2[2] ;
  wire \$iopadmap$i2[3] ;
  wire \$iopadmap$load_word ;
  wire \$iopadmap$pll_clk ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.40-15.61" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.40-15.61" *)
  wire channel_sync_out_wire;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.5-15.18" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire output_enable;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$264$auto$blifparse.cc:377:parse_blif$265  (
    .C(\$auto$clkbufmap.cc:339:execute$717 ),
    .D(1'h1),
    .E(1'h1),
    .Q(output_enable),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$710  (
    .A({ \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$711  (
    .A({ \$iopadmap$i2[1] , \$iopadmap$i1[1] , \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$712  (
    .A({ \$iopadmap$i2[2] , \$iopadmap$i1[2] , \$iopadmap$i2[1] , \$iopadmap$i1[1] , \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c0e8c0e8c0)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$713  (
    .A({ \$iopadmap$i1[0] , \$iopadmap$i2[0] , \$iopadmap$i2[1] , \$iopadmap$i2[2] , \$iopadmap$i1[2] , \$iopadmap$i1[1]  }),
    .Y(\$abc$709$new_new_n17__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$714  (
    .A({ \$abc$709$new_new_n17__ , \$iopadmap$i2[3] , \$iopadmap$i1[3]  }),
    .Y(\data_in[3] )
  );
  assign \$auto$rs_design_edit.cc:879:execute$744  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$743  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$742  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$741  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$740  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$739  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$738  = 1'h1;
  assign \$auto$rs_design_edit.cc:492:handle_dangling_outs$754  = \$iopadmap$channel_bond_sync_in ;
  assign \$auto$rs_design_edit.cc:879:execute$745  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$747  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$748  = 1'h1;
  assign \$auto$rs_design_edit.cc:879:execute$746  = 1'h1;
  assign \$auto$rs_design_edit.cc:492:handle_dangling_outs$755  = \$iopadmap$load_word ;
  assign \$auto$rs_design_edit.cc:879:execute$749  = 1'h1;
  assign \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751  = \$iopadmap$load_word ;
  assign \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752  = \$iopadmap$pll_clk ;
  assign \$auto$rs_design_edit.cc:492:handle_dangling_outs$756  = \$iopadmap$pll_clk ;
  assign \$auto$rs_design_edit.cc:879:execute$750  = 1'h1;
  assign \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753  = \$iopadmap$reset ;
endmodule
