verilog xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

sv xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

sv xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" \

verilog xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../TB_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/6960/hdl/ADDER_slave_stream_v1_0_S00_AXIS.v" \
"../../../bd/design_1/ipshared/6960/hdl/ADDER_master_stream_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/6960/hdl/ADDER_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6960/src/adder_IP.v" \
"../../../bd/design_1/ipshared/6960/hdl/ADDER.v" \
"../../../bd/design_1/ip/design_1_ADDER_0_0/sim/design_1_ADDER_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s02_mmu_0/sim/design_1_s02_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
