always @ (posedge clk) begin
    min <= a;  // Initialize min with a
    if (b < min) min <= b;
    if (c < min) min <= c;
    if (d < min) min <= d;
end

endmodule