<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_fu_248_p2" SOURCE="" VARIABLE="indvars_iv_next11534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln35_fu_154_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="icmp_ln35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="add_ln35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_172_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="icmp_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_257_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="select_ln35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11537_mid1_fu_178_p2" SOURCE="" VARIABLE="indvars_iv_next11537_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11537250_fu_184_p2" SOURCE="" VARIABLE="indvars_iv_next11537250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_190_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="select_ln35_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U1" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="mul_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_2_fu_264_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="select_ln35_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="xor_ln35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="icmp_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_282_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="and_ln35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_3_fu_202_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="select_ln35_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_dup_fu_288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="indvars_iv_next11534_dup" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln36_fu_294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="or_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_299_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_mid1_fu_307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" VARIABLE="indvars_iv_next11534_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_313_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U1" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="add_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln38_fu_359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="sub_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_325_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln38_1_fu_368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="add_ln38_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_333_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="add_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="add_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_3_fu_216_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_2096_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="icmp_ln48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_2102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="add_ln48_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_2114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="add_ln48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_2120_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:49" VARIABLE="icmp_ln49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_2126_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="select_ln48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_2134_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="select_ln48_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U6" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="mul_ln61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="mul_ln61_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_2176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" VARIABLE="add_ln48_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U8" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="mul_ln61_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_2204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_2222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_2265_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_4131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_4147_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_4662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_6044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_2_fu_7935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_8521_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_8563_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_13097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U30" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_2328_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_3_fu_2345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_2786_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_2796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_6048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_4_fu_6064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_6075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_6789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_6086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_5_fu_8599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_13_fu_10261_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_14_fu_10271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U31" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_142_fu_4689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U51" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_3566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:52" VARIABLE="empty_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_15_fu_3575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_6_fu_3592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_16_fu_4158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_17_fu_6090_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_7_fu_6809_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_18_fu_7416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_19_fu_6094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_8_fu_10988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="sub_ln61_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_20_fu_12039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" VARIABLE="add_ln61_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U72" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U73" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_7_fu_4777_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U93" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_8_fu_13162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_9_fu_13208_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_10_fu_13275_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_11_fu_13281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_12_fu_13321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_13_fu_13327_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_8649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_14_fu_13392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_15_fu_13432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_16_fu_13438_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_17_fu_13475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_18_fu_13481_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U282" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_fu_13555_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1_fu_13561_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_13571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_13581_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_4_fu_13591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_5_fu_13597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_13607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_13617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_13627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_8701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_13640_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_13650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_13660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_13_fu_13670_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_14_fu_13676_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_4829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_4839_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_4849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_13689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_6874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_13702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_21_fu_13712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_13718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_23_fu_13728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_24_fu_13738_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_25_fu_13744_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_13758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_13764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_13786_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1_fu_13794_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U9" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U10" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U32" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U33" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U52" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U53" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U74" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U75" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U94" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U95" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_143_fu_12113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U283" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_12157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_12162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_29_fu_12167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_30_fu_11109_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_31_fu_10382_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_32_fu_11115_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_33_fu_10387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_34_fu_11120_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_35_fu_12173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_36_fu_11125_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_37_fu_12179_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_38_fu_8033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_39_fu_8038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_40_fu_8751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_41_fu_8766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_42_fu_8785_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_43_fu_8791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_44_fu_8796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_45_fu_8802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_46_fu_8808_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_47_fu_8813_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_48_fu_8819_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_49_fu_12184_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_50_fu_8825_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_51_fu_13831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_52_fu_2881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_53_fu_13841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_54_fu_3654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_55_fu_4894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_56_fu_13853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_57_fu_13859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_58_fu_13864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_59_fu_13868_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_60_fu_6202_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_61_fu_6207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_62_fu_13877_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_63_fu_13885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_64_fu_13890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_65_fu_13900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_66_fu_13909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_67_fu_13915_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_68_fu_13920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_69_fu_13926_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_70_fu_13932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_71_fu_13938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_72_fu_13944_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_73_fu_13950_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_74_fu_13954_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_2_fu_13960_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_1_fu_13966_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_13980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_2_fu_13994_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_fu_14002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_3_fu_14008_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U11" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U12" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U34" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_19_fu_10421_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U54" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_14037_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_20_fu_14076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U76" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U96" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U97" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_11152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U284" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_76_fu_12231_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_77_fu_12246_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_78_fu_12251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_79_fu_11223_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_80_fu_11239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_81_fu_11244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_82_fu_11249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_83_fu_11254_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_84_fu_12257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_85_fu_11260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_86_fu_12263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_87_fu_8079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_88_fu_8084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_89_fu_8866_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_90_fu_8880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_91_fu_8898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_92_fu_8904_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_93_fu_8909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_94_fu_8915_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_95_fu_8921_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_96_fu_8925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_97_fu_8931_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_98_fu_12268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_99_fu_8937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_100_fu_14125_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_101_fu_10483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_102_fu_14135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_103_fu_14145_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_104_fu_14151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_105_fu_14161_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_106_fu_14170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_107_fu_14176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_108_fu_14181_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_109_fu_14187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_110_fu_6254_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_111_fu_6259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_112_fu_14196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_113_fu_14201_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_114_fu_14206_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_115_fu_14212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_116_fu_14216_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_117_fu_14222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_118_fu_14228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_119_fu_14233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_120_fu_14239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_121_fu_14245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_122_fu_14251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_123_fu_14257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_124_fu_14263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_125_fu_14267_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_4_fu_14273_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_2_fu_14279_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_1_fu_14293_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_4_fu_14307_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_1_fu_14315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_5_fu_14321_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U13" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_21_fu_14340_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_22_fu_14346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U35" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U36" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U55" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U56" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U77" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U78" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U98" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U99" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U285" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_127_fu_12315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_128_fu_12330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_129_fu_12335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_130_fu_11321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_131_fu_10531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_132_fu_11327_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_133_fu_10536_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_134_fu_11332_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_135_fu_12341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_136_fu_11337_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_137_fu_12347_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_138_fu_8992_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_139_fu_8998_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_140_fu_9002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_141_fu_9007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_142_fu_9015_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_143_fu_9021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_144_fu_9026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_145_fu_9032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_146_fu_9038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_147_fu_9043_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_148_fu_9049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_149_fu_12352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_150_fu_9055_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_151_fu_14400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_152_fu_14408_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_153_fu_14417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_154_fu_14422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_155_fu_5008_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_156_fu_5018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_157_fu_5024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_158_fu_5028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_159_fu_5033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_160_fu_14428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_161_fu_5039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_162_fu_14434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_163_fu_14442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_164_fu_14448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_165_fu_14453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_166_fu_14459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_167_fu_14474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_168_fu_14480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_169_fu_14484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_170_fu_14490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_171_fu_14496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_172_fu_14501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_173_fu_14507_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_174_fu_14513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_175_fu_14518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_176_fu_14524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_177_fu_14530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_178_fu_14534_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_6_fu_14540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_3_fu_14546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_2_fu_14560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_6_fu_14574_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_2_fu_14582_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_7_fu_14588_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U14" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_10559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U57" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U58" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U79" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U80" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_23_fu_14610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_144_fu_14641_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_24_fu_12374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_25_fu_12391_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_26_fu_14698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_180_fu_12451_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_181_fu_12461_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_182_fu_12467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_183_fu_8180_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_184_fu_12480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_185_fu_12486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_186_fu_12492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_187_fu_12497_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_188_fu_9106_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_189_fu_9116_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_190_fu_10618_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_191_fu_10624_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_192_fu_10634_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_193_fu_14724_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_194_fu_12503_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_195_fu_14730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_196_fu_14734_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_197_fu_4370_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_198_fu_5091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_199_fu_4376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_200_fu_5104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_201_fu_5114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_202_fu_5124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_203_fu_14742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_204_fu_14748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_205_fu_14758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_206_fu_14768_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_207_fu_14778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_208_fu_14788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_209_fu_14794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_210_fu_14800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_211_fu_14806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_212_fu_14811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_8_fu_14816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_4_fu_14822_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_3_fu_14836_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_8_fu_14850_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_3_fu_14858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_9_fu_14864_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U15" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U16" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U38" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U39" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U59" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U60" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U81" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U82" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U286" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_214_fu_12551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_215_fu_12566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_216_fu_12571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_217_fu_11410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_218_fu_10692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_219_fu_11415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_220_fu_10697_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_221_fu_11420_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_222_fu_12577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_223_fu_11425_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_224_fu_12583_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_225_fu_8228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_226_fu_8233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_227_fu_9158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_228_fu_9166_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_229_fu_9181_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_230_fu_9186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_231_fu_9191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_232_fu_9196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_233_fu_9202_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_234_fu_9206_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_235_fu_9212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_236_fu_12588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_237_fu_9218_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_238_fu_14894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_239_fu_2999_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_240_fu_3015_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_241_fu_3021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_242_fu_5165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_243_fu_5180_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_244_fu_5185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_245_fu_5189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_246_fu_5194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_247_fu_3027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_248_fu_5200_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_249_fu_14898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_250_fu_6336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_251_fu_6341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_252_fu_14905_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_253_fu_14913_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_254_fu_14928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_255_fu_14934_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_256_fu_14939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_257_fu_14945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_258_fu_14951_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_259_fu_14956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_260_fu_14962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_261_fu_14968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_262_fu_14972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_263_fu_14978_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_264_fu_14984_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_265_fu_14988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_10_fu_14994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_5_fu_15000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_4_fu_15014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_10_fu_15028_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_4_fu_15036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_11_fu_15042_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U17" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U18" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_27_fu_5233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_28_fu_5250_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_29_fu_5285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U61" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_30_fu_5320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_31_fu_6372_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_32_fu_9249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_267_fu_12636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_268_fu_12650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_269_fu_11478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_270_fu_11487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_271_fu_11493_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_272_fu_11499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_273_fu_11504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_274_fu_12656_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_275_fu_11510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_276_fu_12662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_277_fu_9319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_278_fu_9325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_279_fu_9330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_280_fu_9336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_281_fu_9341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_282_fu_9351_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_283_fu_9356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_284_fu_9362_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_285_fu_9367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_286_fu_9373_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_287_fu_12667_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_288_fu_9379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_289_fu_15056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_290_fu_5376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_291_fu_5386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_292_fu_5392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_293_fu_5402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_294_fu_5412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_295_fu_5422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_296_fu_6434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_297_fu_6443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_298_fu_6448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_299_fu_15066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_300_fu_15072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_301_fu_15082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_302_fu_15091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_303_fu_6454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_303" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_304_fu_15097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_305_fu_15103_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_306_fu_15108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_307_fu_15113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_308_fu_15119_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_309_fu_15123_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_12_fu_15128_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_6_fu_15134_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_5_fu_15148_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_12_fu_15162_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_5_fu_15170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_13_fu_15176_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_33_fu_9401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_34_fu_3060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_3096_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U62" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_145_fu_5441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U83" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U84" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_35_fu_6474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_36_fu_6480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_37_fu_15195_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_38_fu_11531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_39_fu_9439_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_40_fu_9465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U287" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_311_fu_12714_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_312_fu_12730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_313_fu_12736_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_314_fu_11596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_315_fu_11602_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_316_fu_11612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_317_fu_11618_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_318_fu_12742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_319_fu_11624_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_320_fu_12748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_321_fu_8329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_322_fu_9511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_323_fu_9521_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_324_fu_9527_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_325_fu_9537_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_326_fu_9546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_327_fu_9552_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_328_fu_9557_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_329_fu_9563_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_330_fu_12753_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_331_fu_9569_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_332_fu_15238_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_333_fu_3136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_334_fu_3142_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_335_fu_5487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_336_fu_5497_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_337_fu_5503_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_338_fu_5509_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_339_fu_6520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_340_fu_6530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_341_fu_15248_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_342_fu_15258_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_343_fu_15264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_344_fu_15274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_345_fu_15280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_346_fu_15285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_347_fu_15291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_348_fu_15295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_14_fu_15300_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_7_fu_15306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_6_fu_15320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_14_fu_15334_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_6_fu_15342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_15_fu_15348_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U19" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U20" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U43" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U63" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_41_fu_3848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_42_fu_3870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U85" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U86" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_43_fu_5530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_44_fu_9575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_45_fu_9581_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_46_fu_9613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U288" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_350_fu_12800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_350" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_351_fu_12815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_352_fu_12820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_353_fu_11682_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_354_fu_7792_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_355_fu_11688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_356_fu_7797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_357_fu_11694_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_357" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_358_fu_12826_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_359_fu_11699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_360_fu_12832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_361_fu_8387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_362_fu_8393_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_363_fu_9633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_364_fu_9637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_365_fu_3187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_366_fu_9650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_367_fu_9660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_368_fu_9664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_369_fu_12837_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_370_fu_9670_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_371_fu_15381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_372_fu_3890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_373_fu_3900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_374_fu_4495_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_375_fu_5573_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_376_fu_5579_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_377_fu_5584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_377" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_378_fu_5590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_379_fu_15388_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_380_fu_7197_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_381_fu_7203_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_382_fu_15393_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_383_fu_15411_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_384_fu_15417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_384" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_385_fu_15427_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_386_fu_15437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_387_fu_15443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_388_fu_15447_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_388" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_389_fu_15453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_390_fu_15459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_391_fu_15463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_392_fu_15469_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_393_fu_15475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_394_fu_15479_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_16_fu_15485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_8_fu_15491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_7_fu_15505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_16_fu_15519_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_7_fu_15527_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_17_fu_15533_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_47_fu_15541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U44" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U45" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_3906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_48_fu_15575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_49_fu_15609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_50_fu_15640_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_15671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_51_fu_15705_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_15725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_15771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_52_fu_15791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_146_fu_18615_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_18665_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_53_fu_18696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_18746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_54_fu_15823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_396_fu_18766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_397_fu_18772_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_398_fu_18782_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_399_fu_18788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_400_fu_18798_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_401_fu_15843_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_402_fu_15853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_403_fu_15863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_404_fu_15873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_404" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_405_fu_15883_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_406_fu_15893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_407_fu_18811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_408_fu_15899_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_409_fu_15909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_410_fu_15919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_411_fu_15929_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_411" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_412_fu_15939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_413_fu_15945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_414_fu_9688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_414" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_415_fu_11734_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_416_fu_11744_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_417_fu_11750_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_418_fu_11760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_419_fu_11770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_420_fu_15958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_18_fu_18820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_18_fu_18846_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_19_fu_18854_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U21" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U22" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U46" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U47" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U64" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U65" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U87" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U88" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U289" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_422_fu_12881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_423_fu_12897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_424_fu_12902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_425_fu_11824_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_426_fu_10832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_427_fu_11830_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_428_fu_10837_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_429_fu_11836_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_430_fu_12908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_431_fu_11841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_431" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_432_fu_12914_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_433_fu_8441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_434_fu_8446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_435_fu_9733_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_436_fu_9747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_437_fu_9755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_438_fu_9761_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_438" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_439_fu_9766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_440_fu_9772_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_441_fu_9778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_442_fu_9782_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_443_fu_9788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_444_fu_12919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_445_fu_9794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_446_fu_15980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_447_fu_3271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_448_fu_3280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_449_fu_3285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_450_fu_5627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_451_fu_5641_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_452_fu_5646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_453_fu_5650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_454_fu_5655_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_455_fu_3291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_456_fu_5661_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_457_fu_15984_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_458_fu_6604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_458" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_459_fu_6609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_460_fu_15988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_461_fu_15992_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_462_fu_16006_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_463_fu_16012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_464_fu_16016_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_465_fu_16022_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_465" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_466_fu_16028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_467_fu_16032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_467" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_468_fu_16038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_469_fu_16044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_470_fu_16048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_471_fu_16054_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_472_fu_16060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_473_fu_16064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_20_fu_16070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_9_fu_16076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_8_fu_16090_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_20_fu_16104_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_8_fu_16112_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_21_fu_16118_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U23" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U24" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_55_fu_3312_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_56_fu_3318_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U66" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U67" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U89" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_5680_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_57_fu_5712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_58_fu_5744_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_147_fu_7271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_16155_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_59_fu_16194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U290" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_475_fu_12971_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_476_fu_12977_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_477_fu_12982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_478_fu_11886_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_479_fu_8484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_480_fu_11895_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_481_fu_11904_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_482_fu_12988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_483_fu_11910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_484_fu_12994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_485_fu_16251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_485" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_486_fu_16257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_487_fu_10881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_488_fu_3338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_489_fu_16276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_490_fu_16286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_491_fu_16291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_492_fu_12999_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_492" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_493_fu_16297_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_494_fu_16303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_495_fu_4579_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_496_fu_4585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_497_fu_5767_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_498_fu_5773_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_499_fu_5783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_500_fu_5793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_501_fu_7314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_501" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_502_fu_7320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_503_fu_16314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_504_fu_16324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_505_fu_16334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_506_fu_16344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_507_fu_16353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_508_fu_16358_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_509_fu_16364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_510_fu_16369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_22_fu_16375_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_10_fu_16381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_9_fu_16395_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_22_fu_16409_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_9_fu_16417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_23_fu_16423_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U25" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U26" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U48" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U49" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U68" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U69" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U90" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U91" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U291" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U292" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U293" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U294" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_512_fu_16515_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_512" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_513_fu_16521_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_514_fu_13026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_515_fu_11939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_516_fu_11944_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_517_fu_16534_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_518_fu_16539_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_519_fu_16543_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_519" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_520_fu_9908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_521_fu_9917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_522_fu_9922_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_523_fu_9932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_524_fu_9942_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_525_fu_9948_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_526_fu_9953_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_527_fu_9958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_528_fu_9964_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_529_fu_9970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_530_fu_9976_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_531_fu_16549_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_532_fu_9982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_533_fu_16555_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_534_fu_3390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_535_fu_3399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_536_fu_3404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_537_fu_5841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_538_fu_5846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_539_fu_5856_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_539" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_540_fu_5864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_541_fu_3410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_542_fu_5870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_543_fu_16560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_544_fu_6682_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_545_fu_6687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_546_fu_16564_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_546" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_547_fu_16569_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_548_fu_16574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_549_fu_16584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_550_fu_16592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_550" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_551_fu_16598_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_552_fu_16602_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_553_fu_16608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_554_fu_16614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_555_fu_16618_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_556_fu_16624_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_557_fu_16630_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_558_fu_16635_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_24_fu_16641_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_11_fu_16647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_10_fu_16661_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_24_fu_16675_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_10_fu_16683_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_25_fu_16689_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U27" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U28" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U50" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U70" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_5897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U71" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U92" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U295" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U296" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U297" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U298" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U299" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U300" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U301" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U302" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U303" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U304" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U305" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U306" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U307" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U308" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U309" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_560_fu_19010_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_561_fu_19020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_562_fu_19026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_563_fu_19032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_564_fu_19042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_565_fu_19048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_566_fu_19058_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_566" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_567_fu_19064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_568_fu_16845_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_569_fu_16851_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_570_fu_16861_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_571_fu_16875_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_572_fu_16880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_573_fu_16885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_573" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_574_fu_16891_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_575_fu_16897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_576_fu_19070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_577_fu_16903_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_578_fu_19076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_579_fu_4087_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_580_fu_4092_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_581_fu_4097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_582_fu_5957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_583_fu_5970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_584_fu_5976_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_585_fu_5982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_586_fu_4102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_587_fu_5988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_588_fu_19081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_589_fu_6734_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_590_fu_6740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_591_fu_19088_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_591" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_592_fu_19094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_593_fu_19104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_593" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_594_fu_19108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_595_fu_19117_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_596_fu_19123_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_597_fu_19129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_598_fu_19133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_599_fu_19139_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_599" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_600_fu_19145_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_601_fu_19150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_26_fu_19156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_12_fu_19162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_11_fu_19176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_26_fu_19190_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_11_fu_19198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_27_fu_19204_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_10004_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_10024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_60_fu_5994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_19223_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_61_fu_19254_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_62_fu_19285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_148_fu_16920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_17_fu_19319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_18_fu_19350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_63_fu_19381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_64_fu_16936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_149_fu_16963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_65_fu_16979_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_66_fu_16985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U310" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U311" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_17012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_67_fu_19463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_20_fu_19494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U312" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_150_fu_19544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_68_fu_19580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_603_fu_19600_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_604_fu_19606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_605_fu_19616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_606_fu_19622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_607_fu_19632_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_608_fu_19642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_609_fu_19652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_610_fu_10047_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_611_fu_10057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_612_fu_10067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_613_fu_19665_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_614_fu_19675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_615_fu_19685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_616_fu_19691_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_617_fu_19701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_617" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_618_fu_19711_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_619_fu_19721_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_620_fu_19731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_621_fu_19741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_622_fu_19747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_623_fu_10917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_624_fu_7919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_625_fu_10930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_626_fu_19760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_626" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_627_fu_19766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_28_fu_19776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_28_fu_19798_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_29_fu_19806_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U29" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_303" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_69_fu_3470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U313" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_70_fu_19840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_71_fu_17028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_72_fu_17056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_73_fu_17072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_74_fu_17078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_75_fu_17109_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_76_fu_17129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_77_fu_17135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_21_fu_17177_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_78_fu_17212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_22_fu_17243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_79_fu_17263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_80_fu_17290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_81_fu_17306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_629_fu_19971_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_630_fu_19977_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_631_fu_19987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_632_fu_19997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_633_fu_20007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_634_fu_20017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_635_fu_20023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_636_fu_20033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_637_fu_20039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_637" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_638_fu_20049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_638" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_639_fu_20059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_639" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_640_fu_20069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_640" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_641_fu_17326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_641" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_642_fu_17336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_642" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_643_fu_17346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_643" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_644_fu_17352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_644" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_645_fu_17362_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_645" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_646_fu_17372_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_646" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_647_fu_13039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_647" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_648_fu_13049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_648" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_649_fu_11957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_649" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_650_fu_7400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_650" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_651_fu_11970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_651" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_652_fu_13062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_652" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_653_fu_17381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_653" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_30_fu_20082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_30_fu_20104_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_31_fu_20112_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_10073_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_82_fu_3486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_151_fu_10936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_2_fu_17396_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_152_fu_17416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_83_fu_6746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_3_fu_17439_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_24_fu_20138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_84_fu_20158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_85_fu_17455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_86_fu_17486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_87_fu_17517_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_88_fu_17548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_89_fu_10092_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_90_fu_17571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_91_fu_17606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_153_fu_17637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_154_fu_20209_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_92_fu_20229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_155_fu_20260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_93_fu_20280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_94_fu_20286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_95_fu_17657_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_96_fu_17663_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_655_fu_20306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_655" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_656_fu_20312_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_656" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_657_fu_17683_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_657" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_658_fu_20322_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_658" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_659_fu_20327_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_659" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_660_fu_17689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_660" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_661_fu_17699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_661" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_662_fu_17709_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_662" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_663_fu_17719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_663" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_664_fu_17725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_664" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_665_fu_17735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_665" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_666_fu_20340_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_666" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_667_fu_17741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_667" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_668_fu_17747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_668" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_669_fu_20353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_669" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_670_fu_20363_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_670" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_671_fu_20369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_671" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_672_fu_20375_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_672" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_673_fu_17753_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_673" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_674_fu_17759_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_674" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_675_fu_17769_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_675" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_676_fu_10108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_676" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_677_fu_17778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_677" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_678_fu_17788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_678" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_679_fu_20388_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_679" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_32_fu_20398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_32_fu_20424_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_33_fu_20432_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_156_fu_17794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_97_fu_10952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_98_fu_17831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_99_fu_17851_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_157_fu_20443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_158_fu_20463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_100_fu_17888_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_101_fu_17904_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_102_fu_17910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_4_fu_17930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_103_fu_17962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_104_fu_17982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_105_fu_20531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_106_fu_20551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_107_fu_20557_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_108_fu_20588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_109_fu_20619_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_681_fu_20639_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_681" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_682_fu_20649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_682" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_683_fu_20659_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_683" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_684_fu_20665_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_684" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_685_fu_20675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_685" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_686_fu_17998_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_686" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_687_fu_18008_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_687" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_688_fu_20688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_688" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_689_fu_20698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_689" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_690_fu_20708_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_690" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_691_fu_20718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_691" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_692_fu_20728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_692" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_693_fu_20734_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_693" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_694_fu_18014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_694" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_695_fu_18024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_695" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_696_fu_20747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_696" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_697_fu_18030_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_697" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_698_fu_18036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_698" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_699_fu_6770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_699" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_700_fu_4115_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_700" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_701_fu_6783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_701" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_702_fu_18049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_702" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_703_fu_20756_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_703" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_34_fu_20766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_34_fu_20792_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_35_fu_20800_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_25_fu_10126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_110_fu_18066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_111_fu_18072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_112_fu_20850_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_705_fu_21406_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_705" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_706_fu_21422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_706" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_707_fu_21428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_707" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_708_fu_21448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_708" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_709_fu_21454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_709" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_710_fu_21460_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_710" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_711_fu_21466_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_711" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_712_fu_21472_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_712" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_713_fu_21478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_713" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_714_fu_21484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_714" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_715_fu_21490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_715" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_716_fu_21496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_716" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_717_fu_21506_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_717" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_718_fu_21520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_718" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_719_fu_21529_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_719" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_720_fu_21535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_720" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_721_fu_21541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_721" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_722_fu_21547_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_722" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_723_fu_21553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_723" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_724_fu_21559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_724" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_725_fu_21565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_725" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_726_fu_21571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_726" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_727_fu_21674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_727" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_728_fu_21577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_728" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_729_fu_21583_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_729" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_730_fu_21589_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_730" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_731_fu_21599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_731" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_732_fu_21605_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_732" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_733_fu_21611_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_733" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_734_fu_21617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_734" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_735_fu_21681_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_735" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_736_fu_21686_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_736" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_737_fu_21692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_737" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_738_fu_21696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_738" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_739_fu_21633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_739" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_740_fu_21704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_740" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_741_fu_21710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_741" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_742_fu_21716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_742" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_743_fu_21722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_743" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_744_fu_21727_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_744" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_745_fu_21732_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_745" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_746_fu_21738_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_746" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_747_fu_21742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_747" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_748_fu_21748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_748" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_749_fu_21754_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_749" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_750_fu_21758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_750" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_36_fu_21764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_13_fu_21770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_12_fu_21784_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_36_fu_21798_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_12_fu_21806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_37_fu_21812_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_349" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_350" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_357" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_752_fu_22546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_752" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_753_fu_22556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_753" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_754_fu_22562_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_754" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_755_fu_22572_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_755" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_756_fu_22591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_756" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_757_fu_22597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_757" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_758_fu_22603_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_758" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_759_fu_22609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_759" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_760_fu_22615_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_760" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_761_fu_22621_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_761" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_762_fu_22627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_762" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_763_fu_22178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_763" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_764_fu_22194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_764" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_765_fu_22200_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_765" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_766_fu_22206_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_766" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_767_fu_22216_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_767" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_768_fu_22222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_768" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_769_fu_22228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_769" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_770_fu_22234_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_770" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_771_fu_22240_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_771" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_772_fu_22246_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_772" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_773_fu_22252_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_773" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_774_fu_22633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_774" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_775_fu_22258_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_775" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_776_fu_22639_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_776" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_777_fu_22274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_777" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_778_fu_22280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_778" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_779_fu_22286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_779" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_780_fu_22292_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_780" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_781_fu_22318_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_781" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_782_fu_22324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_782" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_783_fu_22330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_783" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_784_fu_22336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_784" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_785_fu_22342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_785" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_786_fu_22348_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_786" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_787_fu_22644_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_787" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_788_fu_22368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_788" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_789_fu_22374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_789" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_790_fu_22648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_790" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_791_fu_22656_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_791" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_792_fu_22671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_792" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_793_fu_22677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_793" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_794_fu_22682_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_794" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_795_fu_22688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_795" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_796_fu_22694_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_796" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_797_fu_22698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_797" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_798_fu_22704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_798" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_799_fu_22710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_799" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_800_fu_22714_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_800" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_801_fu_22720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_801" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_802_fu_22726_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_802" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_803_fu_22731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_803" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_38_fu_22737_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_14_fu_22743_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_13_fu_22757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_38_fu_22771_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_13_fu_22779_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_39_fu_22785_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_113_fu_20866_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_377" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_114_fu_18099_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_115_fu_18126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_26_fu_18153_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_384" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_805_fu_23359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_805" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_806_fu_23369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_806" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_807_fu_23379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_807" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_808_fu_23389_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_808" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_809_fu_23395_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_809" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_810_fu_23405_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_810" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_811_fu_23050_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_811" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_812_fu_23056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_812" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_813_fu_23414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_813" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_814_fu_23424_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_814" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_815_fu_23434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_815" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_816_fu_23443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_816" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_817_fu_23449_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_817" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_818_fu_23455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_818" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_819_fu_23461_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_819" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_820_fu_23467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_820" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_821_fu_23072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_821" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_822_fu_23082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_822" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_823_fu_23088_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_823" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_824_fu_23104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_824" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_825_fu_23110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_825" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_826_fu_23120_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_826" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_827_fu_23126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_827" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_828_fu_23132_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_828" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_829_fu_23138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_829" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_830_fu_23473_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_830" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_831_fu_23144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_831" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_832_fu_23483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_832" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_833_fu_23150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_833" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_834_fu_23492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_834" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_835_fu_23502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_835" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_836_fu_23512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_836" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_837_fu_23517_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_837" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_838_fu_23523_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_838" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_839_fu_23527_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_839" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_840_fu_23533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_840" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_841_fu_23539_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_841" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_842_fu_23545_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_842" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_40_fu_23551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_15_fu_23557_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_14_fu_23571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_40_fu_23585_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_14_fu_23593_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_41_fu_23599_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_388" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_395" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_404" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_116_fu_24149_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_117_fu_24167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_411" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_118_fu_20894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_844_fu_24324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_844" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_845_fu_24338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_845" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_846_fu_24344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_846" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_847_fu_24368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_847" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_848_fu_24378_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_848" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_849_fu_24384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_849" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_850_fu_24390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_850" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_851_fu_24396_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_851" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_852_fu_24402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_852" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_853_fu_24412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_853" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_854_fu_24422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_854" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_855_fu_24428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_855" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_856_fu_24434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_856" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_857_fu_24448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_857" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_858_fu_24454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_858" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_859_fu_24459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_859" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_860_fu_24465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_860" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_861_fu_24471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_861" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_862_fu_24477_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_862" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_863_fu_24483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_863" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_864_fu_24489_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_864" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_865_fu_24495_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_865" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_866_fu_23823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_866" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_867_fu_23833_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_867" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_868_fu_23839_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_868" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_869_fu_23849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_869" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_870_fu_23855_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_870" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_871_fu_23861_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_871" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_872_fu_23867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_872" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_873_fu_23873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_873" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_874_fu_23879_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_874" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_875_fu_23885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_875" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_876_fu_24501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_876" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_877_fu_23901_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_877" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_878_fu_23917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_878" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_879_fu_24505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_879" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_880_fu_24519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_880" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_881_fu_24525_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_881" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_882_fu_24535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_882" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_883_fu_24544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_883" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_884_fu_24550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_884" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_885_fu_24554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_885" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_886_fu_24560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_886" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_887_fu_24566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_887" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_888_fu_24570_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_888" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_889_fu_24576_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_889" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_890_fu_24582_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_890" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_891_fu_24588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_891" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_42_fu_24594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_16_fu_24600_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_15_fu_24614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_42_fu_24628_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_15_fu_24636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_43_fu_24642_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_414" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_421" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_28_1_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_431" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_438" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_893_fu_25196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_893" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_894_fu_25212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_894" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_895_fu_25218_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_895" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_896_fu_25244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_896" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_897_fu_25264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_897" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_898_fu_25270_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_898" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_899_fu_25276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_899" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_900_fu_25282_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_900" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_901_fu_25288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_901" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_902_fu_25294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_902" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_903_fu_25300_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_903" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_904_fu_25326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_904" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_905_fu_25342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_905" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_906_fu_25348_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_906" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_907_fu_25374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_907" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_908_fu_25390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_908" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_909_fu_25395_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_909" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_910_fu_25401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_910" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_911_fu_25406_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_911" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_912_fu_25412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_912" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_913_fu_25418_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_913" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_914_fu_25424_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_914" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_915_fu_25430_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_915" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_916_fu_25436_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_916" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_917_fu_25442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_917" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_918_fu_24800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_918" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_919_fu_24816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_919" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_920_fu_24822_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_920" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_921_fu_25448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_921" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_922_fu_25462_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_922" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_923_fu_25467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_923" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_924_fu_25471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_924" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_925_fu_25476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_925" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_926_fu_24858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_926" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_927_fu_25482_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_927" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_928_fu_25488_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_928" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_929_fu_25513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_929" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_930_fu_25519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_930" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_931_fu_25525_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_931" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_932_fu_25550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_932" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_933_fu_25566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_933" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_934_fu_25572_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_934" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_935_fu_25578_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_935" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_936_fu_25584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_936" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_937_fu_25590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_937" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_938_fu_25595_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_938" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_939_fu_25601_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_939" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_940_fu_25607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_940" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_941_fu_25612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_941" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_942_fu_25618_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_942" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_943_fu_25624_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_943" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_944_fu_25630_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_944" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_44_fu_25636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_17_fu_25642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_16_fu_25656_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_44_fu_25670_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_16_fu_25678_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_45_fu_25684_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_27_fu_18169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_28_fu_18192_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_29_fu_18212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_119_fu_18232_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_120_fu_11987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_30_fu_18251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_121_fu_18271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_122_fu_18291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_5_fu_18311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_123_fu_18331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_6_fu_25715_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_124_fu_20910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_946_fu_25757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_946" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_947_fu_25763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_947" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_948_fu_18351_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_948" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_949_fu_18361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_949" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_950_fu_25776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_950" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_951_fu_25786_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_951" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_952_fu_25796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_952" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_953_fu_18367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_953" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_954_fu_18377_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_954" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_955_fu_25805_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_955" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_956_fu_25815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_956" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_957_fu_18383_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_957" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_958_fu_18389_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_958" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_959_fu_18399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_959" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_960_fu_18409_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_960" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_961_fu_18415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_961" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_962_fu_10152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_962" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_963_fu_10162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_963" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_964_fu_12010_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_964" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_965_fu_4646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_965" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_966_fu_12023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_966" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_967_fu_12033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_967" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_968_fu_18428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_968" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_46_fu_25824_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_46_fu_25850_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_47_fu_25858_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_125_fu_18458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_458" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_465" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_970_fu_26576_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_970" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_971_fu_26592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_971" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_972_fu_26598_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_972" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_973_fu_26604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_973" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_974_fu_26239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_974" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_975_fu_26610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_975" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_976_fu_26245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_976" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_977_fu_26615_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_977" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_978_fu_26620_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_978" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_979_fu_26626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_979" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_980_fu_26631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_980" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_981_fu_26271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_981" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_982_fu_26281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_982" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_983_fu_26287_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_983" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_984_fu_26303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_984" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_985_fu_26309_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_985" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_986_fu_26319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_986" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_987_fu_26325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_987" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_988_fu_26331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_988" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_989_fu_26337_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_989" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_990_fu_26343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_990" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_991_fu_26637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_991" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_992_fu_26349_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_992" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_993_fu_26643_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_993" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_994_fu_26355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_994" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_995_fu_26371_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_995" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_996_fu_26377_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_996" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_997_fu_26397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_997" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_998_fu_26416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_998" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_999_fu_26422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_999" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1000_fu_26428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1000" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1001_fu_26434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1001" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1002_fu_26440_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1002" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1003_fu_26446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1003" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1004_fu_26648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1004" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1005_fu_26652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1005" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1006_fu_26658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1006" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1007_fu_26662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1007" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1008_fu_26671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1008" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1009_fu_26677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1009" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1010_fu_26687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1010" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1011_fu_26696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1011" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1012_fu_26702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1012" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1013_fu_26707_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1013" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1014_fu_26713_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1014" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1015_fu_26719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1015" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1016_fu_26723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1016" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1017_fu_26729_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1017" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1018_fu_26735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1018" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1019_fu_26740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1019" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_48_fu_26746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_18_fu_26752_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_17_fu_26766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_48_fu_26780_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_17_fu_26788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_49_fu_26794_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_467" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_474" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_485" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_492" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1021_fu_27368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1021" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1022_fu_27384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1022" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1023_fu_27390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1023" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1024_fu_27410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1024" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1025_fu_27426_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1025" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1026_fu_27431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1026" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1027_fu_27437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1027" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1028_fu_27442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1028" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1029_fu_27448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1029" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1030_fu_27454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1030" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1031_fu_27460_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1031" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1032_fu_27476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1032" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1033_fu_27482_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1033" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1034_fu_27487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1034" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1035_fu_27502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1035" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1036_fu_27508_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1036" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1037_fu_27518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1037" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1038_fu_27524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1038" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1039_fu_27530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1039" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1040_fu_27535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1040" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1041_fu_27541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1041" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1042_fu_27547_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1042" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1043_fu_27553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1043" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1044_fu_27559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1044" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1045_fu_27095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1045" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1046_fu_27101_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1046" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1047_fu_27107_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1047" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1048_fu_27113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1048" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1049_fu_27574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1049" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1050_fu_27580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1050" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1051_fu_27584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1051" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1052_fu_27129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1052" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1053_fu_27135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1053" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1054_fu_27593_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1054" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1055_fu_27598_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1055" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1056_fu_27613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1056" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1057_fu_27619_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1057" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1058_fu_27623_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1058" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1059_fu_27629_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1059" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1060_fu_27635_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1060" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1061_fu_27640_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1061" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1062_fu_27646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1062" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1063_fu_27652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1063" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1064_fu_27657_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1064" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1065_fu_27663_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1065" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1066_fu_27669_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1066" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1067_fu_27675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1067" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_50_fu_27681_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_19_fu_27687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_18_fu_27701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_50_fu_27715_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_18_fu_27723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_51_fu_27729_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_501" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_126_fu_20937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_127_fu_18485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_511" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_512" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_128_fu_20953_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_129_fu_20959_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_130_fu_23937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_131_fu_23954_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1069_fu_23974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1069" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1070_fu_28285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1070" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1071_fu_28295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1071" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1072_fu_28305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1072" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1073_fu_28311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1073" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1074_fu_28317_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1074" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1075_fu_28323_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1075" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1076_fu_28329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1076" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1077_fu_28334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1077" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1078_fu_28340_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1078" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1079_fu_28346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1079" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1080_fu_28356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1080" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1081_fu_28370_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1081" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1082_fu_28376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1082" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1083_fu_28386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1083" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1084_fu_28396_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1084" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1085_fu_28402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1085" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1086_fu_28408_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1086" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1087_fu_28414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1087" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1088_fu_28420_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1088" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1089_fu_28426_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1089" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1090_fu_27928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1090" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1091_fu_27934_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1091" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1092_fu_27940_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1092" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1093_fu_27946_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1093" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1094_fu_28444_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1094" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1095_fu_28450_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1095" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1096_fu_28455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1096" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1097_fu_27952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1097" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1098_fu_27962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1098" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1099_fu_28464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1099" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1100_fu_28474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1101_fu_28484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1102_fu_28490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1103_fu_28499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1104_fu_28505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1105_fu_28511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1106_fu_28516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1107_fu_28522_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1108_fu_28528_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1109_fu_28534_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_52_fu_28540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_20_fu_28546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_19_fu_28560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_52_fu_28574_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_19_fu_28582_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_53_fu_28588_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_132_fu_10190_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_519" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_539" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1111_fu_29140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1112_fu_29156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1113_fu_29162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1114_fu_29188_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1115_fu_29214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1116_fu_29220_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1117_fu_29226_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1118_fu_29232_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1119_fu_29238_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1120_fu_29244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1121_fu_29250_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1122_fu_29270_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1123_fu_29286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1124_fu_29292_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1125_fu_29318_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1126_fu_29334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1127_fu_29339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1128_fu_29345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1129_fu_29350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1130_fu_29356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1131_fu_29362_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1132_fu_29368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1133_fu_29374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1134_fu_29380_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1135_fu_29386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1136_fu_28751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1137_fu_28757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1138_fu_28763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1139_fu_28789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1140_fu_28799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1141_fu_28805_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1142_fu_28811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1143_fu_28817_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1144_fu_28823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1145_fu_28828_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1146_fu_29392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1147_fu_29416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1148_fu_29422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1149_fu_29428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1150_fu_29453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1151_fu_29459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1152_fu_29469_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1153_fu_29479_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1154_fu_29485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1155_fu_29490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1156_fu_29496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1157_fu_29502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1158_fu_29506_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1159_fu_29512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1160_fu_29518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1161_fu_29524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_54_fu_29530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_21_fu_29536_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_20_fu_29550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_54_fu_29564_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_20_fu_29572_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_55_fu_29578_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_546" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_550" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_559" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_566" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1163_fu_30383_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1164_fu_30398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1165_fu_30403_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1166_fu_30016_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1167_fu_30036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1168_fu_30042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1169_fu_30048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1170_fu_30054_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1171_fu_30409_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1172_fu_30060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1173_fu_30415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1174_fu_30086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1175_fu_30102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1176_fu_30108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1177_fu_30124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1178_fu_30130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1179_fu_30136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1180_fu_30142_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1181_fu_30147_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1182_fu_30153_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1183_fu_30159_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1184_fu_30165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1185_fu_30420_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1186_fu_30171_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1187_fu_30425_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1188_fu_30190_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1189_fu_30196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1190_fu_30202_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1191_fu_30217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1192_fu_30243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1193_fu_30249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1194_fu_30255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1195_fu_30261_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1196_fu_30267_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1197_fu_30272_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1198_fu_30430_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1199_fu_30288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1200_fu_30294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1201_fu_30434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1202_fu_30439_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1203_fu_30453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1204_fu_30459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1205_fu_30463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1206_fu_30469_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1207_fu_30475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1208_fu_30479_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1209_fu_30485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1210_fu_30491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1211_fu_30495_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1212_fu_30501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1213_fu_30507_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1214_fu_30512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_56_fu_30518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_22_fu_30524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_21_fu_30538_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_56_fu_30552_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_21_fu_30560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_57_fu_30566_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_573" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_133_fu_20975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_134_fu_6010_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_135_fu_6028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_591" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1216_fu_31158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1217_fu_31174_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1218_fu_31180_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1219_fu_31186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1220_fu_31196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1221_fu_31205_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1222_fu_31209_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1223_fu_31215_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1224_fu_31221_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1225_fu_31227_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1226_fu_30921_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1227_fu_30935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1228_fu_30941_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1229_fu_30951_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1230_fu_30961_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1231_fu_30967_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1232_fu_30973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1233_fu_30979_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1234_fu_31233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1235_fu_30985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1236_fu_31239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1237_fu_30991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1238_fu_30997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1239_fu_31003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1240_fu_31013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1241_fu_31019_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1242_fu_31250_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1243_fu_31025_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1244_fu_31031_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1245_fu_31262_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1246_fu_31268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1247_fu_31278_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1248_fu_31288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1249_fu_31297_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1250_fu_31303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1251_fu_31309_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1252_fu_31313_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1253_fu_31319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1254_fu_31325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1255_fu_31330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_58_fu_31336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_23_fu_31342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_22_fu_31356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_58_fu_31370_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_22_fu_31378_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_59_fu_31384_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_593" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_599" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_602" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_617" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1257_fu_32033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1258_fu_32049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1259_fu_32055_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1260_fu_32081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1261_fu_32097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1262_fu_32102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1263_fu_32108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1264_fu_32113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1265_fu_32119_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1266_fu_32125_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1267_fu_32131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1268_fu_32147_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1269_fu_32152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1270_fu_32157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1271_fu_32182_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1272_fu_32198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1273_fu_32203_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1274_fu_32209_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1275_fu_32214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1276_fu_32220_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1277_fu_32225_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1278_fu_32231_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1279_fu_32237_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1280_fu_32243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1281_fu_32249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1282_fu_31684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1283_fu_31704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1284_fu_31720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1285_fu_31746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1286_fu_31752_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1287_fu_31758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1288_fu_31764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1289_fu_31770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1290_fu_31776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1291_fu_32255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1292_fu_31802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1293_fu_31818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1294_fu_32259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1295_fu_32263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1296_fu_32278_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1297_fu_32284_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1298_fu_32288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1299_fu_32294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1300_fu_32300_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1301_fu_32304_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1302_fu_32310_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1303_fu_32316_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1303" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1304_fu_32320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1305_fu_32326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1306_fu_32332_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1307_fu_32338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_60_fu_32344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_24_fu_32350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_23_fu_32364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_60_fu_32378_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_23_fu_32386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_61_fu_32392_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_136_fu_10206_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_137_fu_10212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_159_fu_10236_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_138_fu_18501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln63_139_fu_18506_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_140_fu_27993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_626" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_628" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_141_fu_24002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_637" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_638" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U648" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_639" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1309_fu_32830_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1310_fu_32844_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1311_fu_32590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1312_fu_32857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1313_fu_32863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1314_fu_32869_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1315_fu_32874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1316_fu_32880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1317_fu_32890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1318_fu_32896_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1319_fu_10255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1320_fu_32905_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1321_fu_32915_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1322_fu_32925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1323_fu_32931_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1324_fu_32937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1325_fu_32943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1326_fu_32596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1327_fu_32602_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1328_fu_28013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1329_fu_32608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1330_fu_32961_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1331_fu_32967_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1332_fu_32972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1333_fu_32614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1334_fu_32620_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1335_fu_32981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1336_fu_32987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1337_fu_32997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1338_fu_33007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1339_fu_33017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1340_fu_33022_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1341_fu_33028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_1342_fu_33034_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="add_ln64_1342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_62_fu_33040_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" VARIABLE="sum_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_25_fu_33046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" VARIABLE="add_ln55_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_24_fu_33060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="icmp_ln76_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_62_fu_33074_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="select_ln74_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_24_fu_33082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="or_ln74_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_63_fu_33088_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:74" VARIABLE="sum_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_2244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:49" VARIABLE="add_ln49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:32" VARIABLE="padded" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="144" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_in_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_in" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_out_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_out" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
