#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7ffff3ce3b60 .scope module, "ecpri_tx" "ecpri_tx" 2 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "to_switch"
    .port_info 1 /OUTPUT 8 "data_to_mem"
    .port_info 2 /INPUT 1 "send_write_resp"
    .port_info 3 /INPUT 1 "send_read_resp"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 8 "rx_buff"
    .port_info 6 /INPUT 8 "tx_payload_len"
    .port_info 7 /INPUT 1 "reset"
o0x7f53bb6a0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff3ce7850_0 .net "clk", 0 0, o0x7f53bb6a0018;  0 drivers
v0x7ffff3d18880_0 .var "data_to_mem", 7 0;
v0x7ffff3d18960_0 .var "inp_addr", 7 0;
o0x7f53bb6a00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff3d18a20_0 .net "reset", 0 0, o0x7f53bb6a00a8;  0 drivers
o0x7f53bb6a00d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ffff3d18ae0_0 .net "rx_buff", 7 0, o0x7f53bb6a00d8;  0 drivers
o0x7f53bb6a0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff3d18bc0_0 .net "send_read_resp", 0 0, o0x7f53bb6a0108;  0 drivers
o0x7f53bb6a0138 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff3d18c80_0 .net "send_write_resp", 0 0, o0x7f53bb6a0138;  0 drivers
v0x7ffff3d18d40_0 .var "to_switch", 7 0;
o0x7f53bb6a0198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ffff3d18e20_0 .net "tx_payload_len", 7 0, o0x7f53bb6a0198;  0 drivers
E_0x7ffff3ccfc30 .event posedge, v0x7ffff3ce7850_0;
E_0x7ffff3cd0130 .event posedge, v0x7ffff3d18a20_0;
S_0x7ffff3ce76d0 .scope module, "tb_ecpri" "tb_ecpri" 3 2;
 .timescale 0 0;
v0x7ffff3d1b080_0 .var "clk", 0 0;
v0x7ffff3d1b140_0 .net "data_to_mem", 7 0, v0x7ffff3d1a260_0;  1 drivers
v0x7ffff3d1b210_0 .net "info_to_tx", 7 0, v0x7ffff3d1a510_0;  1 drivers
v0x7ffff3d1b310_0 .var "read_flg", 0 0;
v0x7ffff3d1b3e0_0 .var "reset", 0 0;
v0x7ffff3d1b480_0 .var "rx_buff", 7 0;
v0x7ffff3d1b550_0 .net "send_read_resp", 0 0, v0x7ffff3d1ac20_0;  1 drivers
v0x7ffff3d1b620_0 .net "send_write_resp", 0 0, v0x7ffff3d1ace0_0;  1 drivers
v0x7ffff3d1b6f0_0 .net "tx_payload_len", 7 0, v0x7ffff3d1ae80_0;  1 drivers
S_0x7ffff3d19000 .scope module, "tb_ecpri_rx" "ecpri_rx" 3 16, 4 3 0, S_0x7ffff3ce76d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "tx_payload_len"
    .port_info 1 /OUTPUT 8 "info_to_tx"
    .port_info 2 /OUTPUT 8 "data_to_mem"
    .port_info 3 /OUTPUT 1 "send_write_resp"
    .port_info 4 /OUTPUT 1 "send_read_resp"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 8 "rx_buff"
    .port_info 7 /INPUT 1 "read_flg"
    .port_info 8 /INPUT 1 "reset"
P_0x7ffff3d191a0 .param/l "cpri_hdr" 0 4 33, +C4<00000000000000000000000000000001>;
P_0x7ffff3d191e0 .param/l "cpri_type" 0 4 34, +C4<00000000000000000000000000000010>;
P_0x7ffff3d19220 .param/l "eth_hdr_len" 0 4 25, +C4<00000000000000000000000000001110>;
P_0x7ffff3d19260 .param/l "eth_hdr_offset" 0 4 24, +C4<00000000000000000000000000000000>;
P_0x7ffff3d192a0 .param/l "ip_hdr_len" 0 4 27, +C4<00000000000000000000000000010100>;
P_0x7ffff3d192e0 .param/l "ip_hdr_offset" 0 4 26, +C4<00000000000000000000000000001110>;
P_0x7ffff3d19320 .param/l "raise_rx_resp" 0 4 38, +C4<00000000000000000000000000000111>;
P_0x7ffff3d19360 .param/l "raise_tx_resp" 0 4 43, +C4<00000000000000000000000000001100>;
P_0x7ffff3d193a0 .param/l "read_id" 0 4 35, +C4<00000000000000000000000000000011>;
P_0x7ffff3d193e0 .param/l "read_mem" 0 4 36, +C4<00000000000000000000000000000100>;
P_0x7ffff3d19420 .param/l "read_payload" 0 4 37, +C4<00000000000000000000000000000110>;
P_0x7ffff3d19460 .param/l "reset_rx" 0 4 32, +C4<00000000000000000000000000000000>;
P_0x7ffff3d194a0 .param/l "udp_hdr_len" 0 4 29, +C4<00000000000000000000000000001000>;
P_0x7ffff3d194e0 .param/l "udp_hdr_start" 0 4 28, +C4<00000000000000000000000000100010>;
P_0x7ffff3d19520 .param/l "vlan_offset" 0 4 30, +C4<00000000000000000000000000000000>;
P_0x7ffff3d19560 .param/l "write_id" 0 4 39, +C4<00000000000000000000000000001000>;
P_0x7ffff3d195a0 .param/l "write_mem" 0 4 40, +C4<00000000000000000000000000001001>;
P_0x7ffff3d195e0 .param/l "write_payload" 0 4 41, +C4<00000000000000000000000000001010>;
P_0x7ffff3d19620 .param/l "write_to_mem" 0 4 42, +C4<00000000000000000000000000001011>;
v0x7ffff3d1a180_0 .net "clk", 0 0, v0x7ffff3d1b080_0;  1 drivers
v0x7ffff3d1a260_0 .var "data_to_mem", 7 0;
v0x7ffff3d1a340_0 .var "dst_addr", 7 0;
v0x7ffff3d1a430_0 .var "info_to_rx", 7 0;
v0x7ffff3d1a510_0 .var "info_to_tx", 7 0;
v0x7ffff3d1a640_0 .var "inp_addr", 7 0;
v0x7ffff3d1a720_0 .var "inp_d", 7 0;
v0x7ffff3d1a800_0 .var "nextstate", 7 0;
v0x7ffff3d1a8e0_0 .var "payload_len", 7 0;
v0x7ffff3d1a9c0_0 .net "read_flg", 0 0, v0x7ffff3d1b310_0;  1 drivers
v0x7ffff3d1aa80_0 .net "reset", 0 0, v0x7ffff3d1b3e0_0;  1 drivers
v0x7ffff3d1ab40_0 .net "rx_buff", 7 0, v0x7ffff3d1b480_0;  1 drivers
v0x7ffff3d1ac20_0 .var "send_read_resp", 0 0;
v0x7ffff3d1ace0_0 .var "send_write_resp", 0 0;
v0x7ffff3d1ada0_0 .var "state", 7 0;
v0x7ffff3d1ae80_0 .var "tx_payload_len", 7 0;
E_0x7ffff3ccffc0 .event edge, v0x7ffff3d1a9c0_0, v0x7ffff3d1ab40_0, v0x7ffff3d1ada0_0, v0x7ffff3d1a180_0;
E_0x7ffff3cd12e0 .event edge, v0x7ffff3d1ada0_0;
E_0x7ffff3cd0770 .event posedge, v0x7ffff3d1aa80_0, v0x7ffff3d1a180_0;
    .scope S_0x7ffff3ce3b60;
T_0 ;
    %wait E_0x7ffff3cd0130;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff3d18880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff3d18d40_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff3ce3b60;
T_1 ;
    %wait E_0x7ffff3ccfc30;
    %load/vec4 v0x7ffff3d18c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffff3d18ae0_0;
    %assign/vec4 v0x7ffff3d18960_0, 0;
    %load/vec4 v0x7ffff3d18ae0_0;
    %assign/vec4 v0x7ffff3d18880_0, 0;
    %load/vec4 v0x7ffff3d18d40_0;
    %assign/vec4 v0x7ffff3d18d40_0, 0;
T_1.0 ;
    %load/vec4 v0x7ffff3d18bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ffff3d18e20_0;
    %assign/vec4 v0x7ffff3d18960_0, 0;
    %load/vec4 v0x7ffff3d18960_0;
    %assign/vec4 v0x7ffff3d18d40_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff3d19000;
T_2 ;
    %wait E_0x7ffff3cd0770;
    %load/vec4 v0x7ffff3d1aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff3d1ada0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff3d1a640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff3d1a8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3d1ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3d1ac20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff3d1a800_0;
    %assign/vec4 v0x7ffff3d1ada0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff3d19000;
T_3 ;
    %wait E_0x7ffff3cd12e0;
    %load/vec4 v0x7ffff3d1ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.0 ;
    %jmp T_3.13;
T_3.1 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.2 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.3 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.4 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.6 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.7 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a430_0, 0, 8;
    %load/vec4 v0x7ffff3d1a640_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff3d19000;
T_4 ;
    %wait E_0x7ffff3ccffc0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
    %load/vec4 v0x7ffff3d1ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x7ffff3d1a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
    %load/vec4 v0x7ffff3d1ab40_0;
    %pad/u 32;
    %addi 42, 0, 32;
    %pad/u 8;
    %store/vec4 v0x7ffff3d1a640_0, 0, 8;
T_4.14 ;
    %jmp T_4.13;
T_4.1 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
T_4.16 ;
    %jmp T_4.13;
T_4.2 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
T_4.18 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
T_4.20 ;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x7ffff3d1a720_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
T_4.22 ;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a340_0, 0, 8;
    %load/vec4 v0x7ffff3d1a8e0_0;
    %store/vec4 v0x7ffff3d1ae80_0, 0, 8;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x7ffff3d1a640_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a8e0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
T_4.24 ;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3d1ac20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
    %jmp T_4.13;
T_4.7 ;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x7ffff3d1a640_0;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a340_0, 0, 8;
    %load/vec4 v0x7ffff3d1a8e0_0;
    %store/vec4 v0x7ffff3d1ae80_0, 0, 8;
T_4.26 ;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x7ffff3d1a640_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a8e0_0, 0, 8;
T_4.28 ;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7ffff3d1a8e0_0;
    %cmp/u;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v0x7ffff3d1a720_0;
    %store/vec4 v0x7ffff3d1a340_0, 0, 8;
    %load/vec4 v0x7ffff3d1a8e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a8e0_0, 0, 8;
    %load/vec4 v0x7ffff3d1a340_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffff3d1a340_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ffff3d1a260_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ffff3d1a510_0, 0, 8;
T_4.30 ;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff3d1ace0_0, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffff3d1a800_0, 0, 8;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff3ce76d0;
T_5 ;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v0x7ffff3d1b080_0;
    %inv;
    %store/vec4 v0x7ffff3d1b080_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7ffff3ce76d0;
T_6 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3d1b3e0_0, 0;
    %delay 20, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7ffff3ce76d0;
T_7 ;
    %vpi_call/w 3 37 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff3d19000 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ecpri_tx.v";
    "tb_ecpri.v";
    "ecpri_rx.v";
