;redcode
;assert 1
	SPL 0, <-62
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	MOV -0, @0
	SUB 12, @10
	SUB 12, @10
	SUB #72, @200
	SUB 210, 6
	SUB #72, @200
	SPL 600, @-32
	SPL 600, @-32
	ADD 130, 9
	SUB #72, @200
	SPL @72, #200
	SUB 12, 1
	CMP @0, @42
	CMP @0, @42
	SUB #72, @200
	SUB 12, @10
	SLT 2, @0
	SLT 2, @0
	SPL 12, <10
	SPL 0
	ADD 210, -61
	ADD <160, 9
	SLT 130, 9
	CMP #121, -100
	CMP @121, 103
	SUB 210, 6
	CMP @127, 106
	SUB @121, 106
	SUB 12, 1
	SUB @121, 106
	MOV -1, <-20
	SUB 12, @10
	ADD 210, 60
	CMP @127, 100
	CMP @127, 100
	ADD 210, 60
	CMP @127, 100
	SPL 400, <-2
	DJN -1, @-20
	CMP -301, <-10
	CMP -301, <-10
	DJN -1, @-20
	SUB #12, @200
	SPL 0, <-62
