|main
CLOCK_50 => CLOCK_50.IN4
LEDR[0] << LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << LEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] << seg7_HEX0:hex0.port1
HEX0[1] << seg7_HEX0:hex0.port1
HEX0[2] << seg7_HEX0:hex0.port1
HEX0[3] << seg7_HEX0:hex0.port1
HEX0[4] << seg7_HEX0:hex0.port1
HEX0[5] << seg7_HEX0:hex0.port1
HEX0[6] << seg7_HEX0:hex0.port1
HEX1[0] << seg7_HEX0:hex1.port1
HEX1[1] << seg7_HEX0:hex1.port1
HEX1[2] << seg7_HEX0:hex1.port1
HEX1[3] << seg7_HEX0:hex1.port1
HEX1[4] << seg7_HEX0:hex1.port1
HEX1[5] << seg7_HEX0:hex1.port1
HEX1[6] << seg7_HEX0:hex1.port1
HEX2[0] << seg7_HEX0:hex2.port1
HEX2[1] << seg7_HEX0:hex2.port1
HEX2[2] << seg7_HEX0:hex2.port1
HEX2[3] << seg7_HEX0:hex2.port1
HEX2[4] << seg7_HEX0:hex2.port1
HEX2[5] << seg7_HEX0:hex2.port1
HEX2[6] << seg7_HEX0:hex2.port1
HEX3[0] << seg7_HEX0:hex3.port1
HEX3[1] << seg7_HEX0:hex3.port1
HEX3[2] << seg7_HEX0:hex3.port1
HEX3[3] << seg7_HEX0:hex3.port1
HEX3[4] << seg7_HEX0:hex3.port1
HEX3[5] << seg7_HEX0:hex3.port1
HEX3[6] << seg7_HEX0:hex3.port1
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <GND>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <GND>
PS2_CLK <> PS2_Controller:keyboard.PS2_CLK
PS2_DAT <> PS2_Controller:keyboard.PS2_DAT
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B


|main|PS2_Controller:keyboard
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|main|PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
colour[9] => colour[9].IN1
colour[10] => colour[10].IN1
colour[11] => colour[11].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|main|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_olm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_olm1:auto_generated.data_a[0]
data_a[1] => altsyncram_olm1:auto_generated.data_a[1]
data_a[2] => altsyncram_olm1:auto_generated.data_a[2]
data_a[3] => altsyncram_olm1:auto_generated.data_a[3]
data_a[4] => altsyncram_olm1:auto_generated.data_a[4]
data_a[5] => altsyncram_olm1:auto_generated.data_a[5]
data_a[6] => altsyncram_olm1:auto_generated.data_a[6]
data_a[7] => altsyncram_olm1:auto_generated.data_a[7]
data_a[8] => altsyncram_olm1:auto_generated.data_a[8]
data_a[9] => altsyncram_olm1:auto_generated.data_a[9]
data_a[10] => altsyncram_olm1:auto_generated.data_a[10]
data_a[11] => altsyncram_olm1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_olm1:auto_generated.address_a[0]
address_a[1] => altsyncram_olm1:auto_generated.address_a[1]
address_a[2] => altsyncram_olm1:auto_generated.address_a[2]
address_a[3] => altsyncram_olm1:auto_generated.address_a[3]
address_a[4] => altsyncram_olm1:auto_generated.address_a[4]
address_a[5] => altsyncram_olm1:auto_generated.address_a[5]
address_a[6] => altsyncram_olm1:auto_generated.address_a[6]
address_a[7] => altsyncram_olm1:auto_generated.address_a[7]
address_a[8] => altsyncram_olm1:auto_generated.address_a[8]
address_a[9] => altsyncram_olm1:auto_generated.address_a[9]
address_a[10] => altsyncram_olm1:auto_generated.address_a[10]
address_a[11] => altsyncram_olm1:auto_generated.address_a[11]
address_a[12] => altsyncram_olm1:auto_generated.address_a[12]
address_a[13] => altsyncram_olm1:auto_generated.address_a[13]
address_a[14] => altsyncram_olm1:auto_generated.address_a[14]
address_a[15] => altsyncram_olm1:auto_generated.address_a[15]
address_a[16] => altsyncram_olm1:auto_generated.address_a[16]
address_b[0] => altsyncram_olm1:auto_generated.address_b[0]
address_b[1] => altsyncram_olm1:auto_generated.address_b[1]
address_b[2] => altsyncram_olm1:auto_generated.address_b[2]
address_b[3] => altsyncram_olm1:auto_generated.address_b[3]
address_b[4] => altsyncram_olm1:auto_generated.address_b[4]
address_b[5] => altsyncram_olm1:auto_generated.address_b[5]
address_b[6] => altsyncram_olm1:auto_generated.address_b[6]
address_b[7] => altsyncram_olm1:auto_generated.address_b[7]
address_b[8] => altsyncram_olm1:auto_generated.address_b[8]
address_b[9] => altsyncram_olm1:auto_generated.address_b[9]
address_b[10] => altsyncram_olm1:auto_generated.address_b[10]
address_b[11] => altsyncram_olm1:auto_generated.address_b[11]
address_b[12] => altsyncram_olm1:auto_generated.address_b[12]
address_b[13] => altsyncram_olm1:auto_generated.address_b[13]
address_b[14] => altsyncram_olm1:auto_generated.address_b[14]
address_b[15] => altsyncram_olm1:auto_generated.address_b[15]
address_b[16] => altsyncram_olm1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_olm1:auto_generated.clock0
clock1 => altsyncram_olm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_olm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_olm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_olm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_olm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_olm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_olm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_olm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_olm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_olm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_olm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_olm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_olm1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[11] => ram_block1a96.PORTBADDR11
address_b[11] => ram_block1a97.PORTBADDR11
address_b[11] => ram_block1a98.PORTBADDR11
address_b[11] => ram_block1a99.PORTBADDR11
address_b[11] => ram_block1a100.PORTBADDR11
address_b[11] => ram_block1a101.PORTBADDR11
address_b[11] => ram_block1a102.PORTBADDR11
address_b[11] => ram_block1a103.PORTBADDR11
address_b[11] => ram_block1a104.PORTBADDR11
address_b[11] => ram_block1a105.PORTBADDR11
address_b[11] => ram_block1a106.PORTBADDR11
address_b[11] => ram_block1a107.PORTBADDR11
address_b[11] => ram_block1a108.PORTBADDR11
address_b[11] => ram_block1a109.PORTBADDR11
address_b[11] => ram_block1a110.PORTBADDR11
address_b[11] => ram_block1a111.PORTBADDR11
address_b[11] => ram_block1a112.PORTBADDR11
address_b[11] => ram_block1a113.PORTBADDR11
address_b[11] => ram_block1a114.PORTBADDR11
address_b[11] => ram_block1a115.PORTBADDR11
address_b[11] => ram_block1a116.PORTBADDR11
address_b[11] => ram_block1a117.PORTBADDR11
address_b[11] => ram_block1a118.PORTBADDR11
address_b[11] => ram_block1a119.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[12] => ram_block1a96.PORTBADDR12
address_b[12] => ram_block1a97.PORTBADDR12
address_b[12] => ram_block1a98.PORTBADDR12
address_b[12] => ram_block1a99.PORTBADDR12
address_b[12] => ram_block1a100.PORTBADDR12
address_b[12] => ram_block1a101.PORTBADDR12
address_b[12] => ram_block1a102.PORTBADDR12
address_b[12] => ram_block1a103.PORTBADDR12
address_b[12] => ram_block1a104.PORTBADDR12
address_b[12] => ram_block1a105.PORTBADDR12
address_b[12] => ram_block1a106.PORTBADDR12
address_b[12] => ram_block1a107.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a84.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a108.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a85.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a109.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a86.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a110.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a87.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a111.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a88.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a112.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a89.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a113.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a66.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a90.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a114.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a67.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a91.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a115.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a68.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a92.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a116.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a69.PORTADATAIN
data_a[9] => ram_block1a81.PORTADATAIN
data_a[9] => ram_block1a93.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a117.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a70.PORTADATAIN
data_a[10] => ram_block1a82.PORTADATAIN
data_a[10] => ram_block1a94.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a118.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a71.PORTADATAIN
data_a[11] => ram_block1a83.PORTADATAIN
data_a[11] => ram_block1a95.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a119.PORTADATAIN
q_b[0] <= mux_iib:mux3.result[0]
q_b[1] <= mux_iib:mux3.result[1]
q_b[2] <= mux_iib:mux3.result[2]
q_b[3] <= mux_iib:mux3.result[3]
q_b[4] <= mux_iib:mux3.result[4]
q_b[5] <= mux_iib:mux3.result[5]
q_b[6] <= mux_iib:mux3.result[6]
q_b[7] <= mux_iib:mux3.result[7]
q_b[8] <= mux_iib:mux3.result[8]
q_b[9] <= mux_iib:mux3.result[9]
q_b[10] <= mux_iib:mux3.result[10]
q_b[11] <= mux_iib:mux3.result[11]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_nma:decode2
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1072w[1].IN1
data[0] => w_anode1082w[1].IN0
data[0] => w_anode1092w[1].IN1
data[0] => w_anode1102w[1].IN0
data[0] => w_anode1112w[1].IN1
data[0] => w_anode1122w[1].IN0
data[0] => w_anode1132w[1].IN1
data[0] => w_anode1151w[1].IN0
data[0] => w_anode1162w[1].IN1
data[0] => w_anode1172w[1].IN0
data[0] => w_anode1182w[1].IN1
data[0] => w_anode1192w[1].IN0
data[0] => w_anode1202w[1].IN1
data[0] => w_anode1212w[1].IN0
data[0] => w_anode1222w[1].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1082w[2].IN1
data[1] => w_anode1092w[2].IN1
data[1] => w_anode1102w[2].IN0
data[1] => w_anode1112w[2].IN0
data[1] => w_anode1122w[2].IN1
data[1] => w_anode1132w[2].IN1
data[1] => w_anode1151w[2].IN0
data[1] => w_anode1162w[2].IN0
data[1] => w_anode1172w[2].IN1
data[1] => w_anode1182w[2].IN1
data[1] => w_anode1192w[2].IN0
data[1] => w_anode1202w[2].IN0
data[1] => w_anode1212w[2].IN1
data[1] => w_anode1222w[2].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1072w[3].IN0
data[2] => w_anode1082w[3].IN0
data[2] => w_anode1092w[3].IN0
data[2] => w_anode1102w[3].IN1
data[2] => w_anode1112w[3].IN1
data[2] => w_anode1122w[3].IN1
data[2] => w_anode1132w[3].IN1
data[2] => w_anode1151w[3].IN0
data[2] => w_anode1162w[3].IN0
data[2] => w_anode1172w[3].IN0
data[2] => w_anode1182w[3].IN0
data[2] => w_anode1192w[3].IN1
data[2] => w_anode1202w[3].IN1
data[2] => w_anode1212w[3].IN1
data[2] => w_anode1222w[3].IN1
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1144w[1].IN1
enable => w_anode1046w[1].IN0
enable => w_anode1144w[1].IN0
eq[0] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1072w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1082w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1092w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1151w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1162w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1072w[1].IN1
data[0] => w_anode1082w[1].IN0
data[0] => w_anode1092w[1].IN1
data[0] => w_anode1102w[1].IN0
data[0] => w_anode1112w[1].IN1
data[0] => w_anode1122w[1].IN0
data[0] => w_anode1132w[1].IN1
data[0] => w_anode1151w[1].IN0
data[0] => w_anode1162w[1].IN1
data[0] => w_anode1172w[1].IN0
data[0] => w_anode1182w[1].IN1
data[0] => w_anode1192w[1].IN0
data[0] => w_anode1202w[1].IN1
data[0] => w_anode1212w[1].IN0
data[0] => w_anode1222w[1].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1082w[2].IN1
data[1] => w_anode1092w[2].IN1
data[1] => w_anode1102w[2].IN0
data[1] => w_anode1112w[2].IN0
data[1] => w_anode1122w[2].IN1
data[1] => w_anode1132w[2].IN1
data[1] => w_anode1151w[2].IN0
data[1] => w_anode1162w[2].IN0
data[1] => w_anode1172w[2].IN1
data[1] => w_anode1182w[2].IN1
data[1] => w_anode1192w[2].IN0
data[1] => w_anode1202w[2].IN0
data[1] => w_anode1212w[2].IN1
data[1] => w_anode1222w[2].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1072w[3].IN0
data[2] => w_anode1082w[3].IN0
data[2] => w_anode1092w[3].IN0
data[2] => w_anode1102w[3].IN1
data[2] => w_anode1112w[3].IN1
data[2] => w_anode1122w[3].IN1
data[2] => w_anode1132w[3].IN1
data[2] => w_anode1151w[3].IN0
data[2] => w_anode1162w[3].IN0
data[2] => w_anode1172w[3].IN0
data[2] => w_anode1182w[3].IN0
data[2] => w_anode1192w[3].IN1
data[2] => w_anode1202w[3].IN1
data[2] => w_anode1212w[3].IN1
data[2] => w_anode1222w[3].IN1
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1144w[1].IN1
enable => w_anode1046w[1].IN0
enable => w_anode1144w[1].IN0
eq[0] <= w_anode1055w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1072w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1082w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1092w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1151w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1162w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|mux_iib:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
data[96] => l1_w0_n4_mux_dataout.IN1
data[97] => l1_w1_n4_mux_dataout.IN1
data[98] => l1_w2_n4_mux_dataout.IN1
data[99] => l1_w3_n4_mux_dataout.IN1
data[100] => l1_w4_n4_mux_dataout.IN1
data[101] => l1_w5_n4_mux_dataout.IN1
data[102] => l1_w6_n4_mux_dataout.IN1
data[103] => l1_w7_n4_mux_dataout.IN1
data[104] => l1_w8_n4_mux_dataout.IN1
data[105] => l1_w9_n4_mux_dataout.IN1
data[106] => l1_w10_n4_mux_dataout.IN1
data[107] => l1_w11_n4_mux_dataout.IN1
data[108] => l1_w0_n4_mux_dataout.IN1
data[109] => l1_w1_n4_mux_dataout.IN1
data[110] => l1_w2_n4_mux_dataout.IN1
data[111] => l1_w3_n4_mux_dataout.IN1
data[112] => l1_w4_n4_mux_dataout.IN1
data[113] => l1_w5_n4_mux_dataout.IN1
data[114] => l1_w6_n4_mux_dataout.IN1
data[115] => l1_w7_n4_mux_dataout.IN1
data[116] => l1_w8_n4_mux_dataout.IN1
data[117] => l1_w9_n4_mux_dataout.IN1
data[118] => l1_w10_n4_mux_dataout.IN1
data[119] => l1_w11_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|main|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[2] => VGA_B[4].DATAIN
pixel_colour[2] => VGA_B[8].DATAIN
pixel_colour[3] => VGA_B[5].DATAIN
pixel_colour[3] => VGA_B[9].DATAIN
pixel_colour[4] => VGA_G[2].DATAIN
pixel_colour[4] => VGA_G[6].DATAIN
pixel_colour[5] => VGA_G[3].DATAIN
pixel_colour[5] => VGA_G[7].DATAIN
pixel_colour[6] => VGA_G[4].DATAIN
pixel_colour[6] => VGA_G[8].DATAIN
pixel_colour[7] => VGA_G[5].DATAIN
pixel_colour[7] => VGA_G[9].DATAIN
pixel_colour[8] => VGA_R[2].DATAIN
pixel_colour[8] => VGA_R[6].DATAIN
pixel_colour[9] => VGA_R[3].DATAIN
pixel_colour[9] => VGA_R[7].DATAIN
pixel_colour[10] => VGA_R[4].DATAIN
pixel_colour[10] => VGA_R[8].DATAIN
pixel_colour[11] => VGA_R[5].DATAIN
pixel_colour[11] => VGA_R[9].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0
Move[0] => Equal0.IN31
Move[0] => Equal1.IN31
Move[0] => Equal2.IN31
Move[0] => Equal3.IN31
Move[1] => Equal0.IN30
Move[1] => Equal1.IN30
Move[1] => Equal2.IN30
Move[1] => Equal3.IN30
Move[2] => Equal0.IN29
Move[2] => Equal1.IN29
Move[2] => Equal2.IN29
Move[2] => Equal3.IN29
Move[3] => Equal0.IN28
Move[3] => Equal1.IN28
Move[3] => Equal2.IN28
Move[3] => Equal3.IN28
Move[4] => Equal0.IN27
Move[4] => Equal1.IN27
Move[4] => Equal2.IN27
Move[4] => Equal3.IN27
Move[5] => Equal0.IN26
Move[5] => Equal1.IN26
Move[5] => Equal2.IN26
Move[5] => Equal3.IN26
Move[6] => Equal0.IN25
Move[6] => Equal1.IN25
Move[6] => Equal2.IN25
Move[6] => Equal3.IN25
Move[7] => Equal0.IN24
Move[7] => Equal1.IN24
Move[7] => Equal2.IN24
Move[7] => Equal3.IN24
Move[8] => Equal0.IN23
Move[8] => Equal1.IN23
Move[8] => Equal2.IN23
Move[8] => Equal3.IN23
Move[9] => Equal0.IN22
Move[9] => Equal1.IN22
Move[9] => Equal2.IN22
Move[9] => Equal3.IN22
Move[10] => Equal0.IN21
Move[10] => Equal1.IN21
Move[10] => Equal2.IN21
Move[10] => Equal3.IN21
Move[11] => Equal0.IN20
Move[11] => Equal1.IN20
Move[11] => Equal2.IN20
Move[11] => Equal3.IN20
Move[12] => Equal0.IN19
Move[12] => Equal1.IN19
Move[12] => Equal2.IN19
Move[12] => Equal3.IN19
Move[13] => Equal0.IN18
Move[13] => Equal1.IN18
Move[13] => Equal2.IN18
Move[13] => Equal3.IN18
Move[14] => Equal0.IN17
Move[14] => Equal1.IN17
Move[14] => Equal2.IN17
Move[14] => Equal3.IN17
Move[15] => Equal0.IN16
Move[15] => Equal1.IN16
Move[15] => Equal2.IN16
Move[15] => Equal3.IN16
sysclk => sysclk.IN1
PacmanLoc[0] <= PacmanLoc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[1] <= PacmanLoc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[2] <= PacmanLoc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[3] <= PacmanLoc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[4] <= PacmanLoc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[5] <= PacmanLoc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[6] <= PacmanLoc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[7] <= PacmanLoc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[8] <= PacmanLoc[8].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[9] <= PacmanLoc[9].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[10] <= PacmanLoc[10].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[11] <= PacmanLoc[11].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[12] <= PacmanLoc[12].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[13] <= PacmanLoc[13].DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[14] <= PacmanLoc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanLoc[15] <= PacmanLoc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[0] <= PacmanFacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[1] <= PacmanFacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[2] <= PacmanFacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[3] <= PacmanFacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[4] <= PacmanFacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[5] <= PacmanFacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[6] <= PacmanFacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[7] <= PacmanFacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[8] <= PacmanFacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[9] <= PacmanFacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[10] <= PacmanFacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[11] <= PacmanFacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[12] <= PacmanFacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[13] <= PacmanFacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[14] <= PacmanFacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PacmanFacing[15] <= PacmanFacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[0] <= BlinkyLoc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[1] <= BlinkyLoc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[2] <= BlinkyLoc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[3] <= BlinkyLoc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[4] <= BlinkyLoc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[5] <= BlinkyLoc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[6] <= BlinkyLoc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[7] <= BlinkyLoc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[8] <= BlinkyLoc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[9] <= BlinkyLoc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[10] <= BlinkyLoc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[11] <= BlinkyLoc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[12] <= BlinkyLoc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[13] <= BlinkyLoc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[14] <= BlinkyLoc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyLoc[15] <= BlinkyLoc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[0] <= BlinkyFacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[1] <= BlinkyFacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[2] <= BlinkyFacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[3] <= BlinkyFacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[4] <= BlinkyFacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[5] <= BlinkyFacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[6] <= BlinkyFacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[7] <= BlinkyFacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[8] <= BlinkyFacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[9] <= BlinkyFacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[10] <= BlinkyFacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[11] <= BlinkyFacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[12] <= BlinkyFacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[13] <= BlinkyFacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[14] <= BlinkyFacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlinkyFacing[15] <= BlinkyFacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[0] <= InkyLoc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[1] <= InkyLoc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[2] <= InkyLoc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[3] <= InkyLoc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[4] <= InkyLoc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[5] <= InkyLoc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[6] <= InkyLoc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[7] <= InkyLoc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[8] <= InkyLoc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[9] <= InkyLoc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[10] <= InkyLoc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[11] <= InkyLoc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[12] <= InkyLoc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[13] <= InkyLoc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[14] <= InkyLoc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyLoc[15] <= InkyLoc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[0] <= InkyFacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[1] <= InkyFacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[2] <= InkyFacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[3] <= InkyFacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[4] <= InkyFacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[5] <= InkyFacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[6] <= InkyFacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[7] <= InkyFacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[8] <= InkyFacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[9] <= InkyFacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[10] <= InkyFacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[11] <= InkyFacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[12] <= InkyFacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[13] <= InkyFacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[14] <= InkyFacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InkyFacing[15] <= InkyFacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[0] <= PinkyLoc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[1] <= PinkyLoc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[2] <= PinkyLoc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[3] <= PinkyLoc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[4] <= PinkyLoc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[5] <= PinkyLoc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[6] <= PinkyLoc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[7] <= PinkyLoc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[8] <= PinkyLoc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[9] <= PinkyLoc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[10] <= PinkyLoc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[11] <= PinkyLoc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[12] <= PinkyLoc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[13] <= PinkyLoc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[14] <= PinkyLoc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyLoc[15] <= PinkyLoc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[0] <= PinkyFacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[1] <= PinkyFacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[2] <= PinkyFacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[3] <= PinkyFacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[4] <= PinkyFacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[5] <= PinkyFacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[6] <= PinkyFacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[7] <= PinkyFacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[8] <= PinkyFacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[9] <= PinkyFacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[10] <= PinkyFacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[11] <= PinkyFacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[12] <= PinkyFacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[13] <= PinkyFacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[14] <= PinkyFacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PinkyFacing[15] <= PinkyFacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[0] <= ClydeLoc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[1] <= ClydeLoc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[2] <= ClydeLoc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[3] <= ClydeLoc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[4] <= ClydeLoc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[5] <= ClydeLoc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[6] <= ClydeLoc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[7] <= ClydeLoc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[8] <= ClydeLoc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[9] <= ClydeLoc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[10] <= ClydeLoc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[11] <= ClydeLoc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[12] <= ClydeLoc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[13] <= ClydeLoc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[14] <= ClydeLoc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeLoc[15] <= ClydeLoc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[0] <= ClydeFacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[1] <= ClydeFacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[2] <= ClydeFacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[3] <= ClydeFacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[4] <= ClydeFacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[5] <= ClydeFacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[6] <= ClydeFacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[7] <= ClydeFacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[8] <= ClydeFacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[9] <= ClydeFacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[10] <= ClydeFacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[11] <= ClydeFacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[12] <= ClydeFacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[13] <= ClydeFacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[14] <= ClydeFacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClydeFacing[15] <= ClydeFacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[0] <= TopLeftFruit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[1] <= TopLeftFruit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[2] <= TopLeftFruit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[3] <= TopLeftFruit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[4] <= TopLeftFruit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[5] <= TopLeftFruit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[6] <= TopLeftFruit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[7] <= TopLeftFruit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[8] <= TopLeftFruit[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[9] <= TopLeftFruit[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[10] <= TopLeftFruit[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[11] <= TopLeftFruit[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[12] <= TopLeftFruit[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[13] <= TopLeftFruit[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[14] <= TopLeftFruit[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopLeftFruit[15] <= TopLeftFruit[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[0] <= TopRightFruit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[1] <= TopRightFruit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[2] <= TopRightFruit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[3] <= TopRightFruit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[4] <= TopRightFruit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[5] <= TopRightFruit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[6] <= TopRightFruit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[7] <= TopRightFruit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[8] <= TopRightFruit[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[9] <= TopRightFruit[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[10] <= TopRightFruit[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[11] <= TopRightFruit[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[12] <= TopRightFruit[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[13] <= TopRightFruit[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[14] <= TopRightFruit[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopRightFruit[15] <= TopRightFruit[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[0] <= BottomLeftFruit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[1] <= BottomLeftFruit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[2] <= BottomLeftFruit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[3] <= BottomLeftFruit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[4] <= BottomLeftFruit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[5] <= BottomLeftFruit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[6] <= BottomLeftFruit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[7] <= BottomLeftFruit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[8] <= BottomLeftFruit[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[9] <= BottomLeftFruit[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[10] <= BottomLeftFruit[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[11] <= BottomLeftFruit[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[12] <= BottomLeftFruit[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[13] <= BottomLeftFruit[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[14] <= BottomLeftFruit[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomLeftFruit[15] <= BottomLeftFruit[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[0] <= BottomRightFruit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[1] <= BottomRightFruit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[2] <= BottomRightFruit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[3] <= BottomRightFruit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[4] <= BottomRightFruit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[5] <= BottomRightFruit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[6] <= BottomRightFruit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[7] <= BottomRightFruit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[8] <= BottomRightFruit[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[9] <= BottomRightFruit[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[10] <= BottomRightFruit[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[11] <= BottomRightFruit[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[12] <= BottomRightFruit[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[13] <= BottomRightFruit[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[14] <= BottomRightFruit[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomRightFruit[15] <= BottomRightFruit[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[0] <= Score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[1] <= Score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[2] <= Score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[3] <= Score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[4] <= Score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[5] <= Score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[6] <= Score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[7] <= Score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[8] <= Score[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[9] <= Score[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[10] <= Score[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[11] <= Score[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[12] <= Score[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[13] <= Score[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[14] <= Score[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Score[15] <= Score[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GameOver <= GameOver~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|clearRom:clearPacman
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_h0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_h0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_h0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_h0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_h0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_h0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_h0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_h0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_h0g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0g1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]


|main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
data[32] => l1_w0_n4_mux_dataout.IN1
data[33] => l1_w1_n4_mux_dataout.IN1
data[34] => l1_w2_n4_mux_dataout.IN1
data[35] => l1_w3_n4_mux_dataout.IN1
data[36] => l1_w0_n4_mux_dataout.IN1
data[37] => l1_w1_n4_mux_dataout.IN1
data[38] => l1_w2_n4_mux_dataout.IN1
data[39] => l1_w3_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|Level:u0|Blinky:u0
pacloc[0] => Mux18.IN3
pacloc[1] => Mux17.IN3
pacloc[2] => Mux16.IN3
pacloc[3] => Mux15.IN3
pacloc[4] => Mux14.IN3
pacloc[5] => Mux13.IN3
pacloc[6] => Mux12.IN3
pacloc[7] => Mux11.IN3
pacloc[8] => Mux10.IN15
pacloc[9] => Mux9.IN15
pacloc[10] => Mux8.IN15
pacloc[11] => Mux7.IN15
pacloc[12] => Mux6.IN15
pacloc[13] => Mux5.IN15
pacloc[14] => Mux4.IN15
pacloc[15] => Mux3.IN15
pacfacing[0] => ~NO_FANOUT~
pacfacing[1] => ~NO_FANOUT~
pacfacing[2] => ~NO_FANOUT~
pacfacing[3] => ~NO_FANOUT~
pacfacing[4] => ~NO_FANOUT~
pacfacing[5] => ~NO_FANOUT~
pacfacing[6] => ~NO_FANOUT~
pacfacing[7] => ~NO_FANOUT~
pacfacing[8] => ~NO_FANOUT~
pacfacing[9] => ~NO_FANOUT~
pacfacing[10] => ~NO_FANOUT~
pacfacing[11] => ~NO_FANOUT~
pacfacing[12] => ~NO_FANOUT~
pacfacing[13] => ~NO_FANOUT~
pacfacing[14] => ~NO_FANOUT~
pacfacing[15] => ~NO_FANOUT~
currentloc[0] => currentloc[0].IN2
currentloc[1] => currentloc[1].IN2
currentloc[2] => currentloc[2].IN2
currentloc[3] => currentloc[3].IN2
currentloc[4] => currentloc[4].IN2
currentloc[5] => currentloc[5].IN2
currentloc[6] => currentloc[6].IN2
currentloc[7] => currentloc[7].IN2
currentloc[8] => currentloc[8].IN1
currentloc[9] => currentloc[9].IN1
currentloc[10] => currentloc[10].IN1
currentloc[11] => currentloc[11].IN1
currentloc[12] => currentloc[12].IN1
currentloc[13] => currentloc[13].IN1
currentloc[14] => Add1.IN20
currentloc[14] => Add2.IN18
currentloc[14] => Add4.IN18
currentloc[14] => Add5.IN10
currentloc[14] => Add6.IN10
currentloc[14] => Add7.IN18
currentloc[14] => Add9.IN18
currentloc[14] => Add10.IN10
currentloc[14] => Add11.IN10
currentloc[14] => Add16.IN2
currentloc[14] => Mux20.IN4
currentloc[14] => Mux20.IN5
currentloc[14] => Mux20.IN6
currentloc[14] => Mux20.IN7
currentloc[14] => Mux20.IN8
currentloc[14] => Mux20.IN9
currentloc[14] => Mux20.IN10
currentloc[14] => Mux20.IN11
currentloc[14] => Mux20.IN12
currentloc[14] => Mux20.IN13
currentloc[14] => Mux20.IN14
currentloc[14] => Mux20.IN15
currentloc[14] => nextloc.DATAB
currentloc[15] => Add1.IN19
currentloc[15] => Add2.IN17
currentloc[15] => Add4.IN17
currentloc[15] => Add5.IN9
currentloc[15] => Add6.IN9
currentloc[15] => Add7.IN17
currentloc[15] => Add9.IN17
currentloc[15] => Add10.IN9
currentloc[15] => Add11.IN9
currentloc[15] => Add16.IN1
currentloc[15] => Mux19.IN4
currentloc[15] => Mux19.IN5
currentloc[15] => Mux19.IN6
currentloc[15] => Mux19.IN7
currentloc[15] => Mux19.IN8
currentloc[15] => Mux19.IN9
currentloc[15] => Mux19.IN10
currentloc[15] => Mux19.IN11
currentloc[15] => Mux19.IN12
currentloc[15] => Mux19.IN13
currentloc[15] => Mux19.IN14
currentloc[15] => Mux19.IN15
currentloc[15] => nextloc.DATAB
currentfacing[0] => Equal11.IN31
currentfacing[0] => Equal12.IN31
currentfacing[0] => Equal13.IN31
currentfacing[0] => Equal14.IN31
currentfacing[1] => Equal11.IN30
currentfacing[1] => Equal12.IN30
currentfacing[1] => Equal13.IN30
currentfacing[1] => Equal14.IN30
currentfacing[2] => Equal11.IN29
currentfacing[2] => Equal12.IN29
currentfacing[2] => Equal13.IN29
currentfacing[2] => Equal14.IN29
currentfacing[3] => Equal11.IN28
currentfacing[3] => Equal12.IN28
currentfacing[3] => Equal13.IN28
currentfacing[3] => Equal14.IN28
currentfacing[4] => Equal11.IN27
currentfacing[4] => Equal12.IN27
currentfacing[4] => Equal13.IN27
currentfacing[4] => Equal14.IN27
currentfacing[5] => Equal11.IN26
currentfacing[5] => Equal12.IN26
currentfacing[5] => Equal13.IN26
currentfacing[5] => Equal14.IN26
currentfacing[6] => Equal11.IN25
currentfacing[6] => Equal12.IN25
currentfacing[6] => Equal13.IN25
currentfacing[6] => Equal14.IN25
currentfacing[7] => Equal11.IN24
currentfacing[7] => Equal12.IN24
currentfacing[7] => Equal13.IN24
currentfacing[7] => Equal14.IN24
currentfacing[8] => Equal11.IN23
currentfacing[8] => Equal12.IN23
currentfacing[8] => Equal13.IN23
currentfacing[8] => Equal14.IN23
currentfacing[9] => Equal11.IN22
currentfacing[9] => Equal12.IN22
currentfacing[9] => Equal13.IN22
currentfacing[9] => Equal14.IN22
currentfacing[10] => Equal11.IN21
currentfacing[10] => Equal12.IN21
currentfacing[10] => Equal13.IN21
currentfacing[10] => Equal14.IN21
currentfacing[11] => Equal11.IN20
currentfacing[11] => Equal12.IN20
currentfacing[11] => Equal13.IN20
currentfacing[11] => Equal14.IN20
currentfacing[12] => Equal11.IN19
currentfacing[12] => Equal12.IN19
currentfacing[12] => Equal13.IN19
currentfacing[12] => Equal14.IN19
currentfacing[13] => Equal11.IN18
currentfacing[13] => Equal12.IN18
currentfacing[13] => Equal13.IN18
currentfacing[13] => Equal14.IN18
currentfacing[14] => Equal11.IN17
currentfacing[14] => Equal12.IN17
currentfacing[14] => Equal13.IN17
currentfacing[14] => Equal14.IN17
currentfacing[15] => Equal11.IN16
currentfacing[15] => Equal12.IN16
currentfacing[15] => Equal13.IN16
currentfacing[15] => Equal14.IN16
mode[0] => Mux3.IN19
mode[0] => Mux4.IN19
mode[0] => Mux5.IN19
mode[0] => Mux6.IN19
mode[0] => Mux7.IN19
mode[0] => Mux8.IN19
mode[0] => Mux9.IN19
mode[0] => Mux10.IN19
mode[0] => Mux11.IN19
mode[0] => Mux12.IN19
mode[0] => Mux13.IN19
mode[0] => Mux14.IN19
mode[0] => Mux15.IN19
mode[0] => Mux16.IN19
mode[0] => Mux17.IN19
mode[0] => Mux18.IN19
mode[0] => Mux19.IN19
mode[0] => Mux20.IN19
mode[0] => Mux21.IN19
mode[0] => Mux22.IN19
mode[0] => Mux23.IN19
mode[0] => Mux24.IN19
mode[0] => Mux25.IN19
mode[0] => Mux26.IN19
mode[0] => Mux27.IN19
mode[0] => Mux28.IN19
mode[0] => Mux29.IN19
mode[0] => Mux30.IN19
mode[0] => Mux31.IN19
mode[0] => Mux32.IN19
mode[0] => Mux33.IN19
mode[0] => Mux34.IN19
mode[0] => Mux35.IN6
mode[0] => Mux36.IN6
mode[0] => Mux37.IN6
mode[0] => Mux38.IN6
mode[0] => Mux39.IN6
mode[0] => Mux40.IN6
mode[0] => Mux41.IN6
mode[0] => Mux42.IN6
mode[0] => Mux43.IN6
mode[0] => Mux44.IN6
mode[0] => Mux45.IN6
mode[0] => Mux46.IN6
mode[0] => Mux47.IN6
mode[0] => Mux48.IN6
mode[0] => Mux49.IN6
mode[0] => Mux50.IN6
mode[1] => Mux3.IN18
mode[1] => Mux4.IN18
mode[1] => Mux5.IN18
mode[1] => Mux6.IN18
mode[1] => Mux7.IN18
mode[1] => Mux8.IN18
mode[1] => Mux9.IN18
mode[1] => Mux10.IN18
mode[1] => Mux11.IN18
mode[1] => Mux12.IN18
mode[1] => Mux13.IN18
mode[1] => Mux14.IN18
mode[1] => Mux15.IN18
mode[1] => Mux16.IN18
mode[1] => Mux17.IN18
mode[1] => Mux18.IN18
mode[1] => Mux19.IN18
mode[1] => Mux20.IN18
mode[1] => Mux21.IN18
mode[1] => Mux22.IN18
mode[1] => Mux23.IN18
mode[1] => Mux24.IN18
mode[1] => Mux25.IN18
mode[1] => Mux26.IN18
mode[1] => Mux27.IN18
mode[1] => Mux28.IN18
mode[1] => Mux29.IN18
mode[1] => Mux30.IN18
mode[1] => Mux31.IN18
mode[1] => Mux32.IN18
mode[1] => Mux33.IN18
mode[1] => Mux34.IN18
mode[1] => Mux35.IN5
mode[1] => Mux36.IN5
mode[1] => Mux37.IN5
mode[1] => Mux38.IN5
mode[1] => Mux39.IN5
mode[1] => Mux40.IN5
mode[1] => Mux41.IN5
mode[1] => Mux42.IN5
mode[1] => Mux43.IN5
mode[1] => Mux44.IN5
mode[1] => Mux45.IN5
mode[1] => Mux46.IN5
mode[1] => Mux47.IN5
mode[1] => Mux48.IN5
mode[1] => Mux49.IN5
mode[1] => Mux50.IN5
mode[2] => Mux3.IN17
mode[2] => Mux4.IN17
mode[2] => Mux5.IN17
mode[2] => Mux6.IN17
mode[2] => Mux7.IN17
mode[2] => Mux8.IN17
mode[2] => Mux9.IN17
mode[2] => Mux10.IN17
mode[2] => Mux11.IN17
mode[2] => Mux12.IN17
mode[2] => Mux13.IN17
mode[2] => Mux14.IN17
mode[2] => Mux15.IN17
mode[2] => Mux16.IN17
mode[2] => Mux17.IN17
mode[2] => Mux18.IN17
mode[2] => Mux19.IN17
mode[2] => Mux20.IN17
mode[2] => Mux21.IN17
mode[2] => Mux22.IN17
mode[2] => Mux23.IN17
mode[2] => Mux24.IN17
mode[2] => Mux25.IN17
mode[2] => Mux26.IN17
mode[2] => Mux27.IN17
mode[2] => Mux28.IN17
mode[2] => Mux29.IN17
mode[2] => Mux30.IN17
mode[2] => Mux31.IN17
mode[2] => Mux32.IN17
mode[2] => Mux33.IN17
mode[2] => Mux34.IN17
mode[2] => Mux35.IN4
mode[2] => Mux36.IN4
mode[2] => Mux37.IN4
mode[2] => Mux38.IN4
mode[2] => Mux39.IN4
mode[2] => Mux40.IN4
mode[2] => Mux41.IN4
mode[2] => Mux42.IN4
mode[2] => Mux43.IN4
mode[2] => Mux44.IN4
mode[2] => Mux45.IN4
mode[2] => Mux46.IN4
mode[2] => Mux47.IN4
mode[2] => Mux48.IN4
mode[2] => Mux49.IN4
mode[2] => Mux50.IN4
mode[3] => Mux3.IN16
mode[3] => Mux4.IN16
mode[3] => Mux5.IN16
mode[3] => Mux6.IN16
mode[3] => Mux7.IN16
mode[3] => Mux8.IN16
mode[3] => Mux9.IN16
mode[3] => Mux10.IN16
mode[3] => Mux11.IN16
mode[3] => Mux12.IN16
mode[3] => Mux13.IN16
mode[3] => Mux14.IN16
mode[3] => Mux15.IN16
mode[3] => Mux16.IN16
mode[3] => Mux17.IN16
mode[3] => Mux18.IN16
mode[3] => Mux19.IN16
mode[3] => Mux20.IN16
mode[3] => Mux21.IN16
mode[3] => Mux22.IN16
mode[3] => Mux23.IN16
mode[3] => Mux24.IN16
mode[3] => Mux25.IN16
mode[3] => Mux26.IN16
mode[3] => Mux27.IN16
mode[3] => Mux28.IN16
mode[3] => Mux29.IN16
mode[3] => Mux30.IN16
mode[3] => Mux31.IN16
mode[3] => Mux32.IN16
mode[3] => Mux33.IN16
mode[3] => Mux34.IN16
mode[3] => Mux35.IN3
mode[3] => Mux36.IN3
mode[3] => Mux37.IN3
mode[3] => Mux38.IN3
mode[3] => Mux39.IN3
mode[3] => Mux40.IN3
mode[3] => Mux41.IN3
mode[3] => Mux42.IN3
mode[3] => Mux43.IN3
mode[3] => Mux44.IN3
mode[3] => Mux45.IN3
mode[3] => Mux46.IN3
mode[3] => Mux47.IN3
mode[3] => Mux48.IN3
mode[3] => Mux49.IN3
mode[3] => Mux50.IN3
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => clearLeft.OUTPUTSELECT
rotate => clearRight.OUTPUTSELECT
rotate => clearUp.OUTPUTSELECT
rotate => clearDown.OUTPUTSELECT
update => Mux2.IN13
update => Mux1.IN13
update => Mux1.IN14
update => Mux2.IN14
update => Mux0.IN13
update => Mux0.IN14
update => Mux2.IN15
update => Mux0.IN15
update => Mux1.IN15
sysclk => sysclk.IN7
nextfacing[0] <= nextfacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[1] <= nextfacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[2] <= nextfacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[3] <= nextfacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[4] <= nextfacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[5] <= nextfacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[6] <= nextfacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[7] <= nextfacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[8] <= nextfacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[9] <= nextfacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[10] <= nextfacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[11] <= nextfacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[12] <= nextfacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[13] <= nextfacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[14] <= nextfacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[15] <= nextfacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[0] <= nextloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[1] <= nextloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[2] <= nextloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[3] <= nextloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[4] <= nextloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[5] <= nextloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[6] <= nextloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[7] <= nextloc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[8] <= nextloc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[9] <= nextloc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[10] <= nextloc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[11] <= nextloc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[12] <= nextloc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[13] <= nextloc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[14] <= nextloc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[15] <= nextloc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|clearRom:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_h0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_h0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_h0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_h0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_h0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_h0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_h0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_h0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_h0g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0g1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]


|main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
data[32] => l1_w0_n4_mux_dataout.IN1
data[33] => l1_w1_n4_mux_dataout.IN1
data[34] => l1_w2_n4_mux_dataout.IN1
data[35] => l1_w3_n4_mux_dataout.IN1
data[36] => l1_w0_n4_mux_dataout.IN1
data[37] => l1_w1_n4_mux_dataout.IN1
data[38] => l1_w2_n4_mux_dataout.IN1
data[39] => l1_w3_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|Level:u0|Blinky:u0|randomDirection:u1
clearLeft => Mux0.IN4
clearLeft => Mux1.IN4
clearRight => Mux0.IN5
clearRight => Mux1.IN5
clearUp => Mux0.IN6
clearUp => Mux1.IN6
clearDown => Mux0.IN7
clearDown => Mux1.IN7
clk => LeftRightData:u0.clock
clk => LeftRightDownData:u1.clock
clk => RandomDirection[0]~reg0.CLK
clk => RandomDirection[1]~reg0.CLK
clk => RandomDirection[2]~reg0.CLK
clk => RandomDirection[3]~reg0.CLK
clk => RandomDirection[4]~reg0.CLK
clk => RandomDirection[5]~reg0.CLK
clk => RandomDirection[6]~reg0.CLK
clk => RandomDirection[7]~reg0.CLK
clk => RandomDirection[8]~reg0.CLK
clk => RandomDirection[9]~reg0.CLK
clk => RandomDirection[10]~reg0.CLK
clk => RandomDirection[11]~reg0.CLK
clk => RandomDirection[12]~reg0.CLK
clk => RandomDirection[13]~reg0.CLK
clk => RandomDirection[14]~reg0.CLK
clk => RandomDirection[15]~reg0.CLK
clk => direction[0].CLK
clk => direction[1].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
RandomDirection[0] <= RandomDirection[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[1] <= RandomDirection[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[2] <= RandomDirection[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[3] <= RandomDirection[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[4] <= RandomDirection[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[5] <= RandomDirection[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[6] <= RandomDirection[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[7] <= RandomDirection[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[8] <= RandomDirection[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[9] <= RandomDirection[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[10] <= RandomDirection[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[11] <= RandomDirection[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[12] <= RandomDirection[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[13] <= RandomDirection[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[14] <= RandomDirection[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[15] <= RandomDirection[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_2sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_2sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_2sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_2sg1:auto_generated.address_a[4]
address_a[5] => altsyncram_2sg1:auto_generated.address_a[5]
address_a[6] => altsyncram_2sg1:auto_generated.address_a[6]
address_a[7] => altsyncram_2sg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2sg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2sg1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q9h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9h1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Blinky:u0|dis:left
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|dis:right
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|dis:up
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|dis:down
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Blinky:u0|minvalue:bestdir
leftdis[0] => LessThan1.IN17
leftdis[0] => minLeftRight.DATAA
leftdis[0] => Equal0.IN33
leftdis[0] => Equal2.IN33
leftdis[1] => LessThan1.IN16
leftdis[1] => minLeftRight.DATAA
leftdis[1] => Equal0.IN32
leftdis[1] => Equal2.IN32
leftdis[2] => LessThan1.IN15
leftdis[2] => minLeftRight.DATAA
leftdis[2] => Equal0.IN31
leftdis[2] => Equal2.IN31
leftdis[3] => LessThan1.IN14
leftdis[3] => minLeftRight.DATAA
leftdis[3] => Equal0.IN30
leftdis[3] => Equal2.IN30
leftdis[4] => LessThan1.IN13
leftdis[4] => minLeftRight.DATAA
leftdis[4] => Equal0.IN29
leftdis[4] => Equal2.IN29
leftdis[5] => LessThan1.IN12
leftdis[5] => minLeftRight.DATAA
leftdis[5] => Equal0.IN28
leftdis[5] => Equal2.IN28
leftdis[6] => LessThan1.IN11
leftdis[6] => minLeftRight.DATAA
leftdis[6] => Equal0.IN27
leftdis[6] => Equal2.IN27
leftdis[7] => LessThan1.IN10
leftdis[7] => minLeftRight.DATAA
leftdis[7] => Equal0.IN26
leftdis[7] => Equal2.IN26
leftdis[8] => LessThan1.IN9
leftdis[8] => minLeftRight.DATAA
leftdis[8] => Equal0.IN25
leftdis[8] => Equal2.IN25
leftdis[9] => LessThan1.IN8
leftdis[9] => minLeftRight.DATAA
leftdis[9] => Equal0.IN24
leftdis[9] => Equal2.IN24
leftdis[10] => LessThan1.IN7
leftdis[10] => minLeftRight.DATAA
leftdis[10] => Equal0.IN23
leftdis[10] => Equal2.IN23
leftdis[11] => LessThan1.IN6
leftdis[11] => minLeftRight.DATAA
leftdis[11] => Equal0.IN22
leftdis[11] => Equal2.IN22
leftdis[12] => LessThan1.IN5
leftdis[12] => minLeftRight.DATAA
leftdis[12] => Equal0.IN21
leftdis[12] => Equal2.IN21
leftdis[13] => LessThan1.IN4
leftdis[13] => minLeftRight.DATAA
leftdis[13] => Equal0.IN20
leftdis[13] => Equal2.IN20
leftdis[14] => LessThan1.IN3
leftdis[14] => minLeftRight.DATAA
leftdis[14] => Equal0.IN19
leftdis[14] => Equal2.IN19
leftdis[15] => LessThan1.IN2
leftdis[15] => minLeftRight.DATAA
leftdis[15] => Equal0.IN18
leftdis[15] => Equal2.IN18
leftdis[16] => LessThan1.IN1
leftdis[16] => minLeftRight.DATAA
leftdis[16] => Equal0.IN17
leftdis[16] => Equal2.IN17
rightdis[0] => LessThan1.IN34
rightdis[0] => minLeftRight.DATAB
rightdis[1] => LessThan1.IN33
rightdis[1] => minLeftRight.DATAB
rightdis[2] => LessThan1.IN32
rightdis[2] => minLeftRight.DATAB
rightdis[3] => LessThan1.IN31
rightdis[3] => minLeftRight.DATAB
rightdis[4] => LessThan1.IN30
rightdis[4] => minLeftRight.DATAB
rightdis[5] => LessThan1.IN29
rightdis[5] => minLeftRight.DATAB
rightdis[6] => LessThan1.IN28
rightdis[6] => minLeftRight.DATAB
rightdis[7] => LessThan1.IN27
rightdis[7] => minLeftRight.DATAB
rightdis[8] => LessThan1.IN26
rightdis[8] => minLeftRight.DATAB
rightdis[9] => LessThan1.IN25
rightdis[9] => minLeftRight.DATAB
rightdis[10] => LessThan1.IN24
rightdis[10] => minLeftRight.DATAB
rightdis[11] => LessThan1.IN23
rightdis[11] => minLeftRight.DATAB
rightdis[12] => LessThan1.IN22
rightdis[12] => minLeftRight.DATAB
rightdis[13] => LessThan1.IN21
rightdis[13] => minLeftRight.DATAB
rightdis[14] => LessThan1.IN20
rightdis[14] => minLeftRight.DATAB
rightdis[15] => LessThan1.IN19
rightdis[15] => minLeftRight.DATAB
rightdis[16] => LessThan1.IN18
rightdis[16] => minLeftRight.DATAB
updis[0] => LessThan0.IN17
updis[0] => minUpDown.DATAA
updis[0] => Equal1.IN33
updis[1] => LessThan0.IN16
updis[1] => minUpDown.DATAA
updis[1] => Equal1.IN32
updis[2] => LessThan0.IN15
updis[2] => minUpDown.DATAA
updis[2] => Equal1.IN31
updis[3] => LessThan0.IN14
updis[3] => minUpDown.DATAA
updis[3] => Equal1.IN30
updis[4] => LessThan0.IN13
updis[4] => minUpDown.DATAA
updis[4] => Equal1.IN29
updis[5] => LessThan0.IN12
updis[5] => minUpDown.DATAA
updis[5] => Equal1.IN28
updis[6] => LessThan0.IN11
updis[6] => minUpDown.DATAA
updis[6] => Equal1.IN27
updis[7] => LessThan0.IN10
updis[7] => minUpDown.DATAA
updis[7] => Equal1.IN26
updis[8] => LessThan0.IN9
updis[8] => minUpDown.DATAA
updis[8] => Equal1.IN25
updis[9] => LessThan0.IN8
updis[9] => minUpDown.DATAA
updis[9] => Equal1.IN24
updis[10] => LessThan0.IN7
updis[10] => minUpDown.DATAA
updis[10] => Equal1.IN23
updis[11] => LessThan0.IN6
updis[11] => minUpDown.DATAA
updis[11] => Equal1.IN22
updis[12] => LessThan0.IN5
updis[12] => minUpDown.DATAA
updis[12] => Equal1.IN21
updis[13] => LessThan0.IN4
updis[13] => minUpDown.DATAA
updis[13] => Equal1.IN20
updis[14] => LessThan0.IN3
updis[14] => minUpDown.DATAA
updis[14] => Equal1.IN19
updis[15] => LessThan0.IN2
updis[15] => minUpDown.DATAA
updis[15] => Equal1.IN18
updis[16] => LessThan0.IN1
updis[16] => minUpDown.DATAA
updis[16] => Equal1.IN17
downdis[0] => LessThan0.IN34
downdis[0] => minUpDown.DATAB
downdis[1] => LessThan0.IN33
downdis[1] => minUpDown.DATAB
downdis[2] => LessThan0.IN32
downdis[2] => minUpDown.DATAB
downdis[3] => LessThan0.IN31
downdis[3] => minUpDown.DATAB
downdis[4] => LessThan0.IN30
downdis[4] => minUpDown.DATAB
downdis[5] => LessThan0.IN29
downdis[5] => minUpDown.DATAB
downdis[6] => LessThan0.IN28
downdis[6] => minUpDown.DATAB
downdis[7] => LessThan0.IN27
downdis[7] => minUpDown.DATAB
downdis[8] => LessThan0.IN26
downdis[8] => minUpDown.DATAB
downdis[9] => LessThan0.IN25
downdis[9] => minUpDown.DATAB
downdis[10] => LessThan0.IN24
downdis[10] => minUpDown.DATAB
downdis[11] => LessThan0.IN23
downdis[11] => minUpDown.DATAB
downdis[12] => LessThan0.IN22
downdis[12] => minUpDown.DATAB
downdis[13] => LessThan0.IN21
downdis[13] => minUpDown.DATAB
downdis[14] => LessThan0.IN20
downdis[14] => minUpDown.DATAB
downdis[15] => LessThan0.IN19
downdis[15] => minUpDown.DATAB
downdis[16] => LessThan0.IN18
downdis[16] => minUpDown.DATAB
clk => direction[0]~reg0.CLK
clk => direction[1]~reg0.CLK
clk => direction[2]~reg0.CLK
clk => direction[3]~reg0.CLK
clk => direction[4]~reg0.CLK
clk => direction[5]~reg0.CLK
clk => direction[6]~reg0.CLK
clk => direction[7]~reg0.CLK
clk => direction[8]~reg0.CLK
clk => direction[9]~reg0.CLK
clk => direction[10]~reg0.CLK
clk => direction[11]~reg0.CLK
clk => direction[12]~reg0.CLK
clk => direction[13]~reg0.CLK
clk => direction[14]~reg0.CLK
clk => direction[15]~reg0.CLK
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[2] <= direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[3] <= direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[4] <= direction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[5] <= direction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[6] <= direction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[7] <= direction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[8] <= direction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[9] <= direction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[10] <= direction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[11] <= direction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[12] <= direction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[13] <= direction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[14] <= direction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[15] <= direction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1
pacloc[0] => Add2.IN18
pacloc[1] => Add2.IN17
pacloc[2] => Add2.IN16
pacloc[3] => Add2.IN15
pacloc[4] => Add2.IN14
pacloc[5] => Add2.IN13
pacloc[6] => Add2.IN12
pacloc[7] => Add2.IN11
pacloc[8] => ~NO_FANOUT~
pacloc[9] => ~NO_FANOUT~
pacloc[10] => ~NO_FANOUT~
pacloc[11] => ~NO_FANOUT~
pacloc[12] => ~NO_FANOUT~
pacloc[13] => ~NO_FANOUT~
pacloc[14] => ~NO_FANOUT~
pacloc[15] => ~NO_FANOUT~
pacfacing[0] => ~NO_FANOUT~
pacfacing[1] => ~NO_FANOUT~
pacfacing[2] => ~NO_FANOUT~
pacfacing[3] => ~NO_FANOUT~
pacfacing[4] => ~NO_FANOUT~
pacfacing[5] => ~NO_FANOUT~
pacfacing[6] => ~NO_FANOUT~
pacfacing[7] => ~NO_FANOUT~
pacfacing[8] => ~NO_FANOUT~
pacfacing[9] => ~NO_FANOUT~
pacfacing[10] => ~NO_FANOUT~
pacfacing[11] => ~NO_FANOUT~
pacfacing[12] => ~NO_FANOUT~
pacfacing[13] => ~NO_FANOUT~
pacfacing[14] => ~NO_FANOUT~
pacfacing[15] => ~NO_FANOUT~
blinkyloc[0] => Add2.IN10
blinkyloc[1] => Add2.IN9
blinkyloc[2] => Add2.IN8
blinkyloc[3] => Add2.IN7
blinkyloc[4] => Add2.IN6
blinkyloc[5] => Add2.IN5
blinkyloc[6] => Add2.IN4
blinkyloc[7] => Add2.IN3
blinkyloc[8] => ~NO_FANOUT~
blinkyloc[9] => ~NO_FANOUT~
blinkyloc[10] => ~NO_FANOUT~
blinkyloc[11] => ~NO_FANOUT~
blinkyloc[12] => ~NO_FANOUT~
blinkyloc[13] => ~NO_FANOUT~
blinkyloc[14] => ~NO_FANOUT~
blinkyloc[15] => ~NO_FANOUT~
currentloc[0] => currentloc[0].IN2
currentloc[1] => currentloc[1].IN2
currentloc[2] => currentloc[2].IN2
currentloc[3] => currentloc[3].IN2
currentloc[4] => currentloc[4].IN2
currentloc[5] => currentloc[5].IN2
currentloc[6] => currentloc[6].IN2
currentloc[7] => currentloc[7].IN2
currentloc[8] => currentloc[8].IN1
currentloc[9] => currentloc[9].IN1
currentloc[10] => currentloc[10].IN1
currentloc[11] => currentloc[11].IN1
currentloc[12] => currentloc[12].IN1
currentloc[13] => currentloc[13].IN1
currentloc[14] => Add1.IN20
currentloc[14] => Add3.IN18
currentloc[14] => Add5.IN18
currentloc[14] => Add6.IN10
currentloc[14] => Add7.IN10
currentloc[14] => Add8.IN18
currentloc[14] => Add10.IN18
currentloc[14] => Add11.IN10
currentloc[14] => Add12.IN10
currentloc[14] => Add17.IN2
currentloc[14] => Mux20.IN4
currentloc[14] => Mux20.IN5
currentloc[14] => Mux20.IN6
currentloc[14] => Mux20.IN7
currentloc[14] => Mux20.IN8
currentloc[14] => Mux20.IN9
currentloc[14] => Mux20.IN10
currentloc[14] => Mux20.IN11
currentloc[14] => Mux20.IN12
currentloc[14] => Mux20.IN13
currentloc[14] => Mux20.IN14
currentloc[14] => Mux20.IN15
currentloc[14] => nextloc.DATAB
currentloc[15] => Add1.IN19
currentloc[15] => Add3.IN17
currentloc[15] => Add5.IN17
currentloc[15] => Add6.IN9
currentloc[15] => Add7.IN9
currentloc[15] => Add8.IN17
currentloc[15] => Add10.IN17
currentloc[15] => Add11.IN9
currentloc[15] => Add12.IN9
currentloc[15] => Add17.IN1
currentloc[15] => Mux19.IN4
currentloc[15] => Mux19.IN5
currentloc[15] => Mux19.IN6
currentloc[15] => Mux19.IN7
currentloc[15] => Mux19.IN8
currentloc[15] => Mux19.IN9
currentloc[15] => Mux19.IN10
currentloc[15] => Mux19.IN11
currentloc[15] => Mux19.IN12
currentloc[15] => Mux19.IN13
currentloc[15] => Mux19.IN14
currentloc[15] => Mux19.IN15
currentloc[15] => nextloc.DATAB
currentfacing[0] => Equal11.IN31
currentfacing[0] => Equal12.IN31
currentfacing[0] => Equal13.IN31
currentfacing[0] => Equal14.IN31
currentfacing[1] => Equal11.IN30
currentfacing[1] => Equal12.IN30
currentfacing[1] => Equal13.IN30
currentfacing[1] => Equal14.IN30
currentfacing[2] => Equal11.IN29
currentfacing[2] => Equal12.IN29
currentfacing[2] => Equal13.IN29
currentfacing[2] => Equal14.IN29
currentfacing[3] => Equal11.IN28
currentfacing[3] => Equal12.IN28
currentfacing[3] => Equal13.IN28
currentfacing[3] => Equal14.IN28
currentfacing[4] => Equal11.IN27
currentfacing[4] => Equal12.IN27
currentfacing[4] => Equal13.IN27
currentfacing[4] => Equal14.IN27
currentfacing[5] => Equal11.IN26
currentfacing[5] => Equal12.IN26
currentfacing[5] => Equal13.IN26
currentfacing[5] => Equal14.IN26
currentfacing[6] => Equal11.IN25
currentfacing[6] => Equal12.IN25
currentfacing[6] => Equal13.IN25
currentfacing[6] => Equal14.IN25
currentfacing[7] => Equal11.IN24
currentfacing[7] => Equal12.IN24
currentfacing[7] => Equal13.IN24
currentfacing[7] => Equal14.IN24
currentfacing[8] => Equal11.IN23
currentfacing[8] => Equal12.IN23
currentfacing[8] => Equal13.IN23
currentfacing[8] => Equal14.IN23
currentfacing[9] => Equal11.IN22
currentfacing[9] => Equal12.IN22
currentfacing[9] => Equal13.IN22
currentfacing[9] => Equal14.IN22
currentfacing[10] => Equal11.IN21
currentfacing[10] => Equal12.IN21
currentfacing[10] => Equal13.IN21
currentfacing[10] => Equal14.IN21
currentfacing[11] => Equal11.IN20
currentfacing[11] => Equal12.IN20
currentfacing[11] => Equal13.IN20
currentfacing[11] => Equal14.IN20
currentfacing[12] => Equal11.IN19
currentfacing[12] => Equal12.IN19
currentfacing[12] => Equal13.IN19
currentfacing[12] => Equal14.IN19
currentfacing[13] => Equal11.IN18
currentfacing[13] => Equal12.IN18
currentfacing[13] => Equal13.IN18
currentfacing[13] => Equal14.IN18
currentfacing[14] => Equal11.IN17
currentfacing[14] => Equal12.IN17
currentfacing[14] => Equal13.IN17
currentfacing[14] => Equal14.IN17
currentfacing[15] => Equal11.IN16
currentfacing[15] => Equal12.IN16
currentfacing[15] => Equal13.IN16
currentfacing[15] => Equal14.IN16
mode[0] => Mux3.IN19
mode[0] => Mux4.IN19
mode[0] => Mux5.IN19
mode[0] => Mux6.IN19
mode[0] => Mux7.IN19
mode[0] => Mux8.IN19
mode[0] => Mux9.IN19
mode[0] => Mux10.IN19
mode[0] => Mux11.IN19
mode[0] => Mux12.IN19
mode[0] => Mux13.IN19
mode[0] => Mux14.IN19
mode[0] => Mux15.IN19
mode[0] => Mux16.IN19
mode[0] => Mux17.IN19
mode[0] => Mux18.IN19
mode[0] => Mux19.IN19
mode[0] => Mux20.IN19
mode[0] => Mux21.IN19
mode[0] => Mux22.IN19
mode[0] => Mux23.IN19
mode[0] => Mux24.IN19
mode[0] => Mux25.IN19
mode[0] => Mux26.IN19
mode[0] => Mux27.IN19
mode[0] => Mux28.IN19
mode[0] => Mux29.IN19
mode[0] => Mux30.IN19
mode[0] => Mux31.IN19
mode[0] => Mux32.IN19
mode[0] => Mux33.IN19
mode[0] => Mux34.IN19
mode[0] => Mux35.IN6
mode[0] => Mux36.IN6
mode[0] => Mux37.IN6
mode[0] => Mux38.IN6
mode[0] => Mux39.IN6
mode[0] => Mux40.IN6
mode[0] => Mux41.IN6
mode[0] => Mux42.IN6
mode[0] => Mux43.IN6
mode[0] => Mux44.IN6
mode[0] => Mux45.IN6
mode[0] => Mux46.IN6
mode[0] => Mux47.IN6
mode[0] => Mux48.IN6
mode[0] => Mux49.IN6
mode[0] => Mux50.IN6
mode[1] => Mux3.IN18
mode[1] => Mux4.IN18
mode[1] => Mux5.IN18
mode[1] => Mux6.IN18
mode[1] => Mux7.IN18
mode[1] => Mux8.IN18
mode[1] => Mux9.IN18
mode[1] => Mux10.IN18
mode[1] => Mux11.IN18
mode[1] => Mux12.IN18
mode[1] => Mux13.IN18
mode[1] => Mux14.IN18
mode[1] => Mux15.IN18
mode[1] => Mux16.IN18
mode[1] => Mux17.IN18
mode[1] => Mux18.IN18
mode[1] => Mux19.IN18
mode[1] => Mux20.IN18
mode[1] => Mux21.IN18
mode[1] => Mux22.IN18
mode[1] => Mux23.IN18
mode[1] => Mux24.IN18
mode[1] => Mux25.IN18
mode[1] => Mux26.IN18
mode[1] => Mux27.IN18
mode[1] => Mux28.IN18
mode[1] => Mux29.IN18
mode[1] => Mux30.IN18
mode[1] => Mux31.IN18
mode[1] => Mux32.IN18
mode[1] => Mux33.IN18
mode[1] => Mux34.IN18
mode[1] => Mux35.IN5
mode[1] => Mux36.IN5
mode[1] => Mux37.IN5
mode[1] => Mux38.IN5
mode[1] => Mux39.IN5
mode[1] => Mux40.IN5
mode[1] => Mux41.IN5
mode[1] => Mux42.IN5
mode[1] => Mux43.IN5
mode[1] => Mux44.IN5
mode[1] => Mux45.IN5
mode[1] => Mux46.IN5
mode[1] => Mux47.IN5
mode[1] => Mux48.IN5
mode[1] => Mux49.IN5
mode[1] => Mux50.IN5
mode[2] => Mux3.IN17
mode[2] => Mux4.IN17
mode[2] => Mux5.IN17
mode[2] => Mux6.IN17
mode[2] => Mux7.IN17
mode[2] => Mux8.IN17
mode[2] => Mux9.IN17
mode[2] => Mux10.IN17
mode[2] => Mux11.IN17
mode[2] => Mux12.IN17
mode[2] => Mux13.IN17
mode[2] => Mux14.IN17
mode[2] => Mux15.IN17
mode[2] => Mux16.IN17
mode[2] => Mux17.IN17
mode[2] => Mux18.IN17
mode[2] => Mux19.IN17
mode[2] => Mux20.IN17
mode[2] => Mux21.IN17
mode[2] => Mux22.IN17
mode[2] => Mux23.IN17
mode[2] => Mux24.IN17
mode[2] => Mux25.IN17
mode[2] => Mux26.IN17
mode[2] => Mux27.IN17
mode[2] => Mux28.IN17
mode[2] => Mux29.IN17
mode[2] => Mux30.IN17
mode[2] => Mux31.IN17
mode[2] => Mux32.IN17
mode[2] => Mux33.IN17
mode[2] => Mux34.IN17
mode[2] => Mux35.IN4
mode[2] => Mux36.IN4
mode[2] => Mux37.IN4
mode[2] => Mux38.IN4
mode[2] => Mux39.IN4
mode[2] => Mux40.IN4
mode[2] => Mux41.IN4
mode[2] => Mux42.IN4
mode[2] => Mux43.IN4
mode[2] => Mux44.IN4
mode[2] => Mux45.IN4
mode[2] => Mux46.IN4
mode[2] => Mux47.IN4
mode[2] => Mux48.IN4
mode[2] => Mux49.IN4
mode[2] => Mux50.IN4
mode[3] => Mux3.IN16
mode[3] => Mux4.IN16
mode[3] => Mux5.IN16
mode[3] => Mux6.IN16
mode[3] => Mux7.IN16
mode[3] => Mux8.IN16
mode[3] => Mux9.IN16
mode[3] => Mux10.IN16
mode[3] => Mux11.IN16
mode[3] => Mux12.IN16
mode[3] => Mux13.IN16
mode[3] => Mux14.IN16
mode[3] => Mux15.IN16
mode[3] => Mux16.IN16
mode[3] => Mux17.IN16
mode[3] => Mux18.IN16
mode[3] => Mux19.IN16
mode[3] => Mux20.IN16
mode[3] => Mux21.IN16
mode[3] => Mux22.IN16
mode[3] => Mux23.IN16
mode[3] => Mux24.IN16
mode[3] => Mux25.IN16
mode[3] => Mux26.IN16
mode[3] => Mux27.IN16
mode[3] => Mux28.IN16
mode[3] => Mux29.IN16
mode[3] => Mux30.IN16
mode[3] => Mux31.IN16
mode[3] => Mux32.IN16
mode[3] => Mux33.IN16
mode[3] => Mux34.IN16
mode[3] => Mux35.IN3
mode[3] => Mux36.IN3
mode[3] => Mux37.IN3
mode[3] => Mux38.IN3
mode[3] => Mux39.IN3
mode[3] => Mux40.IN3
mode[3] => Mux41.IN3
mode[3] => Mux42.IN3
mode[3] => Mux43.IN3
mode[3] => Mux44.IN3
mode[3] => Mux45.IN3
mode[3] => Mux46.IN3
mode[3] => Mux47.IN3
mode[3] => Mux48.IN3
mode[3] => Mux49.IN3
mode[3] => Mux50.IN3
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => clearLeft.OUTPUTSELECT
rotate => clearRight.OUTPUTSELECT
rotate => clearUp.OUTPUTSELECT
rotate => clearDown.OUTPUTSELECT
update => Mux2.IN13
update => Mux1.IN13
update => Mux1.IN14
update => Mux2.IN14
update => Mux0.IN13
update => Mux0.IN14
update => Mux2.IN15
update => Mux0.IN15
update => Mux1.IN15
sysclk => sysclk.IN7
nextfacing[0] <= nextfacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[1] <= nextfacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[2] <= nextfacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[3] <= nextfacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[4] <= nextfacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[5] <= nextfacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[6] <= nextfacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[7] <= nextfacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[8] <= nextfacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[9] <= nextfacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[10] <= nextfacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[11] <= nextfacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[12] <= nextfacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[13] <= nextfacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[14] <= nextfacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[15] <= nextfacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[0] <= nextloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[1] <= nextloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[2] <= nextloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[3] <= nextloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[4] <= nextloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[5] <= nextloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[6] <= nextloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[7] <= nextloc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[8] <= nextloc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[9] <= nextloc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[10] <= nextloc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[11] <= nextloc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[12] <= nextloc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[13] <= nextloc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[14] <= nextloc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[15] <= nextloc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|clearRom:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_h0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_h0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_h0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_h0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_h0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_h0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_h0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_h0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_h0g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0g1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]


|main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
data[32] => l1_w0_n4_mux_dataout.IN1
data[33] => l1_w1_n4_mux_dataout.IN1
data[34] => l1_w2_n4_mux_dataout.IN1
data[35] => l1_w3_n4_mux_dataout.IN1
data[36] => l1_w0_n4_mux_dataout.IN1
data[37] => l1_w1_n4_mux_dataout.IN1
data[38] => l1_w2_n4_mux_dataout.IN1
data[39] => l1_w3_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|Level:u0|Inky:u1|randomDirection:u1
clearLeft => Mux0.IN4
clearLeft => Mux1.IN4
clearRight => Mux0.IN5
clearRight => Mux1.IN5
clearUp => Mux0.IN6
clearUp => Mux1.IN6
clearDown => Mux0.IN7
clearDown => Mux1.IN7
clk => LeftRightData:u0.clock
clk => LeftRightDownData:u1.clock
clk => RandomDirection[0]~reg0.CLK
clk => RandomDirection[1]~reg0.CLK
clk => RandomDirection[2]~reg0.CLK
clk => RandomDirection[3]~reg0.CLK
clk => RandomDirection[4]~reg0.CLK
clk => RandomDirection[5]~reg0.CLK
clk => RandomDirection[6]~reg0.CLK
clk => RandomDirection[7]~reg0.CLK
clk => RandomDirection[8]~reg0.CLK
clk => RandomDirection[9]~reg0.CLK
clk => RandomDirection[10]~reg0.CLK
clk => RandomDirection[11]~reg0.CLK
clk => RandomDirection[12]~reg0.CLK
clk => RandomDirection[13]~reg0.CLK
clk => RandomDirection[14]~reg0.CLK
clk => RandomDirection[15]~reg0.CLK
clk => direction[0].CLK
clk => direction[1].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
RandomDirection[0] <= RandomDirection[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[1] <= RandomDirection[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[2] <= RandomDirection[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[3] <= RandomDirection[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[4] <= RandomDirection[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[5] <= RandomDirection[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[6] <= RandomDirection[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[7] <= RandomDirection[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[8] <= RandomDirection[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[9] <= RandomDirection[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[10] <= RandomDirection[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[11] <= RandomDirection[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[12] <= RandomDirection[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[13] <= RandomDirection[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[14] <= RandomDirection[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[15] <= RandomDirection[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_2sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_2sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_2sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_2sg1:auto_generated.address_a[4]
address_a[5] => altsyncram_2sg1:auto_generated.address_a[5]
address_a[6] => altsyncram_2sg1:auto_generated.address_a[6]
address_a[7] => altsyncram_2sg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2sg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2sg1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q9h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9h1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Inky:u1|dis:left
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|dis:right
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|dis:up
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|dis:down
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Inky:u1|minvalue:bestdir
leftdis[0] => LessThan1.IN17
leftdis[0] => minLeftRight.DATAA
leftdis[0] => Equal0.IN33
leftdis[0] => Equal2.IN33
leftdis[1] => LessThan1.IN16
leftdis[1] => minLeftRight.DATAA
leftdis[1] => Equal0.IN32
leftdis[1] => Equal2.IN32
leftdis[2] => LessThan1.IN15
leftdis[2] => minLeftRight.DATAA
leftdis[2] => Equal0.IN31
leftdis[2] => Equal2.IN31
leftdis[3] => LessThan1.IN14
leftdis[3] => minLeftRight.DATAA
leftdis[3] => Equal0.IN30
leftdis[3] => Equal2.IN30
leftdis[4] => LessThan1.IN13
leftdis[4] => minLeftRight.DATAA
leftdis[4] => Equal0.IN29
leftdis[4] => Equal2.IN29
leftdis[5] => LessThan1.IN12
leftdis[5] => minLeftRight.DATAA
leftdis[5] => Equal0.IN28
leftdis[5] => Equal2.IN28
leftdis[6] => LessThan1.IN11
leftdis[6] => minLeftRight.DATAA
leftdis[6] => Equal0.IN27
leftdis[6] => Equal2.IN27
leftdis[7] => LessThan1.IN10
leftdis[7] => minLeftRight.DATAA
leftdis[7] => Equal0.IN26
leftdis[7] => Equal2.IN26
leftdis[8] => LessThan1.IN9
leftdis[8] => minLeftRight.DATAA
leftdis[8] => Equal0.IN25
leftdis[8] => Equal2.IN25
leftdis[9] => LessThan1.IN8
leftdis[9] => minLeftRight.DATAA
leftdis[9] => Equal0.IN24
leftdis[9] => Equal2.IN24
leftdis[10] => LessThan1.IN7
leftdis[10] => minLeftRight.DATAA
leftdis[10] => Equal0.IN23
leftdis[10] => Equal2.IN23
leftdis[11] => LessThan1.IN6
leftdis[11] => minLeftRight.DATAA
leftdis[11] => Equal0.IN22
leftdis[11] => Equal2.IN22
leftdis[12] => LessThan1.IN5
leftdis[12] => minLeftRight.DATAA
leftdis[12] => Equal0.IN21
leftdis[12] => Equal2.IN21
leftdis[13] => LessThan1.IN4
leftdis[13] => minLeftRight.DATAA
leftdis[13] => Equal0.IN20
leftdis[13] => Equal2.IN20
leftdis[14] => LessThan1.IN3
leftdis[14] => minLeftRight.DATAA
leftdis[14] => Equal0.IN19
leftdis[14] => Equal2.IN19
leftdis[15] => LessThan1.IN2
leftdis[15] => minLeftRight.DATAA
leftdis[15] => Equal0.IN18
leftdis[15] => Equal2.IN18
leftdis[16] => LessThan1.IN1
leftdis[16] => minLeftRight.DATAA
leftdis[16] => Equal0.IN17
leftdis[16] => Equal2.IN17
rightdis[0] => LessThan1.IN34
rightdis[0] => minLeftRight.DATAB
rightdis[1] => LessThan1.IN33
rightdis[1] => minLeftRight.DATAB
rightdis[2] => LessThan1.IN32
rightdis[2] => minLeftRight.DATAB
rightdis[3] => LessThan1.IN31
rightdis[3] => minLeftRight.DATAB
rightdis[4] => LessThan1.IN30
rightdis[4] => minLeftRight.DATAB
rightdis[5] => LessThan1.IN29
rightdis[5] => minLeftRight.DATAB
rightdis[6] => LessThan1.IN28
rightdis[6] => minLeftRight.DATAB
rightdis[7] => LessThan1.IN27
rightdis[7] => minLeftRight.DATAB
rightdis[8] => LessThan1.IN26
rightdis[8] => minLeftRight.DATAB
rightdis[9] => LessThan1.IN25
rightdis[9] => minLeftRight.DATAB
rightdis[10] => LessThan1.IN24
rightdis[10] => minLeftRight.DATAB
rightdis[11] => LessThan1.IN23
rightdis[11] => minLeftRight.DATAB
rightdis[12] => LessThan1.IN22
rightdis[12] => minLeftRight.DATAB
rightdis[13] => LessThan1.IN21
rightdis[13] => minLeftRight.DATAB
rightdis[14] => LessThan1.IN20
rightdis[14] => minLeftRight.DATAB
rightdis[15] => LessThan1.IN19
rightdis[15] => minLeftRight.DATAB
rightdis[16] => LessThan1.IN18
rightdis[16] => minLeftRight.DATAB
updis[0] => LessThan0.IN17
updis[0] => minUpDown.DATAA
updis[0] => Equal1.IN33
updis[1] => LessThan0.IN16
updis[1] => minUpDown.DATAA
updis[1] => Equal1.IN32
updis[2] => LessThan0.IN15
updis[2] => minUpDown.DATAA
updis[2] => Equal1.IN31
updis[3] => LessThan0.IN14
updis[3] => minUpDown.DATAA
updis[3] => Equal1.IN30
updis[4] => LessThan0.IN13
updis[4] => minUpDown.DATAA
updis[4] => Equal1.IN29
updis[5] => LessThan0.IN12
updis[5] => minUpDown.DATAA
updis[5] => Equal1.IN28
updis[6] => LessThan0.IN11
updis[6] => minUpDown.DATAA
updis[6] => Equal1.IN27
updis[7] => LessThan0.IN10
updis[7] => minUpDown.DATAA
updis[7] => Equal1.IN26
updis[8] => LessThan0.IN9
updis[8] => minUpDown.DATAA
updis[8] => Equal1.IN25
updis[9] => LessThan0.IN8
updis[9] => minUpDown.DATAA
updis[9] => Equal1.IN24
updis[10] => LessThan0.IN7
updis[10] => minUpDown.DATAA
updis[10] => Equal1.IN23
updis[11] => LessThan0.IN6
updis[11] => minUpDown.DATAA
updis[11] => Equal1.IN22
updis[12] => LessThan0.IN5
updis[12] => minUpDown.DATAA
updis[12] => Equal1.IN21
updis[13] => LessThan0.IN4
updis[13] => minUpDown.DATAA
updis[13] => Equal1.IN20
updis[14] => LessThan0.IN3
updis[14] => minUpDown.DATAA
updis[14] => Equal1.IN19
updis[15] => LessThan0.IN2
updis[15] => minUpDown.DATAA
updis[15] => Equal1.IN18
updis[16] => LessThan0.IN1
updis[16] => minUpDown.DATAA
updis[16] => Equal1.IN17
downdis[0] => LessThan0.IN34
downdis[0] => minUpDown.DATAB
downdis[1] => LessThan0.IN33
downdis[1] => minUpDown.DATAB
downdis[2] => LessThan0.IN32
downdis[2] => minUpDown.DATAB
downdis[3] => LessThan0.IN31
downdis[3] => minUpDown.DATAB
downdis[4] => LessThan0.IN30
downdis[4] => minUpDown.DATAB
downdis[5] => LessThan0.IN29
downdis[5] => minUpDown.DATAB
downdis[6] => LessThan0.IN28
downdis[6] => minUpDown.DATAB
downdis[7] => LessThan0.IN27
downdis[7] => minUpDown.DATAB
downdis[8] => LessThan0.IN26
downdis[8] => minUpDown.DATAB
downdis[9] => LessThan0.IN25
downdis[9] => minUpDown.DATAB
downdis[10] => LessThan0.IN24
downdis[10] => minUpDown.DATAB
downdis[11] => LessThan0.IN23
downdis[11] => minUpDown.DATAB
downdis[12] => LessThan0.IN22
downdis[12] => minUpDown.DATAB
downdis[13] => LessThan0.IN21
downdis[13] => minUpDown.DATAB
downdis[14] => LessThan0.IN20
downdis[14] => minUpDown.DATAB
downdis[15] => LessThan0.IN19
downdis[15] => minUpDown.DATAB
downdis[16] => LessThan0.IN18
downdis[16] => minUpDown.DATAB
clk => direction[0]~reg0.CLK
clk => direction[1]~reg0.CLK
clk => direction[2]~reg0.CLK
clk => direction[3]~reg0.CLK
clk => direction[4]~reg0.CLK
clk => direction[5]~reg0.CLK
clk => direction[6]~reg0.CLK
clk => direction[7]~reg0.CLK
clk => direction[8]~reg0.CLK
clk => direction[9]~reg0.CLK
clk => direction[10]~reg0.CLK
clk => direction[11]~reg0.CLK
clk => direction[12]~reg0.CLK
clk => direction[13]~reg0.CLK
clk => direction[14]~reg0.CLK
clk => direction[15]~reg0.CLK
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[2] <= direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[3] <= direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[4] <= direction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[5] <= direction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[6] <= direction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[7] <= direction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[8] <= direction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[9] <= direction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[10] <= direction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[11] <= direction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[12] <= direction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[13] <= direction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[14] <= direction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[15] <= direction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2
pacloc[0] => Mux18.IN3
pacloc[1] => Mux17.IN3
pacloc[2] => Mux16.IN3
pacloc[3] => Add4.IN58
pacloc[4] => Add4.IN57
pacloc[5] => Add4.IN56
pacloc[6] => Add4.IN55
pacloc[7] => Add4.IN54
pacloc[8] => Add4.IN53
pacloc[9] => Add4.IN52
pacloc[10] => Add4.IN51
pacloc[11] => Add4.IN50
pacloc[12] => Add4.IN49
pacloc[13] => Add4.IN48
pacloc[14] => Add4.IN47
pacloc[15] => Add4.IN46
pacfacing[0] => Add3.IN54
pacfacing[0] => Add2.IN31
pacfacing[1] => Add3.IN53
pacfacing[1] => Add2.IN30
pacfacing[2] => Add3.IN52
pacfacing[2] => Add2.IN29
pacfacing[3] => Add3.IN51
pacfacing[3] => Add2.IN28
pacfacing[4] => Add3.IN50
pacfacing[4] => Add2.IN27
pacfacing[5] => Add3.IN49
pacfacing[5] => Add2.IN26
pacfacing[6] => Add3.IN48
pacfacing[6] => Add2.IN25
pacfacing[7] => Add3.IN47
pacfacing[7] => Add2.IN24
pacfacing[8] => Add3.IN46
pacfacing[8] => Add2.IN23
pacfacing[9] => Add3.IN45
pacfacing[9] => Add2.IN22
pacfacing[10] => Add3.IN44
pacfacing[10] => Add2.IN21
pacfacing[11] => Add3.IN43
pacfacing[11] => Add2.IN20
pacfacing[12] => Add3.IN42
pacfacing[12] => Add2.IN19
pacfacing[13] => Add3.IN41
pacfacing[13] => Add2.IN18
pacfacing[14] => Add3.IN40
pacfacing[14] => Add2.IN17
pacfacing[15] => Add3.IN39
pacfacing[15] => Add2.IN16
currentloc[0] => currentloc[0].IN2
currentloc[1] => currentloc[1].IN2
currentloc[2] => currentloc[2].IN2
currentloc[3] => currentloc[3].IN2
currentloc[4] => currentloc[4].IN2
currentloc[5] => currentloc[5].IN2
currentloc[6] => currentloc[6].IN2
currentloc[7] => currentloc[7].IN2
currentloc[8] => currentloc[8].IN1
currentloc[9] => currentloc[9].IN1
currentloc[10] => currentloc[10].IN1
currentloc[11] => currentloc[11].IN1
currentloc[12] => currentloc[12].IN1
currentloc[13] => currentloc[13].IN1
currentloc[14] => Add1.IN20
currentloc[14] => Add5.IN18
currentloc[14] => Add7.IN18
currentloc[14] => Add8.IN10
currentloc[14] => Add9.IN10
currentloc[14] => Add10.IN18
currentloc[14] => Add12.IN18
currentloc[14] => Add13.IN10
currentloc[14] => Add14.IN10
currentloc[14] => Add19.IN2
currentloc[14] => Mux20.IN4
currentloc[14] => Mux20.IN5
currentloc[14] => Mux20.IN6
currentloc[14] => Mux20.IN7
currentloc[14] => Mux20.IN8
currentloc[14] => Mux20.IN9
currentloc[14] => Mux20.IN10
currentloc[14] => Mux20.IN11
currentloc[14] => Mux20.IN12
currentloc[14] => Mux20.IN13
currentloc[14] => Mux20.IN14
currentloc[14] => Mux20.IN15
currentloc[14] => nextloc.DATAB
currentloc[15] => Add1.IN19
currentloc[15] => Add5.IN17
currentloc[15] => Add7.IN17
currentloc[15] => Add8.IN9
currentloc[15] => Add9.IN9
currentloc[15] => Add10.IN17
currentloc[15] => Add12.IN17
currentloc[15] => Add13.IN9
currentloc[15] => Add14.IN9
currentloc[15] => Add19.IN1
currentloc[15] => Mux19.IN4
currentloc[15] => Mux19.IN5
currentloc[15] => Mux19.IN6
currentloc[15] => Mux19.IN7
currentloc[15] => Mux19.IN8
currentloc[15] => Mux19.IN9
currentloc[15] => Mux19.IN10
currentloc[15] => Mux19.IN11
currentloc[15] => Mux19.IN12
currentloc[15] => Mux19.IN13
currentloc[15] => Mux19.IN14
currentloc[15] => Mux19.IN15
currentloc[15] => nextloc.DATAB
currentfacing[0] => Equal11.IN31
currentfacing[0] => Equal12.IN31
currentfacing[0] => Equal13.IN31
currentfacing[0] => Equal14.IN31
currentfacing[1] => Equal11.IN30
currentfacing[1] => Equal12.IN30
currentfacing[1] => Equal13.IN30
currentfacing[1] => Equal14.IN30
currentfacing[2] => Equal11.IN29
currentfacing[2] => Equal12.IN29
currentfacing[2] => Equal13.IN29
currentfacing[2] => Equal14.IN29
currentfacing[3] => Equal11.IN28
currentfacing[3] => Equal12.IN28
currentfacing[3] => Equal13.IN28
currentfacing[3] => Equal14.IN28
currentfacing[4] => Equal11.IN27
currentfacing[4] => Equal12.IN27
currentfacing[4] => Equal13.IN27
currentfacing[4] => Equal14.IN27
currentfacing[5] => Equal11.IN26
currentfacing[5] => Equal12.IN26
currentfacing[5] => Equal13.IN26
currentfacing[5] => Equal14.IN26
currentfacing[6] => Equal11.IN25
currentfacing[6] => Equal12.IN25
currentfacing[6] => Equal13.IN25
currentfacing[6] => Equal14.IN25
currentfacing[7] => Equal11.IN24
currentfacing[7] => Equal12.IN24
currentfacing[7] => Equal13.IN24
currentfacing[7] => Equal14.IN24
currentfacing[8] => Equal11.IN23
currentfacing[8] => Equal12.IN23
currentfacing[8] => Equal13.IN23
currentfacing[8] => Equal14.IN23
currentfacing[9] => Equal11.IN22
currentfacing[9] => Equal12.IN22
currentfacing[9] => Equal13.IN22
currentfacing[9] => Equal14.IN22
currentfacing[10] => Equal11.IN21
currentfacing[10] => Equal12.IN21
currentfacing[10] => Equal13.IN21
currentfacing[10] => Equal14.IN21
currentfacing[11] => Equal11.IN20
currentfacing[11] => Equal12.IN20
currentfacing[11] => Equal13.IN20
currentfacing[11] => Equal14.IN20
currentfacing[12] => Equal11.IN19
currentfacing[12] => Equal12.IN19
currentfacing[12] => Equal13.IN19
currentfacing[12] => Equal14.IN19
currentfacing[13] => Equal11.IN18
currentfacing[13] => Equal12.IN18
currentfacing[13] => Equal13.IN18
currentfacing[13] => Equal14.IN18
currentfacing[14] => Equal11.IN17
currentfacing[14] => Equal12.IN17
currentfacing[14] => Equal13.IN17
currentfacing[14] => Equal14.IN17
currentfacing[15] => Equal11.IN16
currentfacing[15] => Equal12.IN16
currentfacing[15] => Equal13.IN16
currentfacing[15] => Equal14.IN16
mode[0] => Mux3.IN19
mode[0] => Mux4.IN19
mode[0] => Mux5.IN19
mode[0] => Mux6.IN19
mode[0] => Mux7.IN19
mode[0] => Mux8.IN19
mode[0] => Mux9.IN19
mode[0] => Mux10.IN19
mode[0] => Mux11.IN19
mode[0] => Mux12.IN19
mode[0] => Mux13.IN19
mode[0] => Mux14.IN19
mode[0] => Mux15.IN19
mode[0] => Mux16.IN19
mode[0] => Mux17.IN19
mode[0] => Mux18.IN19
mode[0] => Mux19.IN19
mode[0] => Mux20.IN19
mode[0] => Mux21.IN19
mode[0] => Mux22.IN19
mode[0] => Mux23.IN19
mode[0] => Mux24.IN19
mode[0] => Mux25.IN19
mode[0] => Mux26.IN19
mode[0] => Mux27.IN19
mode[0] => Mux28.IN19
mode[0] => Mux29.IN19
mode[0] => Mux30.IN19
mode[0] => Mux31.IN19
mode[0] => Mux32.IN19
mode[0] => Mux33.IN19
mode[0] => Mux34.IN19
mode[0] => Mux35.IN6
mode[0] => Mux36.IN6
mode[0] => Mux37.IN6
mode[0] => Mux38.IN6
mode[0] => Mux39.IN6
mode[0] => Mux40.IN6
mode[0] => Mux41.IN6
mode[0] => Mux42.IN6
mode[0] => Mux43.IN6
mode[0] => Mux44.IN6
mode[0] => Mux45.IN6
mode[0] => Mux46.IN6
mode[0] => Mux47.IN6
mode[0] => Mux48.IN6
mode[0] => Mux49.IN6
mode[0] => Mux50.IN6
mode[1] => Mux3.IN18
mode[1] => Mux4.IN18
mode[1] => Mux5.IN18
mode[1] => Mux6.IN18
mode[1] => Mux7.IN18
mode[1] => Mux8.IN18
mode[1] => Mux9.IN18
mode[1] => Mux10.IN18
mode[1] => Mux11.IN18
mode[1] => Mux12.IN18
mode[1] => Mux13.IN18
mode[1] => Mux14.IN18
mode[1] => Mux15.IN18
mode[1] => Mux16.IN18
mode[1] => Mux17.IN18
mode[1] => Mux18.IN18
mode[1] => Mux19.IN18
mode[1] => Mux20.IN18
mode[1] => Mux21.IN18
mode[1] => Mux22.IN18
mode[1] => Mux23.IN18
mode[1] => Mux24.IN18
mode[1] => Mux25.IN18
mode[1] => Mux26.IN18
mode[1] => Mux27.IN18
mode[1] => Mux28.IN18
mode[1] => Mux29.IN18
mode[1] => Mux30.IN18
mode[1] => Mux31.IN18
mode[1] => Mux32.IN18
mode[1] => Mux33.IN18
mode[1] => Mux34.IN18
mode[1] => Mux35.IN5
mode[1] => Mux36.IN5
mode[1] => Mux37.IN5
mode[1] => Mux38.IN5
mode[1] => Mux39.IN5
mode[1] => Mux40.IN5
mode[1] => Mux41.IN5
mode[1] => Mux42.IN5
mode[1] => Mux43.IN5
mode[1] => Mux44.IN5
mode[1] => Mux45.IN5
mode[1] => Mux46.IN5
mode[1] => Mux47.IN5
mode[1] => Mux48.IN5
mode[1] => Mux49.IN5
mode[1] => Mux50.IN5
mode[2] => Mux3.IN17
mode[2] => Mux4.IN17
mode[2] => Mux5.IN17
mode[2] => Mux6.IN17
mode[2] => Mux7.IN17
mode[2] => Mux8.IN17
mode[2] => Mux9.IN17
mode[2] => Mux10.IN17
mode[2] => Mux11.IN17
mode[2] => Mux12.IN17
mode[2] => Mux13.IN17
mode[2] => Mux14.IN17
mode[2] => Mux15.IN17
mode[2] => Mux16.IN17
mode[2] => Mux17.IN17
mode[2] => Mux18.IN17
mode[2] => Mux19.IN17
mode[2] => Mux20.IN17
mode[2] => Mux21.IN17
mode[2] => Mux22.IN17
mode[2] => Mux23.IN17
mode[2] => Mux24.IN17
mode[2] => Mux25.IN17
mode[2] => Mux26.IN17
mode[2] => Mux27.IN17
mode[2] => Mux28.IN17
mode[2] => Mux29.IN17
mode[2] => Mux30.IN17
mode[2] => Mux31.IN17
mode[2] => Mux32.IN17
mode[2] => Mux33.IN17
mode[2] => Mux34.IN17
mode[2] => Mux35.IN4
mode[2] => Mux36.IN4
mode[2] => Mux37.IN4
mode[2] => Mux38.IN4
mode[2] => Mux39.IN4
mode[2] => Mux40.IN4
mode[2] => Mux41.IN4
mode[2] => Mux42.IN4
mode[2] => Mux43.IN4
mode[2] => Mux44.IN4
mode[2] => Mux45.IN4
mode[2] => Mux46.IN4
mode[2] => Mux47.IN4
mode[2] => Mux48.IN4
mode[2] => Mux49.IN4
mode[2] => Mux50.IN4
mode[3] => Mux3.IN16
mode[3] => Mux4.IN16
mode[3] => Mux5.IN16
mode[3] => Mux6.IN16
mode[3] => Mux7.IN16
mode[3] => Mux8.IN16
mode[3] => Mux9.IN16
mode[3] => Mux10.IN16
mode[3] => Mux11.IN16
mode[3] => Mux12.IN16
mode[3] => Mux13.IN16
mode[3] => Mux14.IN16
mode[3] => Mux15.IN16
mode[3] => Mux16.IN16
mode[3] => Mux17.IN16
mode[3] => Mux18.IN16
mode[3] => Mux19.IN16
mode[3] => Mux20.IN16
mode[3] => Mux21.IN16
mode[3] => Mux22.IN16
mode[3] => Mux23.IN16
mode[3] => Mux24.IN16
mode[3] => Mux25.IN16
mode[3] => Mux26.IN16
mode[3] => Mux27.IN16
mode[3] => Mux28.IN16
mode[3] => Mux29.IN16
mode[3] => Mux30.IN16
mode[3] => Mux31.IN16
mode[3] => Mux32.IN16
mode[3] => Mux33.IN16
mode[3] => Mux34.IN16
mode[3] => Mux35.IN3
mode[3] => Mux36.IN3
mode[3] => Mux37.IN3
mode[3] => Mux38.IN3
mode[3] => Mux39.IN3
mode[3] => Mux40.IN3
mode[3] => Mux41.IN3
mode[3] => Mux42.IN3
mode[3] => Mux43.IN3
mode[3] => Mux44.IN3
mode[3] => Mux45.IN3
mode[3] => Mux46.IN3
mode[3] => Mux47.IN3
mode[3] => Mux48.IN3
mode[3] => Mux49.IN3
mode[3] => Mux50.IN3
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => clearLeft.OUTPUTSELECT
rotate => clearRight.OUTPUTSELECT
rotate => clearUp.OUTPUTSELECT
rotate => clearDown.OUTPUTSELECT
update => target[0].CLK
update => target[1].CLK
update => target[2].CLK
update => target[3].CLK
update => target[4].CLK
update => target[5].CLK
update => target[6].CLK
update => target[7].CLK
update => target[8].CLK
update => target[9].CLK
update => target[10].CLK
update => target[11].CLK
update => target[12].CLK
update => target[13].CLK
update => target[14].CLK
update => target[15].CLK
update => Mux2.IN13
update => Mux1.IN13
update => Mux1.IN14
update => Mux2.IN14
update => Mux0.IN13
update => Mux0.IN14
update => Mux2.IN15
update => Mux0.IN15
update => Mux1.IN15
sysclk => sysclk.IN7
nextfacing[0] <= nextfacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[1] <= nextfacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[2] <= nextfacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[3] <= nextfacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[4] <= nextfacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[5] <= nextfacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[6] <= nextfacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[7] <= nextfacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[8] <= nextfacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[9] <= nextfacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[10] <= nextfacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[11] <= nextfacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[12] <= nextfacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[13] <= nextfacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[14] <= nextfacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[15] <= nextfacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[0] <= nextloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[1] <= nextloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[2] <= nextloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[3] <= nextloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[4] <= nextloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[5] <= nextloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[6] <= nextloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[7] <= nextloc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[8] <= nextloc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[9] <= nextloc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[10] <= nextloc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[11] <= nextloc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[12] <= nextloc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[13] <= nextloc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[14] <= nextloc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[15] <= nextloc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|clearRom:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_h0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_h0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_h0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_h0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_h0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_h0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_h0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_h0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_h0g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0g1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]


|main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
data[32] => l1_w0_n4_mux_dataout.IN1
data[33] => l1_w1_n4_mux_dataout.IN1
data[34] => l1_w2_n4_mux_dataout.IN1
data[35] => l1_w3_n4_mux_dataout.IN1
data[36] => l1_w0_n4_mux_dataout.IN1
data[37] => l1_w1_n4_mux_dataout.IN1
data[38] => l1_w2_n4_mux_dataout.IN1
data[39] => l1_w3_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|Level:u0|Pinky:u2|randomDirection:u1
clearLeft => Mux0.IN4
clearLeft => Mux1.IN4
clearRight => Mux0.IN5
clearRight => Mux1.IN5
clearUp => Mux0.IN6
clearUp => Mux1.IN6
clearDown => Mux0.IN7
clearDown => Mux1.IN7
clk => LeftRightData:u0.clock
clk => LeftRightDownData:u1.clock
clk => RandomDirection[0]~reg0.CLK
clk => RandomDirection[1]~reg0.CLK
clk => RandomDirection[2]~reg0.CLK
clk => RandomDirection[3]~reg0.CLK
clk => RandomDirection[4]~reg0.CLK
clk => RandomDirection[5]~reg0.CLK
clk => RandomDirection[6]~reg0.CLK
clk => RandomDirection[7]~reg0.CLK
clk => RandomDirection[8]~reg0.CLK
clk => RandomDirection[9]~reg0.CLK
clk => RandomDirection[10]~reg0.CLK
clk => RandomDirection[11]~reg0.CLK
clk => RandomDirection[12]~reg0.CLK
clk => RandomDirection[13]~reg0.CLK
clk => RandomDirection[14]~reg0.CLK
clk => RandomDirection[15]~reg0.CLK
clk => direction[0].CLK
clk => direction[1].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
RandomDirection[0] <= RandomDirection[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[1] <= RandomDirection[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[2] <= RandomDirection[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[3] <= RandomDirection[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[4] <= RandomDirection[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[5] <= RandomDirection[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[6] <= RandomDirection[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[7] <= RandomDirection[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[8] <= RandomDirection[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[9] <= RandomDirection[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[10] <= RandomDirection[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[11] <= RandomDirection[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[12] <= RandomDirection[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[13] <= RandomDirection[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[14] <= RandomDirection[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[15] <= RandomDirection[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_2sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_2sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_2sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_2sg1:auto_generated.address_a[4]
address_a[5] => altsyncram_2sg1:auto_generated.address_a[5]
address_a[6] => altsyncram_2sg1:auto_generated.address_a[6]
address_a[7] => altsyncram_2sg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2sg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2sg1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q9h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9h1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Pinky:u2|dis:left
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|dis:right
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|dis:up
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|dis:down
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Pinky:u2|minvalue:bestdir
leftdis[0] => LessThan1.IN17
leftdis[0] => minLeftRight.DATAA
leftdis[0] => Equal0.IN33
leftdis[0] => Equal2.IN33
leftdis[1] => LessThan1.IN16
leftdis[1] => minLeftRight.DATAA
leftdis[1] => Equal0.IN32
leftdis[1] => Equal2.IN32
leftdis[2] => LessThan1.IN15
leftdis[2] => minLeftRight.DATAA
leftdis[2] => Equal0.IN31
leftdis[2] => Equal2.IN31
leftdis[3] => LessThan1.IN14
leftdis[3] => minLeftRight.DATAA
leftdis[3] => Equal0.IN30
leftdis[3] => Equal2.IN30
leftdis[4] => LessThan1.IN13
leftdis[4] => minLeftRight.DATAA
leftdis[4] => Equal0.IN29
leftdis[4] => Equal2.IN29
leftdis[5] => LessThan1.IN12
leftdis[5] => minLeftRight.DATAA
leftdis[5] => Equal0.IN28
leftdis[5] => Equal2.IN28
leftdis[6] => LessThan1.IN11
leftdis[6] => minLeftRight.DATAA
leftdis[6] => Equal0.IN27
leftdis[6] => Equal2.IN27
leftdis[7] => LessThan1.IN10
leftdis[7] => minLeftRight.DATAA
leftdis[7] => Equal0.IN26
leftdis[7] => Equal2.IN26
leftdis[8] => LessThan1.IN9
leftdis[8] => minLeftRight.DATAA
leftdis[8] => Equal0.IN25
leftdis[8] => Equal2.IN25
leftdis[9] => LessThan1.IN8
leftdis[9] => minLeftRight.DATAA
leftdis[9] => Equal0.IN24
leftdis[9] => Equal2.IN24
leftdis[10] => LessThan1.IN7
leftdis[10] => minLeftRight.DATAA
leftdis[10] => Equal0.IN23
leftdis[10] => Equal2.IN23
leftdis[11] => LessThan1.IN6
leftdis[11] => minLeftRight.DATAA
leftdis[11] => Equal0.IN22
leftdis[11] => Equal2.IN22
leftdis[12] => LessThan1.IN5
leftdis[12] => minLeftRight.DATAA
leftdis[12] => Equal0.IN21
leftdis[12] => Equal2.IN21
leftdis[13] => LessThan1.IN4
leftdis[13] => minLeftRight.DATAA
leftdis[13] => Equal0.IN20
leftdis[13] => Equal2.IN20
leftdis[14] => LessThan1.IN3
leftdis[14] => minLeftRight.DATAA
leftdis[14] => Equal0.IN19
leftdis[14] => Equal2.IN19
leftdis[15] => LessThan1.IN2
leftdis[15] => minLeftRight.DATAA
leftdis[15] => Equal0.IN18
leftdis[15] => Equal2.IN18
leftdis[16] => LessThan1.IN1
leftdis[16] => minLeftRight.DATAA
leftdis[16] => Equal0.IN17
leftdis[16] => Equal2.IN17
rightdis[0] => LessThan1.IN34
rightdis[0] => minLeftRight.DATAB
rightdis[1] => LessThan1.IN33
rightdis[1] => minLeftRight.DATAB
rightdis[2] => LessThan1.IN32
rightdis[2] => minLeftRight.DATAB
rightdis[3] => LessThan1.IN31
rightdis[3] => minLeftRight.DATAB
rightdis[4] => LessThan1.IN30
rightdis[4] => minLeftRight.DATAB
rightdis[5] => LessThan1.IN29
rightdis[5] => minLeftRight.DATAB
rightdis[6] => LessThan1.IN28
rightdis[6] => minLeftRight.DATAB
rightdis[7] => LessThan1.IN27
rightdis[7] => minLeftRight.DATAB
rightdis[8] => LessThan1.IN26
rightdis[8] => minLeftRight.DATAB
rightdis[9] => LessThan1.IN25
rightdis[9] => minLeftRight.DATAB
rightdis[10] => LessThan1.IN24
rightdis[10] => minLeftRight.DATAB
rightdis[11] => LessThan1.IN23
rightdis[11] => minLeftRight.DATAB
rightdis[12] => LessThan1.IN22
rightdis[12] => minLeftRight.DATAB
rightdis[13] => LessThan1.IN21
rightdis[13] => minLeftRight.DATAB
rightdis[14] => LessThan1.IN20
rightdis[14] => minLeftRight.DATAB
rightdis[15] => LessThan1.IN19
rightdis[15] => minLeftRight.DATAB
rightdis[16] => LessThan1.IN18
rightdis[16] => minLeftRight.DATAB
updis[0] => LessThan0.IN17
updis[0] => minUpDown.DATAA
updis[0] => Equal1.IN33
updis[1] => LessThan0.IN16
updis[1] => minUpDown.DATAA
updis[1] => Equal1.IN32
updis[2] => LessThan0.IN15
updis[2] => minUpDown.DATAA
updis[2] => Equal1.IN31
updis[3] => LessThan0.IN14
updis[3] => minUpDown.DATAA
updis[3] => Equal1.IN30
updis[4] => LessThan0.IN13
updis[4] => minUpDown.DATAA
updis[4] => Equal1.IN29
updis[5] => LessThan0.IN12
updis[5] => minUpDown.DATAA
updis[5] => Equal1.IN28
updis[6] => LessThan0.IN11
updis[6] => minUpDown.DATAA
updis[6] => Equal1.IN27
updis[7] => LessThan0.IN10
updis[7] => minUpDown.DATAA
updis[7] => Equal1.IN26
updis[8] => LessThan0.IN9
updis[8] => minUpDown.DATAA
updis[8] => Equal1.IN25
updis[9] => LessThan0.IN8
updis[9] => minUpDown.DATAA
updis[9] => Equal1.IN24
updis[10] => LessThan0.IN7
updis[10] => minUpDown.DATAA
updis[10] => Equal1.IN23
updis[11] => LessThan0.IN6
updis[11] => minUpDown.DATAA
updis[11] => Equal1.IN22
updis[12] => LessThan0.IN5
updis[12] => minUpDown.DATAA
updis[12] => Equal1.IN21
updis[13] => LessThan0.IN4
updis[13] => minUpDown.DATAA
updis[13] => Equal1.IN20
updis[14] => LessThan0.IN3
updis[14] => minUpDown.DATAA
updis[14] => Equal1.IN19
updis[15] => LessThan0.IN2
updis[15] => minUpDown.DATAA
updis[15] => Equal1.IN18
updis[16] => LessThan0.IN1
updis[16] => minUpDown.DATAA
updis[16] => Equal1.IN17
downdis[0] => LessThan0.IN34
downdis[0] => minUpDown.DATAB
downdis[1] => LessThan0.IN33
downdis[1] => minUpDown.DATAB
downdis[2] => LessThan0.IN32
downdis[2] => minUpDown.DATAB
downdis[3] => LessThan0.IN31
downdis[3] => minUpDown.DATAB
downdis[4] => LessThan0.IN30
downdis[4] => minUpDown.DATAB
downdis[5] => LessThan0.IN29
downdis[5] => minUpDown.DATAB
downdis[6] => LessThan0.IN28
downdis[6] => minUpDown.DATAB
downdis[7] => LessThan0.IN27
downdis[7] => minUpDown.DATAB
downdis[8] => LessThan0.IN26
downdis[8] => minUpDown.DATAB
downdis[9] => LessThan0.IN25
downdis[9] => minUpDown.DATAB
downdis[10] => LessThan0.IN24
downdis[10] => minUpDown.DATAB
downdis[11] => LessThan0.IN23
downdis[11] => minUpDown.DATAB
downdis[12] => LessThan0.IN22
downdis[12] => minUpDown.DATAB
downdis[13] => LessThan0.IN21
downdis[13] => minUpDown.DATAB
downdis[14] => LessThan0.IN20
downdis[14] => minUpDown.DATAB
downdis[15] => LessThan0.IN19
downdis[15] => minUpDown.DATAB
downdis[16] => LessThan0.IN18
downdis[16] => minUpDown.DATAB
clk => direction[0]~reg0.CLK
clk => direction[1]~reg0.CLK
clk => direction[2]~reg0.CLK
clk => direction[3]~reg0.CLK
clk => direction[4]~reg0.CLK
clk => direction[5]~reg0.CLK
clk => direction[6]~reg0.CLK
clk => direction[7]~reg0.CLK
clk => direction[8]~reg0.CLK
clk => direction[9]~reg0.CLK
clk => direction[10]~reg0.CLK
clk => direction[11]~reg0.CLK
clk => direction[12]~reg0.CLK
clk => direction[13]~reg0.CLK
clk => direction[14]~reg0.CLK
clk => direction[15]~reg0.CLK
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[2] <= direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[3] <= direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[4] <= direction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[5] <= direction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[6] <= direction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[7] <= direction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[8] <= direction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[9] <= direction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[10] <= direction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[11] <= direction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[12] <= direction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[13] <= direction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[14] <= direction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[15] <= direction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3
pacloc[0] => pacloc[0].IN1
pacloc[1] => pacloc[1].IN1
pacloc[2] => pacloc[2].IN1
pacloc[3] => pacloc[3].IN1
pacloc[4] => pacloc[4].IN1
pacloc[5] => pacloc[5].IN1
pacloc[6] => pacloc[6].IN1
pacloc[7] => pacloc[7].IN1
pacloc[8] => pacloc[8].IN1
pacloc[9] => pacloc[9].IN1
pacloc[10] => pacloc[10].IN1
pacloc[11] => pacloc[11].IN1
pacloc[12] => pacloc[12].IN1
pacloc[13] => pacloc[13].IN1
pacloc[14] => pacloc[14].IN1
pacloc[15] => pacloc[15].IN1
pacfacing[0] => ~NO_FANOUT~
pacfacing[1] => ~NO_FANOUT~
pacfacing[2] => ~NO_FANOUT~
pacfacing[3] => ~NO_FANOUT~
pacfacing[4] => ~NO_FANOUT~
pacfacing[5] => ~NO_FANOUT~
pacfacing[6] => ~NO_FANOUT~
pacfacing[7] => ~NO_FANOUT~
pacfacing[8] => ~NO_FANOUT~
pacfacing[9] => ~NO_FANOUT~
pacfacing[10] => ~NO_FANOUT~
pacfacing[11] => ~NO_FANOUT~
pacfacing[12] => ~NO_FANOUT~
pacfacing[13] => ~NO_FANOUT~
pacfacing[14] => ~NO_FANOUT~
pacfacing[15] => ~NO_FANOUT~
currentloc[0] => currentloc[0].IN3
currentloc[1] => currentloc[1].IN3
currentloc[2] => currentloc[2].IN3
currentloc[3] => currentloc[3].IN3
currentloc[4] => currentloc[4].IN3
currentloc[5] => currentloc[5].IN3
currentloc[6] => currentloc[6].IN3
currentloc[7] => currentloc[7].IN3
currentloc[8] => currentloc[8].IN2
currentloc[9] => currentloc[9].IN2
currentloc[10] => currentloc[10].IN2
currentloc[11] => currentloc[11].IN2
currentloc[12] => currentloc[12].IN2
currentloc[13] => currentloc[13].IN2
currentloc[14] => currentloc[14].IN1
currentloc[15] => currentloc[15].IN1
currentfacing[0] => Equal11.IN31
currentfacing[0] => Equal12.IN31
currentfacing[0] => Equal13.IN31
currentfacing[0] => Equal14.IN31
currentfacing[1] => Equal11.IN30
currentfacing[1] => Equal12.IN30
currentfacing[1] => Equal13.IN30
currentfacing[1] => Equal14.IN30
currentfacing[2] => Equal11.IN29
currentfacing[2] => Equal12.IN29
currentfacing[2] => Equal13.IN29
currentfacing[2] => Equal14.IN29
currentfacing[3] => Equal11.IN28
currentfacing[3] => Equal12.IN28
currentfacing[3] => Equal13.IN28
currentfacing[3] => Equal14.IN28
currentfacing[4] => Equal11.IN27
currentfacing[4] => Equal12.IN27
currentfacing[4] => Equal13.IN27
currentfacing[4] => Equal14.IN27
currentfacing[5] => Equal11.IN26
currentfacing[5] => Equal12.IN26
currentfacing[5] => Equal13.IN26
currentfacing[5] => Equal14.IN26
currentfacing[6] => Equal11.IN25
currentfacing[6] => Equal12.IN25
currentfacing[6] => Equal13.IN25
currentfacing[6] => Equal14.IN25
currentfacing[7] => Equal11.IN24
currentfacing[7] => Equal12.IN24
currentfacing[7] => Equal13.IN24
currentfacing[7] => Equal14.IN24
currentfacing[8] => Equal11.IN23
currentfacing[8] => Equal12.IN23
currentfacing[8] => Equal13.IN23
currentfacing[8] => Equal14.IN23
currentfacing[9] => Equal11.IN22
currentfacing[9] => Equal12.IN22
currentfacing[9] => Equal13.IN22
currentfacing[9] => Equal14.IN22
currentfacing[10] => Equal11.IN21
currentfacing[10] => Equal12.IN21
currentfacing[10] => Equal13.IN21
currentfacing[10] => Equal14.IN21
currentfacing[11] => Equal11.IN20
currentfacing[11] => Equal12.IN20
currentfacing[11] => Equal13.IN20
currentfacing[11] => Equal14.IN20
currentfacing[12] => Equal11.IN19
currentfacing[12] => Equal12.IN19
currentfacing[12] => Equal13.IN19
currentfacing[12] => Equal14.IN19
currentfacing[13] => Equal11.IN18
currentfacing[13] => Equal12.IN18
currentfacing[13] => Equal13.IN18
currentfacing[13] => Equal14.IN18
currentfacing[14] => Equal11.IN17
currentfacing[14] => Equal12.IN17
currentfacing[14] => Equal13.IN17
currentfacing[14] => Equal14.IN17
currentfacing[15] => Equal11.IN16
currentfacing[15] => Equal12.IN16
currentfacing[15] => Equal13.IN16
currentfacing[15] => Equal14.IN16
mode[0] => InternalMode[0].DATAA
mode[0] => Mux19.IN19
mode[0] => Mux20.IN19
mode[0] => Mux21.IN19
mode[0] => Mux22.IN19
mode[0] => Mux23.IN19
mode[0] => Mux24.IN19
mode[0] => Mux25.IN19
mode[0] => Mux26.IN19
mode[0] => Mux27.IN19
mode[0] => Mux28.IN19
mode[0] => Mux29.IN19
mode[0] => Mux30.IN19
mode[0] => Mux31.IN19
mode[0] => Mux32.IN19
mode[0] => Mux33.IN19
mode[0] => Mux34.IN19
mode[0] => Mux35.IN6
mode[0] => Mux36.IN6
mode[0] => Mux37.IN6
mode[0] => Mux38.IN6
mode[0] => Mux39.IN6
mode[0] => Mux40.IN6
mode[0] => Mux41.IN6
mode[0] => Mux42.IN6
mode[0] => Mux43.IN6
mode[0] => Mux44.IN6
mode[0] => Mux45.IN6
mode[0] => Mux46.IN6
mode[0] => Mux47.IN6
mode[0] => Mux48.IN6
mode[0] => Mux49.IN6
mode[0] => Mux50.IN6
mode[1] => InternalMode[1].DATAA
mode[1] => Mux19.IN18
mode[1] => Mux20.IN18
mode[1] => Mux21.IN18
mode[1] => Mux22.IN18
mode[1] => Mux23.IN18
mode[1] => Mux24.IN18
mode[1] => Mux25.IN18
mode[1] => Mux26.IN18
mode[1] => Mux27.IN18
mode[1] => Mux28.IN18
mode[1] => Mux29.IN18
mode[1] => Mux30.IN18
mode[1] => Mux31.IN18
mode[1] => Mux32.IN18
mode[1] => Mux33.IN18
mode[1] => Mux34.IN18
mode[1] => Mux35.IN5
mode[1] => Mux36.IN5
mode[1] => Mux37.IN5
mode[1] => Mux38.IN5
mode[1] => Mux39.IN5
mode[1] => Mux40.IN5
mode[1] => Mux41.IN5
mode[1] => Mux42.IN5
mode[1] => Mux43.IN5
mode[1] => Mux44.IN5
mode[1] => Mux45.IN5
mode[1] => Mux46.IN5
mode[1] => Mux47.IN5
mode[1] => Mux48.IN5
mode[1] => Mux49.IN5
mode[1] => Mux50.IN5
mode[2] => InternalMode[2].DATAA
mode[2] => Mux19.IN17
mode[2] => Mux20.IN17
mode[2] => Mux21.IN17
mode[2] => Mux22.IN17
mode[2] => Mux23.IN17
mode[2] => Mux24.IN17
mode[2] => Mux25.IN17
mode[2] => Mux26.IN17
mode[2] => Mux27.IN17
mode[2] => Mux28.IN17
mode[2] => Mux29.IN17
mode[2] => Mux30.IN17
mode[2] => Mux31.IN17
mode[2] => Mux32.IN17
mode[2] => Mux33.IN17
mode[2] => Mux34.IN17
mode[2] => Mux35.IN4
mode[2] => Mux36.IN4
mode[2] => Mux37.IN4
mode[2] => Mux38.IN4
mode[2] => Mux39.IN4
mode[2] => Mux40.IN4
mode[2] => Mux41.IN4
mode[2] => Mux42.IN4
mode[2] => Mux43.IN4
mode[2] => Mux44.IN4
mode[2] => Mux45.IN4
mode[2] => Mux46.IN4
mode[2] => Mux47.IN4
mode[2] => Mux48.IN4
mode[2] => Mux49.IN4
mode[2] => Mux50.IN4
mode[3] => InternalMode[3].DATAA
mode[3] => Mux19.IN16
mode[3] => Mux20.IN16
mode[3] => Mux21.IN16
mode[3] => Mux22.IN16
mode[3] => Mux23.IN16
mode[3] => Mux24.IN16
mode[3] => Mux25.IN16
mode[3] => Mux26.IN16
mode[3] => Mux27.IN16
mode[3] => Mux28.IN16
mode[3] => Mux29.IN16
mode[3] => Mux30.IN16
mode[3] => Mux31.IN16
mode[3] => Mux32.IN16
mode[3] => Mux33.IN16
mode[3] => Mux34.IN16
mode[3] => Mux35.IN3
mode[3] => Mux36.IN3
mode[3] => Mux37.IN3
mode[3] => Mux38.IN3
mode[3] => Mux39.IN3
mode[3] => Mux40.IN3
mode[3] => Mux41.IN3
mode[3] => Mux42.IN3
mode[3] => Mux43.IN3
mode[3] => Mux44.IN3
mode[3] => Mux45.IN3
mode[3] => Mux46.IN3
mode[3] => Mux47.IN3
mode[3] => Mux48.IN3
mode[3] => Mux49.IN3
mode[3] => Mux50.IN3
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextloc.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => nextfacing.OUTPUTSELECT
rotate => clearLeft.OUTPUTSELECT
rotate => clearRight.OUTPUTSELECT
rotate => clearUp.OUTPUTSELECT
rotate => clearDown.OUTPUTSELECT
update => Mux2.IN12
update => Mux1.IN12
update => Mux1.IN13
update => Mux2.IN13
update => Mux0.IN12
update => Mux0.IN13
update => Mux2.IN14
update => Mux0.IN14
update => Mux1.IN14
update => Mux0.IN15
update => Mux1.IN15
update => Mux2.IN15
sysclk => sysclk.IN8
nextfacing[0] <= nextfacing[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[1] <= nextfacing[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[2] <= nextfacing[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[3] <= nextfacing[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[4] <= nextfacing[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[5] <= nextfacing[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[6] <= nextfacing[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[7] <= nextfacing[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[8] <= nextfacing[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[9] <= nextfacing[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[10] <= nextfacing[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[11] <= nextfacing[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[12] <= nextfacing[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[13] <= nextfacing[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[14] <= nextfacing[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextfacing[15] <= nextfacing[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[0] <= nextloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[1] <= nextloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[2] <= nextloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[3] <= nextloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[4] <= nextloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[5] <= nextloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[6] <= nextloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[7] <= nextloc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[8] <= nextloc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[9] <= nextloc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[10] <= nextloc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[11] <= nextloc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[12] <= nextloc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[13] <= nextloc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[14] <= nextloc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextloc[15] <= nextloc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|clearRom:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_h0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_h0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_h0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_h0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_h0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_h0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_h0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_h0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_h0g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0g1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]


|main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
data[32] => l1_w0_n4_mux_dataout.IN1
data[33] => l1_w1_n4_mux_dataout.IN1
data[34] => l1_w2_n4_mux_dataout.IN1
data[35] => l1_w3_n4_mux_dataout.IN1
data[36] => l1_w0_n4_mux_dataout.IN1
data[37] => l1_w1_n4_mux_dataout.IN1
data[38] => l1_w2_n4_mux_dataout.IN1
data[39] => l1_w3_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|Level:u0|Clyde:u3|randomDirection:u1
clearLeft => Mux0.IN4
clearLeft => Mux1.IN4
clearRight => Mux0.IN5
clearRight => Mux1.IN5
clearUp => Mux0.IN6
clearUp => Mux1.IN6
clearDown => Mux0.IN7
clearDown => Mux1.IN7
clk => LeftRightData:u0.clock
clk => LeftRightDownData:u1.clock
clk => RandomDirection[0]~reg0.CLK
clk => RandomDirection[1]~reg0.CLK
clk => RandomDirection[2]~reg0.CLK
clk => RandomDirection[3]~reg0.CLK
clk => RandomDirection[4]~reg0.CLK
clk => RandomDirection[5]~reg0.CLK
clk => RandomDirection[6]~reg0.CLK
clk => RandomDirection[7]~reg0.CLK
clk => RandomDirection[8]~reg0.CLK
clk => RandomDirection[9]~reg0.CLK
clk => RandomDirection[10]~reg0.CLK
clk => RandomDirection[11]~reg0.CLK
clk => RandomDirection[12]~reg0.CLK
clk => RandomDirection[13]~reg0.CLK
clk => RandomDirection[14]~reg0.CLK
clk => RandomDirection[15]~reg0.CLK
clk => direction[0].CLK
clk => direction[1].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
RandomDirection[0] <= RandomDirection[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[1] <= RandomDirection[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[2] <= RandomDirection[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[3] <= RandomDirection[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[4] <= RandomDirection[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[5] <= RandomDirection[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[6] <= RandomDirection[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[7] <= RandomDirection[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[8] <= RandomDirection[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[9] <= RandomDirection[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[10] <= RandomDirection[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[11] <= RandomDirection[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[12] <= RandomDirection[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[13] <= RandomDirection[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[14] <= RandomDirection[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RandomDirection[15] <= RandomDirection[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_2sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_2sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_2sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_2sg1:auto_generated.address_a[4]
address_a[5] => altsyncram_2sg1:auto_generated.address_a[5]
address_a[6] => altsyncram_2sg1:auto_generated.address_a[6]
address_a[7] => altsyncram_2sg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2sg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2sg1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q9h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9h1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|main|Level:u0|Clyde:u3|dis:Pac
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|dis:left
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|dis:right
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|dis:up
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|dis:down
locationA[0] => Add0.IN16
locationA[1] => Add0.IN15
locationA[2] => Add0.IN14
locationA[3] => Add0.IN13
locationA[4] => Add0.IN12
locationA[5] => Add0.IN11
locationA[6] => Add0.IN10
locationA[7] => Add0.IN9
locationA[8] => Add1.IN16
locationA[9] => Add1.IN15
locationA[10] => Add1.IN14
locationA[11] => Add1.IN13
locationA[12] => Add1.IN12
locationA[13] => Add1.IN11
locationA[14] => Add1.IN10
locationA[15] => Add1.IN9
locationB[0] => Add0.IN8
locationB[1] => Add0.IN7
locationB[2] => Add0.IN6
locationB[3] => Add0.IN5
locationB[4] => Add0.IN4
locationB[5] => Add0.IN3
locationB[6] => Add0.IN2
locationB[7] => Add0.IN1
locationB[8] => Add1.IN8
locationB[9] => Add1.IN7
locationB[10] => Add1.IN6
locationB[11] => Add1.IN5
locationB[12] => Add1.IN4
locationB[13] => Add1.IN3
locationB[14] => Add1.IN2
locationB[15] => Add1.IN1
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clear => distance.OUTPUTSELECT
clk => distance[0]~reg0.CLK
clk => distance[1]~reg0.CLK
clk => distance[2]~reg0.CLK
clk => distance[3]~reg0.CLK
clk => distance[4]~reg0.CLK
clk => distance[5]~reg0.CLK
clk => distance[6]~reg0.CLK
clk => distance[7]~reg0.CLK
clk => distance[8]~reg0.CLK
clk => distance[9]~reg0.CLK
clk => distance[10]~reg0.CLK
clk => distance[11]~reg0.CLK
clk => distance[12]~reg0.CLK
clk => distance[13]~reg0.CLK
clk => distance[14]~reg0.CLK
clk => distance[15]~reg0.CLK
clk => distance[16]~reg0.CLK
distance[0] <= distance[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[1] <= distance[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[2] <= distance[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[3] <= distance[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[4] <= distance[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[5] <= distance[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[6] <= distance[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[7] <= distance[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[8] <= distance[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[9] <= distance[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[10] <= distance[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[11] <= distance[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[12] <= distance[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[13] <= distance[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[14] <= distance[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[15] <= distance[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
distance[16] <= distance[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|Level:u0|Clyde:u3|minvalue:bestdir
leftdis[0] => LessThan1.IN17
leftdis[0] => minLeftRight.DATAA
leftdis[0] => Equal0.IN33
leftdis[0] => Equal2.IN33
leftdis[1] => LessThan1.IN16
leftdis[1] => minLeftRight.DATAA
leftdis[1] => Equal0.IN32
leftdis[1] => Equal2.IN32
leftdis[2] => LessThan1.IN15
leftdis[2] => minLeftRight.DATAA
leftdis[2] => Equal0.IN31
leftdis[2] => Equal2.IN31
leftdis[3] => LessThan1.IN14
leftdis[3] => minLeftRight.DATAA
leftdis[3] => Equal0.IN30
leftdis[3] => Equal2.IN30
leftdis[4] => LessThan1.IN13
leftdis[4] => minLeftRight.DATAA
leftdis[4] => Equal0.IN29
leftdis[4] => Equal2.IN29
leftdis[5] => LessThan1.IN12
leftdis[5] => minLeftRight.DATAA
leftdis[5] => Equal0.IN28
leftdis[5] => Equal2.IN28
leftdis[6] => LessThan1.IN11
leftdis[6] => minLeftRight.DATAA
leftdis[6] => Equal0.IN27
leftdis[6] => Equal2.IN27
leftdis[7] => LessThan1.IN10
leftdis[7] => minLeftRight.DATAA
leftdis[7] => Equal0.IN26
leftdis[7] => Equal2.IN26
leftdis[8] => LessThan1.IN9
leftdis[8] => minLeftRight.DATAA
leftdis[8] => Equal0.IN25
leftdis[8] => Equal2.IN25
leftdis[9] => LessThan1.IN8
leftdis[9] => minLeftRight.DATAA
leftdis[9] => Equal0.IN24
leftdis[9] => Equal2.IN24
leftdis[10] => LessThan1.IN7
leftdis[10] => minLeftRight.DATAA
leftdis[10] => Equal0.IN23
leftdis[10] => Equal2.IN23
leftdis[11] => LessThan1.IN6
leftdis[11] => minLeftRight.DATAA
leftdis[11] => Equal0.IN22
leftdis[11] => Equal2.IN22
leftdis[12] => LessThan1.IN5
leftdis[12] => minLeftRight.DATAA
leftdis[12] => Equal0.IN21
leftdis[12] => Equal2.IN21
leftdis[13] => LessThan1.IN4
leftdis[13] => minLeftRight.DATAA
leftdis[13] => Equal0.IN20
leftdis[13] => Equal2.IN20
leftdis[14] => LessThan1.IN3
leftdis[14] => minLeftRight.DATAA
leftdis[14] => Equal0.IN19
leftdis[14] => Equal2.IN19
leftdis[15] => LessThan1.IN2
leftdis[15] => minLeftRight.DATAA
leftdis[15] => Equal0.IN18
leftdis[15] => Equal2.IN18
leftdis[16] => LessThan1.IN1
leftdis[16] => minLeftRight.DATAA
leftdis[16] => Equal0.IN17
leftdis[16] => Equal2.IN17
rightdis[0] => LessThan1.IN34
rightdis[0] => minLeftRight.DATAB
rightdis[1] => LessThan1.IN33
rightdis[1] => minLeftRight.DATAB
rightdis[2] => LessThan1.IN32
rightdis[2] => minLeftRight.DATAB
rightdis[3] => LessThan1.IN31
rightdis[3] => minLeftRight.DATAB
rightdis[4] => LessThan1.IN30
rightdis[4] => minLeftRight.DATAB
rightdis[5] => LessThan1.IN29
rightdis[5] => minLeftRight.DATAB
rightdis[6] => LessThan1.IN28
rightdis[6] => minLeftRight.DATAB
rightdis[7] => LessThan1.IN27
rightdis[7] => minLeftRight.DATAB
rightdis[8] => LessThan1.IN26
rightdis[8] => minLeftRight.DATAB
rightdis[9] => LessThan1.IN25
rightdis[9] => minLeftRight.DATAB
rightdis[10] => LessThan1.IN24
rightdis[10] => minLeftRight.DATAB
rightdis[11] => LessThan1.IN23
rightdis[11] => minLeftRight.DATAB
rightdis[12] => LessThan1.IN22
rightdis[12] => minLeftRight.DATAB
rightdis[13] => LessThan1.IN21
rightdis[13] => minLeftRight.DATAB
rightdis[14] => LessThan1.IN20
rightdis[14] => minLeftRight.DATAB
rightdis[15] => LessThan1.IN19
rightdis[15] => minLeftRight.DATAB
rightdis[16] => LessThan1.IN18
rightdis[16] => minLeftRight.DATAB
updis[0] => LessThan0.IN17
updis[0] => minUpDown.DATAA
updis[0] => Equal1.IN33
updis[1] => LessThan0.IN16
updis[1] => minUpDown.DATAA
updis[1] => Equal1.IN32
updis[2] => LessThan0.IN15
updis[2] => minUpDown.DATAA
updis[2] => Equal1.IN31
updis[3] => LessThan0.IN14
updis[3] => minUpDown.DATAA
updis[3] => Equal1.IN30
updis[4] => LessThan0.IN13
updis[4] => minUpDown.DATAA
updis[4] => Equal1.IN29
updis[5] => LessThan0.IN12
updis[5] => minUpDown.DATAA
updis[5] => Equal1.IN28
updis[6] => LessThan0.IN11
updis[6] => minUpDown.DATAA
updis[6] => Equal1.IN27
updis[7] => LessThan0.IN10
updis[7] => minUpDown.DATAA
updis[7] => Equal1.IN26
updis[8] => LessThan0.IN9
updis[8] => minUpDown.DATAA
updis[8] => Equal1.IN25
updis[9] => LessThan0.IN8
updis[9] => minUpDown.DATAA
updis[9] => Equal1.IN24
updis[10] => LessThan0.IN7
updis[10] => minUpDown.DATAA
updis[10] => Equal1.IN23
updis[11] => LessThan0.IN6
updis[11] => minUpDown.DATAA
updis[11] => Equal1.IN22
updis[12] => LessThan0.IN5
updis[12] => minUpDown.DATAA
updis[12] => Equal1.IN21
updis[13] => LessThan0.IN4
updis[13] => minUpDown.DATAA
updis[13] => Equal1.IN20
updis[14] => LessThan0.IN3
updis[14] => minUpDown.DATAA
updis[14] => Equal1.IN19
updis[15] => LessThan0.IN2
updis[15] => minUpDown.DATAA
updis[15] => Equal1.IN18
updis[16] => LessThan0.IN1
updis[16] => minUpDown.DATAA
updis[16] => Equal1.IN17
downdis[0] => LessThan0.IN34
downdis[0] => minUpDown.DATAB
downdis[1] => LessThan0.IN33
downdis[1] => minUpDown.DATAB
downdis[2] => LessThan0.IN32
downdis[2] => minUpDown.DATAB
downdis[3] => LessThan0.IN31
downdis[3] => minUpDown.DATAB
downdis[4] => LessThan0.IN30
downdis[4] => minUpDown.DATAB
downdis[5] => LessThan0.IN29
downdis[5] => minUpDown.DATAB
downdis[6] => LessThan0.IN28
downdis[6] => minUpDown.DATAB
downdis[7] => LessThan0.IN27
downdis[7] => minUpDown.DATAB
downdis[8] => LessThan0.IN26
downdis[8] => minUpDown.DATAB
downdis[9] => LessThan0.IN25
downdis[9] => minUpDown.DATAB
downdis[10] => LessThan0.IN24
downdis[10] => minUpDown.DATAB
downdis[11] => LessThan0.IN23
downdis[11] => minUpDown.DATAB
downdis[12] => LessThan0.IN22
downdis[12] => minUpDown.DATAB
downdis[13] => LessThan0.IN21
downdis[13] => minUpDown.DATAB
downdis[14] => LessThan0.IN20
downdis[14] => minUpDown.DATAB
downdis[15] => LessThan0.IN19
downdis[15] => minUpDown.DATAB
downdis[16] => LessThan0.IN18
downdis[16] => minUpDown.DATAB
clk => direction[0]~reg0.CLK
clk => direction[1]~reg0.CLK
clk => direction[2]~reg0.CLK
clk => direction[3]~reg0.CLK
clk => direction[4]~reg0.CLK
clk => direction[5]~reg0.CLK
clk => direction[6]~reg0.CLK
clk => direction[7]~reg0.CLK
clk => direction[8]~reg0.CLK
clk => direction[9]~reg0.CLK
clk => direction[10]~reg0.CLK
clk => direction[11]~reg0.CLK
clk => direction[12]~reg0.CLK
clk => direction[13]~reg0.CLK
clk => direction[14]~reg0.CLK
clk => direction[15]~reg0.CLK
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[2] <= direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[3] <= direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[4] <= direction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[5] <= direction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[6] <= direction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[7] <= direction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[8] <= direction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[9] <= direction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[10] <= direction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[11] <= direction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[12] <= direction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[13] <= direction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[14] <= direction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[15] <= direction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|seg7_HEX0:hex0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|main|seg7_HEX0:hex1
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|main|seg7_HEX0:hex2
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|main|seg7_HEX0:hex3
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[0] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|main|graphicsNEW:p1
clk => clk.IN10
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => xout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => yout.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => stateCounter.OUTPUTSELECT
resetn => plot.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
shift => Add32.IN9
shift => Add35.IN9
shift => Add38.IN9
shift => Add41.IN9
shift => Add44.IN9
shift => Add47.IN9
shift => Add50.IN9
shift => Add53.IN9
shift => Add56.IN9
directionPAC[0] => Equal75.IN31
directionPAC[0] => Equal76.IN31
directionPAC[0] => Equal77.IN31
directionPAC[0] => Equal78.IN31
directionPAC[1] => Equal75.IN30
directionPAC[1] => Equal76.IN30
directionPAC[1] => Equal77.IN30
directionPAC[1] => Equal78.IN30
directionPAC[2] => Equal75.IN29
directionPAC[2] => Equal76.IN29
directionPAC[2] => Equal77.IN29
directionPAC[2] => Equal78.IN29
directionPAC[3] => Equal75.IN28
directionPAC[3] => Equal76.IN28
directionPAC[3] => Equal77.IN28
directionPAC[3] => Equal78.IN28
directionPAC[4] => Equal75.IN27
directionPAC[4] => Equal76.IN27
directionPAC[4] => Equal77.IN27
directionPAC[4] => Equal78.IN27
directionPAC[5] => Equal75.IN26
directionPAC[5] => Equal76.IN26
directionPAC[5] => Equal77.IN26
directionPAC[5] => Equal78.IN26
directionPAC[6] => Equal75.IN25
directionPAC[6] => Equal76.IN25
directionPAC[6] => Equal77.IN25
directionPAC[6] => Equal78.IN25
directionPAC[7] => Equal75.IN24
directionPAC[7] => Equal76.IN24
directionPAC[7] => Equal77.IN24
directionPAC[7] => Equal78.IN24
directionPAC[8] => Equal75.IN23
directionPAC[8] => Equal76.IN23
directionPAC[8] => Equal77.IN23
directionPAC[8] => Equal78.IN23
directionPAC[9] => Equal75.IN22
directionPAC[9] => Equal76.IN22
directionPAC[9] => Equal77.IN22
directionPAC[9] => Equal78.IN22
directionPAC[10] => Equal75.IN21
directionPAC[10] => Equal76.IN21
directionPAC[10] => Equal77.IN21
directionPAC[10] => Equal78.IN21
directionPAC[11] => Equal75.IN20
directionPAC[11] => Equal76.IN20
directionPAC[11] => Equal77.IN20
directionPAC[11] => Equal78.IN20
directionPAC[12] => Equal75.IN19
directionPAC[12] => Equal76.IN19
directionPAC[12] => Equal77.IN19
directionPAC[12] => Equal78.IN19
directionPAC[13] => Equal75.IN18
directionPAC[13] => Equal76.IN18
directionPAC[13] => Equal77.IN18
directionPAC[13] => Equal78.IN18
directionPAC[14] => Equal75.IN17
directionPAC[14] => Equal76.IN17
directionPAC[14] => Equal77.IN17
directionPAC[14] => Equal78.IN17
directionPAC[15] => Equal75.IN16
directionPAC[15] => Equal76.IN16
directionPAC[15] => Equal77.IN16
directionPAC[15] => Equal78.IN16
xLocPAC[0] => Add56.IN18
xLocPAC[1] => Add56.IN17
xLocPAC[2] => Add56.IN16
xLocPAC[3] => Add56.IN15
xLocPAC[4] => Add56.IN14
xLocPAC[5] => Add56.IN13
xLocPAC[6] => Add56.IN12
xLocPAC[7] => Add56.IN11
xLocPAC[8] => Add56.IN10
yLocPAC[0] => Add58.IN8
yLocPAC[1] => Add58.IN7
yLocPAC[2] => Add58.IN6
yLocPAC[3] => Add58.IN5
yLocPAC[4] => Add58.IN4
yLocPAC[5] => Add58.IN3
yLocPAC[6] => Add58.IN2
yLocPAC[7] => Add58.IN1
stateBLUE[0] => Equal13.IN0
stateBLUE[0] => Equal16.IN3
stateBLUE[1] => Equal13.IN3
stateBLUE[1] => Equal16.IN0
stateBLUE[2] => Equal13.IN2
stateBLUE[2] => Equal16.IN2
stateBLUE[3] => Equal13.IN1
stateBLUE[3] => Equal16.IN1
directionBLUE[0] => Equal19.IN31
directionBLUE[0] => Equal20.IN31
directionBLUE[0] => Equal21.IN31
directionBLUE[0] => Equal22.IN31
directionBLUE[1] => Equal19.IN30
directionBLUE[1] => Equal20.IN30
directionBLUE[1] => Equal21.IN30
directionBLUE[1] => Equal22.IN30
directionBLUE[2] => Equal19.IN29
directionBLUE[2] => Equal20.IN29
directionBLUE[2] => Equal21.IN29
directionBLUE[2] => Equal22.IN29
directionBLUE[3] => Equal19.IN28
directionBLUE[3] => Equal20.IN28
directionBLUE[3] => Equal21.IN28
directionBLUE[3] => Equal22.IN28
directionBLUE[4] => Equal19.IN27
directionBLUE[4] => Equal20.IN27
directionBLUE[4] => Equal21.IN27
directionBLUE[4] => Equal22.IN27
directionBLUE[5] => Equal19.IN26
directionBLUE[5] => Equal20.IN26
directionBLUE[5] => Equal21.IN26
directionBLUE[5] => Equal22.IN26
directionBLUE[6] => Equal19.IN25
directionBLUE[6] => Equal20.IN25
directionBLUE[6] => Equal21.IN25
directionBLUE[6] => Equal22.IN25
directionBLUE[7] => Equal19.IN24
directionBLUE[7] => Equal20.IN24
directionBLUE[7] => Equal21.IN24
directionBLUE[7] => Equal22.IN24
directionBLUE[8] => Equal19.IN23
directionBLUE[8] => Equal20.IN23
directionBLUE[8] => Equal21.IN23
directionBLUE[8] => Equal22.IN23
directionBLUE[9] => Equal19.IN22
directionBLUE[9] => Equal20.IN22
directionBLUE[9] => Equal21.IN22
directionBLUE[9] => Equal22.IN22
directionBLUE[10] => Equal19.IN21
directionBLUE[10] => Equal20.IN21
directionBLUE[10] => Equal21.IN21
directionBLUE[10] => Equal22.IN21
directionBLUE[11] => Equal19.IN20
directionBLUE[11] => Equal20.IN20
directionBLUE[11] => Equal21.IN20
directionBLUE[11] => Equal22.IN20
directionBLUE[12] => Equal19.IN19
directionBLUE[12] => Equal20.IN19
directionBLUE[12] => Equal21.IN19
directionBLUE[12] => Equal22.IN19
directionBLUE[13] => Equal19.IN18
directionBLUE[13] => Equal20.IN18
directionBLUE[13] => Equal21.IN18
directionBLUE[13] => Equal22.IN18
directionBLUE[14] => Equal19.IN17
directionBLUE[14] => Equal20.IN17
directionBLUE[14] => Equal21.IN17
directionBLUE[14] => Equal22.IN17
directionBLUE[15] => Equal19.IN16
directionBLUE[15] => Equal20.IN16
directionBLUE[15] => Equal21.IN16
directionBLUE[15] => Equal22.IN16
xLocBLUE[0] => Add44.IN18
xLocBLUE[1] => Add44.IN17
xLocBLUE[2] => Add44.IN16
xLocBLUE[3] => Add44.IN15
xLocBLUE[4] => Add44.IN14
xLocBLUE[5] => Add44.IN13
xLocBLUE[6] => Add44.IN12
xLocBLUE[7] => Add44.IN11
xLocBLUE[8] => Add44.IN10
yLocBLUE[0] => Add46.IN8
yLocBLUE[1] => Add46.IN7
yLocBLUE[2] => Add46.IN6
yLocBLUE[3] => Add46.IN5
yLocBLUE[4] => Add46.IN4
yLocBLUE[5] => Add46.IN3
yLocBLUE[6] => Add46.IN2
yLocBLUE[7] => Add46.IN1
stateRED[0] => Equal23.IN0
stateRED[0] => Equal26.IN3
stateRED[0] => Equal29.IN3
stateRED[0] => Equal30.IN3
stateRED[1] => Equal23.IN3
stateRED[1] => Equal26.IN0
stateRED[1] => Equal29.IN2
stateRED[1] => Equal30.IN2
stateRED[2] => Equal23.IN2
stateRED[2] => Equal26.IN2
stateRED[2] => Equal29.IN0
stateRED[2] => Equal30.IN1
stateRED[3] => Equal23.IN1
stateRED[3] => Equal26.IN1
stateRED[3] => Equal29.IN1
stateRED[3] => Equal30.IN0
directionRED[0] => Equal47.IN31
directionRED[0] => Equal48.IN31
directionRED[0] => Equal49.IN31
directionRED[0] => Equal50.IN31
directionRED[1] => Equal47.IN30
directionRED[1] => Equal48.IN30
directionRED[1] => Equal49.IN30
directionRED[1] => Equal50.IN30
directionRED[2] => Equal47.IN29
directionRED[2] => Equal48.IN29
directionRED[2] => Equal49.IN29
directionRED[2] => Equal50.IN29
directionRED[3] => Equal47.IN28
directionRED[3] => Equal48.IN28
directionRED[3] => Equal49.IN28
directionRED[3] => Equal50.IN28
directionRED[4] => Equal47.IN27
directionRED[4] => Equal48.IN27
directionRED[4] => Equal49.IN27
directionRED[4] => Equal50.IN27
directionRED[5] => Equal47.IN26
directionRED[5] => Equal48.IN26
directionRED[5] => Equal49.IN26
directionRED[5] => Equal50.IN26
directionRED[6] => Equal47.IN25
directionRED[6] => Equal48.IN25
directionRED[6] => Equal49.IN25
directionRED[6] => Equal50.IN25
directionRED[7] => Equal47.IN24
directionRED[7] => Equal48.IN24
directionRED[7] => Equal49.IN24
directionRED[7] => Equal50.IN24
directionRED[8] => Equal47.IN23
directionRED[8] => Equal48.IN23
directionRED[8] => Equal49.IN23
directionRED[8] => Equal50.IN23
directionRED[9] => Equal47.IN22
directionRED[9] => Equal48.IN22
directionRED[9] => Equal49.IN22
directionRED[9] => Equal50.IN22
directionRED[10] => Equal47.IN21
directionRED[10] => Equal48.IN21
directionRED[10] => Equal49.IN21
directionRED[10] => Equal50.IN21
directionRED[11] => Equal47.IN20
directionRED[11] => Equal48.IN20
directionRED[11] => Equal49.IN20
directionRED[11] => Equal50.IN20
directionRED[12] => Equal47.IN19
directionRED[12] => Equal48.IN19
directionRED[12] => Equal49.IN19
directionRED[12] => Equal50.IN19
directionRED[13] => Equal47.IN18
directionRED[13] => Equal48.IN18
directionRED[13] => Equal49.IN18
directionRED[13] => Equal50.IN18
directionRED[14] => Equal47.IN17
directionRED[14] => Equal48.IN17
directionRED[14] => Equal49.IN17
directionRED[14] => Equal50.IN17
directionRED[15] => Equal47.IN16
directionRED[15] => Equal48.IN16
directionRED[15] => Equal49.IN16
directionRED[15] => Equal50.IN16
xLocRED[0] => Add47.IN18
xLocRED[1] => Add47.IN17
xLocRED[2] => Add47.IN16
xLocRED[3] => Add47.IN15
xLocRED[4] => Add47.IN14
xLocRED[5] => Add47.IN13
xLocRED[6] => Add47.IN12
xLocRED[7] => Add47.IN11
xLocRED[8] => Add47.IN10
yLocRED[0] => Add49.IN8
yLocRED[1] => Add49.IN7
yLocRED[2] => Add49.IN6
yLocRED[3] => Add49.IN5
yLocRED[4] => Add49.IN4
yLocRED[5] => Add49.IN3
yLocRED[6] => Add49.IN2
yLocRED[7] => Add49.IN1
statePINK[0] => Equal51.IN0
statePINK[0] => Equal54.IN3
statePINK[0] => Equal57.IN3
statePINK[0] => Equal58.IN3
statePINK[1] => Equal51.IN3
statePINK[1] => Equal54.IN0
statePINK[1] => Equal57.IN2
statePINK[1] => Equal58.IN2
statePINK[2] => Equal51.IN2
statePINK[2] => Equal54.IN2
statePINK[2] => Equal57.IN0
statePINK[2] => Equal58.IN1
statePINK[3] => Equal51.IN1
statePINK[3] => Equal54.IN1
statePINK[3] => Equal57.IN1
statePINK[3] => Equal58.IN0
directionPINK[0] => Equal59.IN31
directionPINK[0] => Equal60.IN31
directionPINK[0] => Equal61.IN31
directionPINK[0] => Equal62.IN31
directionPINK[1] => Equal59.IN30
directionPINK[1] => Equal60.IN30
directionPINK[1] => Equal61.IN30
directionPINK[1] => Equal62.IN30
directionPINK[2] => Equal59.IN29
directionPINK[2] => Equal60.IN29
directionPINK[2] => Equal61.IN29
directionPINK[2] => Equal62.IN29
directionPINK[3] => Equal59.IN28
directionPINK[3] => Equal60.IN28
directionPINK[3] => Equal61.IN28
directionPINK[3] => Equal62.IN28
directionPINK[4] => Equal59.IN27
directionPINK[4] => Equal60.IN27
directionPINK[4] => Equal61.IN27
directionPINK[4] => Equal62.IN27
directionPINK[5] => Equal59.IN26
directionPINK[5] => Equal60.IN26
directionPINK[5] => Equal61.IN26
directionPINK[5] => Equal62.IN26
directionPINK[6] => Equal59.IN25
directionPINK[6] => Equal60.IN25
directionPINK[6] => Equal61.IN25
directionPINK[6] => Equal62.IN25
directionPINK[7] => Equal59.IN24
directionPINK[7] => Equal60.IN24
directionPINK[7] => Equal61.IN24
directionPINK[7] => Equal62.IN24
directionPINK[8] => Equal59.IN23
directionPINK[8] => Equal60.IN23
directionPINK[8] => Equal61.IN23
directionPINK[8] => Equal62.IN23
directionPINK[9] => Equal59.IN22
directionPINK[9] => Equal60.IN22
directionPINK[9] => Equal61.IN22
directionPINK[9] => Equal62.IN22
directionPINK[10] => Equal59.IN21
directionPINK[10] => Equal60.IN21
directionPINK[10] => Equal61.IN21
directionPINK[10] => Equal62.IN21
directionPINK[11] => Equal59.IN20
directionPINK[11] => Equal60.IN20
directionPINK[11] => Equal61.IN20
directionPINK[11] => Equal62.IN20
directionPINK[12] => Equal59.IN19
directionPINK[12] => Equal60.IN19
directionPINK[12] => Equal61.IN19
directionPINK[12] => Equal62.IN19
directionPINK[13] => Equal59.IN18
directionPINK[13] => Equal60.IN18
directionPINK[13] => Equal61.IN18
directionPINK[13] => Equal62.IN18
directionPINK[14] => Equal59.IN17
directionPINK[14] => Equal60.IN17
directionPINK[14] => Equal61.IN17
directionPINK[14] => Equal62.IN17
directionPINK[15] => Equal59.IN16
directionPINK[15] => Equal60.IN16
directionPINK[15] => Equal61.IN16
directionPINK[15] => Equal62.IN16
xLocPINK[0] => Add50.IN18
xLocPINK[1] => Add50.IN17
xLocPINK[2] => Add50.IN16
xLocPINK[3] => Add50.IN15
xLocPINK[4] => Add50.IN14
xLocPINK[5] => Add50.IN13
xLocPINK[6] => Add50.IN12
xLocPINK[7] => Add50.IN11
xLocPINK[8] => Add50.IN10
yLocPINK[0] => Add52.IN8
yLocPINK[1] => Add52.IN7
yLocPINK[2] => Add52.IN6
yLocPINK[3] => Add52.IN5
yLocPINK[4] => Add52.IN4
yLocPINK[5] => Add52.IN3
yLocPINK[6] => Add52.IN2
yLocPINK[7] => Add52.IN1
stateYELLOW[0] => Equal63.IN0
stateYELLOW[0] => Equal66.IN3
stateYELLOW[0] => Equal69.IN3
stateYELLOW[0] => Equal70.IN3
stateYELLOW[1] => Equal63.IN3
stateYELLOW[1] => Equal66.IN0
stateYELLOW[1] => Equal69.IN2
stateYELLOW[1] => Equal70.IN2
stateYELLOW[2] => Equal63.IN2
stateYELLOW[2] => Equal66.IN2
stateYELLOW[2] => Equal69.IN0
stateYELLOW[2] => Equal70.IN1
stateYELLOW[3] => Equal63.IN1
stateYELLOW[3] => Equal66.IN1
stateYELLOW[3] => Equal69.IN1
stateYELLOW[3] => Equal70.IN0
directionYELLOW[0] => Equal71.IN31
directionYELLOW[0] => Equal72.IN31
directionYELLOW[0] => Equal73.IN31
directionYELLOW[0] => Equal74.IN31
directionYELLOW[1] => Equal71.IN30
directionYELLOW[1] => Equal72.IN30
directionYELLOW[1] => Equal73.IN30
directionYELLOW[1] => Equal74.IN30
directionYELLOW[2] => Equal71.IN29
directionYELLOW[2] => Equal72.IN29
directionYELLOW[2] => Equal73.IN29
directionYELLOW[2] => Equal74.IN29
directionYELLOW[3] => Equal71.IN28
directionYELLOW[3] => Equal72.IN28
directionYELLOW[3] => Equal73.IN28
directionYELLOW[3] => Equal74.IN28
directionYELLOW[4] => Equal71.IN27
directionYELLOW[4] => Equal72.IN27
directionYELLOW[4] => Equal73.IN27
directionYELLOW[4] => Equal74.IN27
directionYELLOW[5] => Equal71.IN26
directionYELLOW[5] => Equal72.IN26
directionYELLOW[5] => Equal73.IN26
directionYELLOW[5] => Equal74.IN26
directionYELLOW[6] => Equal71.IN25
directionYELLOW[6] => Equal72.IN25
directionYELLOW[6] => Equal73.IN25
directionYELLOW[6] => Equal74.IN25
directionYELLOW[7] => Equal71.IN24
directionYELLOW[7] => Equal72.IN24
directionYELLOW[7] => Equal73.IN24
directionYELLOW[7] => Equal74.IN24
directionYELLOW[8] => Equal71.IN23
directionYELLOW[8] => Equal72.IN23
directionYELLOW[8] => Equal73.IN23
directionYELLOW[8] => Equal74.IN23
directionYELLOW[9] => Equal71.IN22
directionYELLOW[9] => Equal72.IN22
directionYELLOW[9] => Equal73.IN22
directionYELLOW[9] => Equal74.IN22
directionYELLOW[10] => Equal71.IN21
directionYELLOW[10] => Equal72.IN21
directionYELLOW[10] => Equal73.IN21
directionYELLOW[10] => Equal74.IN21
directionYELLOW[11] => Equal71.IN20
directionYELLOW[11] => Equal72.IN20
directionYELLOW[11] => Equal73.IN20
directionYELLOW[11] => Equal74.IN20
directionYELLOW[12] => Equal71.IN19
directionYELLOW[12] => Equal72.IN19
directionYELLOW[12] => Equal73.IN19
directionYELLOW[12] => Equal74.IN19
directionYELLOW[13] => Equal71.IN18
directionYELLOW[13] => Equal72.IN18
directionYELLOW[13] => Equal73.IN18
directionYELLOW[13] => Equal74.IN18
directionYELLOW[14] => Equal71.IN17
directionYELLOW[14] => Equal72.IN17
directionYELLOW[14] => Equal73.IN17
directionYELLOW[14] => Equal74.IN17
directionYELLOW[15] => Equal71.IN16
directionYELLOW[15] => Equal72.IN16
directionYELLOW[15] => Equal73.IN16
directionYELLOW[15] => Equal74.IN16
xLocYELLOW[0] => Add53.IN18
xLocYELLOW[1] => Add53.IN17
xLocYELLOW[2] => Add53.IN16
xLocYELLOW[3] => Add53.IN15
xLocYELLOW[4] => Add53.IN14
xLocYELLOW[5] => Add53.IN13
xLocYELLOW[6] => Add53.IN12
xLocYELLOW[7] => Add53.IN11
xLocYELLOW[8] => Add53.IN10
yLocYELLOW[0] => Add55.IN8
yLocYELLOW[1] => Add55.IN7
yLocYELLOW[2] => Add55.IN6
yLocYELLOW[3] => Add55.IN5
yLocYELLOW[4] => Add55.IN4
yLocYELLOW[5] => Add55.IN3
yLocYELLOW[6] => Add55.IN2
yLocYELLOW[7] => Add55.IN1
fruit1_loc_x[0] => Add32.IN18
fruit1_loc_x[0] => Equal1.IN31
fruit1_loc_x[1] => Add32.IN17
fruit1_loc_x[1] => Equal1.IN30
fruit1_loc_x[2] => Add32.IN16
fruit1_loc_x[2] => Equal1.IN29
fruit1_loc_x[3] => Add32.IN15
fruit1_loc_x[3] => Equal1.IN28
fruit1_loc_x[4] => Add32.IN14
fruit1_loc_x[4] => Equal1.IN27
fruit1_loc_x[5] => Add32.IN13
fruit1_loc_x[5] => Equal1.IN26
fruit1_loc_x[6] => Add32.IN12
fruit1_loc_x[6] => Equal1.IN25
fruit1_loc_x[7] => Add32.IN11
fruit1_loc_x[7] => Equal1.IN24
fruit1_loc_x[8] => Add32.IN10
fruit1_loc_x[8] => Equal1.IN23
fruit2_loc_x[0] => Add35.IN18
fruit2_loc_x[0] => Equal7.IN31
fruit2_loc_x[1] => Add35.IN17
fruit2_loc_x[1] => Equal7.IN30
fruit2_loc_x[2] => Add35.IN16
fruit2_loc_x[2] => Equal7.IN29
fruit2_loc_x[3] => Add35.IN15
fruit2_loc_x[3] => Equal7.IN28
fruit2_loc_x[4] => Add35.IN14
fruit2_loc_x[4] => Equal7.IN27
fruit2_loc_x[5] => Add35.IN13
fruit2_loc_x[5] => Equal7.IN26
fruit2_loc_x[6] => Add35.IN12
fruit2_loc_x[6] => Equal7.IN25
fruit2_loc_x[7] => Add35.IN11
fruit2_loc_x[7] => Equal7.IN24
fruit2_loc_x[8] => Add35.IN10
fruit2_loc_x[8] => Equal7.IN23
fruit3_loc_x[0] => Add38.IN18
fruit3_loc_x[0] => Equal9.IN31
fruit3_loc_x[1] => Add38.IN17
fruit3_loc_x[1] => Equal9.IN30
fruit3_loc_x[2] => Add38.IN16
fruit3_loc_x[2] => Equal9.IN29
fruit3_loc_x[3] => Add38.IN15
fruit3_loc_x[3] => Equal9.IN28
fruit3_loc_x[4] => Add38.IN14
fruit3_loc_x[4] => Equal9.IN27
fruit3_loc_x[5] => Add38.IN13
fruit3_loc_x[5] => Equal9.IN26
fruit3_loc_x[6] => Add38.IN12
fruit3_loc_x[6] => Equal9.IN25
fruit3_loc_x[7] => Add38.IN11
fruit3_loc_x[7] => Equal9.IN24
fruit3_loc_x[8] => Add38.IN10
fruit3_loc_x[8] => Equal9.IN23
fruit4_loc_x[0] => Add41.IN18
fruit4_loc_x[0] => Equal11.IN31
fruit4_loc_x[1] => Add41.IN17
fruit4_loc_x[1] => Equal11.IN30
fruit4_loc_x[2] => Add41.IN16
fruit4_loc_x[2] => Equal11.IN29
fruit4_loc_x[3] => Add41.IN15
fruit4_loc_x[3] => Equal11.IN28
fruit4_loc_x[4] => Add41.IN14
fruit4_loc_x[4] => Equal11.IN27
fruit4_loc_x[5] => Add41.IN13
fruit4_loc_x[5] => Equal11.IN26
fruit4_loc_x[6] => Add41.IN12
fruit4_loc_x[6] => Equal11.IN25
fruit4_loc_x[7] => Add41.IN11
fruit4_loc_x[7] => Equal11.IN24
fruit4_loc_x[8] => Add41.IN10
fruit4_loc_x[8] => Equal11.IN23
fruit1_loc_y[0] => Add34.IN8
fruit1_loc_y[0] => Equal2.IN31
fruit1_loc_y[1] => Add34.IN7
fruit1_loc_y[1] => Equal2.IN30
fruit1_loc_y[2] => Add34.IN6
fruit1_loc_y[2] => Equal2.IN29
fruit1_loc_y[3] => Add34.IN5
fruit1_loc_y[3] => Equal2.IN28
fruit1_loc_y[4] => Add34.IN4
fruit1_loc_y[4] => Equal2.IN27
fruit1_loc_y[5] => Add34.IN3
fruit1_loc_y[5] => Equal2.IN26
fruit1_loc_y[6] => Add34.IN2
fruit1_loc_y[6] => Equal2.IN25
fruit1_loc_y[7] => Add34.IN1
fruit1_loc_y[7] => Equal2.IN24
fruit2_loc_y[0] => Add37.IN8
fruit2_loc_y[0] => Equal8.IN31
fruit2_loc_y[1] => Add37.IN7
fruit2_loc_y[1] => Equal8.IN30
fruit2_loc_y[2] => Add37.IN6
fruit2_loc_y[2] => Equal8.IN29
fruit2_loc_y[3] => Add37.IN5
fruit2_loc_y[3] => Equal8.IN28
fruit2_loc_y[4] => Add37.IN4
fruit2_loc_y[4] => Equal8.IN27
fruit2_loc_y[5] => Add37.IN3
fruit2_loc_y[5] => Equal8.IN26
fruit2_loc_y[6] => Add37.IN2
fruit2_loc_y[6] => Equal8.IN25
fruit2_loc_y[7] => Add37.IN1
fruit2_loc_y[7] => Equal8.IN24
fruit3_loc_y[0] => Add40.IN8
fruit3_loc_y[0] => Equal10.IN31
fruit3_loc_y[1] => Add40.IN7
fruit3_loc_y[1] => Equal10.IN30
fruit3_loc_y[2] => Add40.IN6
fruit3_loc_y[2] => Equal10.IN29
fruit3_loc_y[3] => Add40.IN5
fruit3_loc_y[3] => Equal10.IN28
fruit3_loc_y[4] => Add40.IN4
fruit3_loc_y[4] => Equal10.IN27
fruit3_loc_y[5] => Add40.IN3
fruit3_loc_y[5] => Equal10.IN26
fruit3_loc_y[6] => Add40.IN2
fruit3_loc_y[6] => Equal10.IN25
fruit3_loc_y[7] => Add40.IN1
fruit3_loc_y[7] => Equal10.IN24
fruit4_loc_y[0] => Add43.IN8
fruit4_loc_y[0] => Equal12.IN31
fruit4_loc_y[1] => Add43.IN7
fruit4_loc_y[1] => Equal12.IN30
fruit4_loc_y[2] => Add43.IN6
fruit4_loc_y[2] => Equal12.IN29
fruit4_loc_y[3] => Add43.IN5
fruit4_loc_y[3] => Equal12.IN28
fruit4_loc_y[4] => Add43.IN4
fruit4_loc_y[4] => Equal12.IN27
fruit4_loc_y[5] => Add43.IN3
fruit4_loc_y[5] => Equal12.IN26
fruit4_loc_y[6] => Add43.IN2
fruit4_loc_y[6] => Equal12.IN25
fruit4_loc_y[7] => Add43.IN1
fruit4_loc_y[7] => Equal12.IN24
xout[0] <= xout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[0] <= yout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= yout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= yout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= yout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= yout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= yout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= yout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= yout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|graphicsNEW:p1|rombackground:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hig1:auto_generated.address_a[0]
address_a[1] => altsyncram_hig1:auto_generated.address_a[1]
address_a[2] => altsyncram_hig1:auto_generated.address_a[2]
address_a[3] => altsyncram_hig1:auto_generated.address_a[3]
address_a[4] => altsyncram_hig1:auto_generated.address_a[4]
address_a[5] => altsyncram_hig1:auto_generated.address_a[5]
address_a[6] => altsyncram_hig1:auto_generated.address_a[6]
address_a[7] => altsyncram_hig1:auto_generated.address_a[7]
address_a[8] => altsyncram_hig1:auto_generated.address_a[8]
address_a[9] => altsyncram_hig1:auto_generated.address_a[9]
address_a[10] => altsyncram_hig1:auto_generated.address_a[10]
address_a[11] => altsyncram_hig1:auto_generated.address_a[11]
address_a[12] => altsyncram_hig1:auto_generated.address_a[12]
address_a[13] => altsyncram_hig1:auto_generated.address_a[13]
address_a[14] => altsyncram_hig1:auto_generated.address_a[14]
address_a[15] => altsyncram_hig1:auto_generated.address_a[15]
address_a[16] => altsyncram_hig1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hig1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hig1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hig1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hig1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hig1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hig1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hig1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hig1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hig1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hig1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hig1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hig1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_iib:mux2.result[0]
q_a[1] <= mux_iib:mux2.result[1]
q_a[2] <= mux_iib:mux2.result[2]
q_a[3] <= mux_iib:mux2.result[3]
q_a[4] <= mux_iib:mux2.result[4]
q_a[5] <= mux_iib:mux2.result[5]
q_a[6] <= mux_iib:mux2.result[6]
q_a[7] <= mux_iib:mux2.result[7]
q_a[8] <= mux_iib:mux2.result[8]
q_a[9] <= mux_iib:mux2.result[9]
q_a[10] <= mux_iib:mux2.result[10]
q_a[11] <= mux_iib:mux2.result[11]


|main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode1237w[1].IN0
data[0] => w_anode1254w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1274w[1].IN1
data[0] => w_anode1284w[1].IN0
data[0] => w_anode1294w[1].IN1
data[0] => w_anode1304w[1].IN0
data[0] => w_anode1314w[1].IN1
data[0] => w_anode1324w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1385w[1].IN0
data[0] => w_anode1395w[1].IN1
data[1] => w_anode1237w[2].IN0
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1264w[2].IN1
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN0
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN1
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN0
data[1] => w_anode1335w[2].IN0
data[1] => w_anode1345w[2].IN1
data[1] => w_anode1355w[2].IN1
data[1] => w_anode1365w[2].IN0
data[1] => w_anode1375w[2].IN0
data[1] => w_anode1385w[2].IN1
data[1] => w_anode1395w[2].IN1
data[2] => w_anode1237w[3].IN0
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN1
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN0
data[2] => w_anode1355w[3].IN0
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1385w[3].IN1
data[2] => w_anode1395w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1324w[1].IN0
data[3] => w_anode1335w[1].IN0
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1355w[1].IN0
data[3] => w_anode1365w[1].IN0
data[3] => w_anode1375w[1].IN0
data[3] => w_anode1385w[1].IN0
data[3] => w_anode1395w[1].IN0
eq[0] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE


|main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated|mux_iib:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
data[96] => l1_w0_n4_mux_dataout.IN1
data[97] => l1_w1_n4_mux_dataout.IN1
data[98] => l1_w2_n4_mux_dataout.IN1
data[99] => l1_w3_n4_mux_dataout.IN1
data[100] => l1_w4_n4_mux_dataout.IN1
data[101] => l1_w5_n4_mux_dataout.IN1
data[102] => l1_w6_n4_mux_dataout.IN1
data[103] => l1_w7_n4_mux_dataout.IN1
data[104] => l1_w8_n4_mux_dataout.IN1
data[105] => l1_w9_n4_mux_dataout.IN1
data[106] => l1_w10_n4_mux_dataout.IN1
data[107] => l1_w11_n4_mux_dataout.IN1
data[108] => l1_w0_n4_mux_dataout.IN1
data[109] => l1_w1_n4_mux_dataout.IN1
data[110] => l1_w2_n4_mux_dataout.IN1
data[111] => l1_w3_n4_mux_dataout.IN1
data[112] => l1_w4_n4_mux_dataout.IN1
data[113] => l1_w5_n4_mux_dataout.IN1
data[114] => l1_w6_n4_mux_dataout.IN1
data[115] => l1_w7_n4_mux_dataout.IN1
data[116] => l1_w8_n4_mux_dataout.IN1
data[117] => l1_w9_n4_mux_dataout.IN1
data[118] => l1_w10_n4_mux_dataout.IN1
data[119] => l1_w11_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|main|graphicsNEW:p1|rom_PACMAN_right:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q7h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q7h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q7h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q7h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q7h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q7h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q7h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q7h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q7h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q7h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q7h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q7h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q7h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q7h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q7h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q7h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q7h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q7h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q7h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q7h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q7h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_PACMAN_left:u2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4h1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b4h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b4h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b4h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b4h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b4h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_PACMAN_up:u3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_83h1:auto_generated.address_a[0]
address_a[1] => altsyncram_83h1:auto_generated.address_a[1]
address_a[2] => altsyncram_83h1:auto_generated.address_a[2]
address_a[3] => altsyncram_83h1:auto_generated.address_a[3]
address_a[4] => altsyncram_83h1:auto_generated.address_a[4]
address_a[5] => altsyncram_83h1:auto_generated.address_a[5]
address_a[6] => altsyncram_83h1:auto_generated.address_a[6]
address_a[7] => altsyncram_83h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_83h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_83h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_83h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_83h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_83h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_83h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_83h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_83h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_83h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_83h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_83h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_83h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_83h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_PACMAN_down:u4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_o4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_o4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_o4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_o4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_o4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_o4h1:auto_generated.address_a[6]
address_a[7] => altsyncram_o4h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o4h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o4h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o4h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o4h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o4h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_BLUE_right:u5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s7h1:auto_generated.address_a[0]
address_a[1] => altsyncram_s7h1:auto_generated.address_a[1]
address_a[2] => altsyncram_s7h1:auto_generated.address_a[2]
address_a[3] => altsyncram_s7h1:auto_generated.address_a[3]
address_a[4] => altsyncram_s7h1:auto_generated.address_a[4]
address_a[5] => altsyncram_s7h1:auto_generated.address_a[5]
address_a[6] => altsyncram_s7h1:auto_generated.address_a[6]
address_a[7] => altsyncram_s7h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s7h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s7h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s7h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s7h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s7h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s7h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s7h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s7h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s7h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_BLUE_left:u6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_94h1:auto_generated.address_a[0]
address_a[1] => altsyncram_94h1:auto_generated.address_a[1]
address_a[2] => altsyncram_94h1:auto_generated.address_a[2]
address_a[3] => altsyncram_94h1:auto_generated.address_a[3]
address_a[4] => altsyncram_94h1:auto_generated.address_a[4]
address_a[5] => altsyncram_94h1:auto_generated.address_a[5]
address_a[6] => altsyncram_94h1:auto_generated.address_a[6]
address_a[7] => altsyncram_94h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_94h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_94h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_94h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_94h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_94h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_94h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_94h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_94h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_94h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_94h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_94h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_94h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_BLUE_up:u7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ug1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ug1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ug1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ug1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ug1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ug1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ug1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ug1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ug1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ug1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ug1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ug1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ug1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ug1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ug1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ug1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ug1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ug1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ug1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_BLUE_down:u8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_m4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_m4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_m4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_m4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_m4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_m4h1:auto_generated.address_a[6]
address_a[7] => altsyncram_m4h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m4h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m4h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m4h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m4h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m4h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|main|graphicsNEW:p1|rom_FRUIT:u21
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|main|graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rhg1:auto_generated.address_a[0]
address_a[1] => altsyncram_rhg1:auto_generated.address_a[1]
address_a[2] => altsyncram_rhg1:auto_generated.address_a[2]
address_a[3] => altsyncram_rhg1:auto_generated.address_a[3]
address_a[4] => altsyncram_rhg1:auto_generated.address_a[4]
address_a[5] => altsyncram_rhg1:auto_generated.address_a[5]
address_a[6] => altsyncram_rhg1:auto_generated.address_a[6]
address_a[7] => altsyncram_rhg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rhg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rhg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rhg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rhg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rhg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rhg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rhg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rhg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rhg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rhg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rhg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rhg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rhg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


