$date
	Tue Jun 10 19:21:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ha_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % n2 $end
$var wire 1 & n3 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
1#
#20
1$
0#
#30
0!
0%
1"
1&
1#
#40
