{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421689806377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421689806378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 17:50:06 2015 " "Processing started: Mon Jan 19 17:50:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421689806378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421689806378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta orpsoc_top -c orpsoc_top " "Command: quartus_sta orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421689806379 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1421689806413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421689808044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421689808176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1421689808176 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812402 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812402 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421689812402 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1421689812402 ""}
{ "Info" "ISTA_SDC_FOUND" "orpsoc_top.sdc " "Reading SDC File: 'orpsoc_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1421689812699 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812703 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1421689812703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "orpsoc_top.sdc 14 rst_n_pad_i net " "Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1421689812705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path orpsoc_top.sdc 14 Argument <through> is an empty collection " "Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -through \[get_nets \{rst_n_pad_i\}\] " "set_false_path -through \[get_nets \{rst_n_pad_i\}\]" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1421689812705 ""}  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1421689812705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689812876 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689812876 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689812876 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689812876 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689812876 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689812876 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421689813876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1421689813895 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1421689813933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.403 " "Worst-case setup slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.330               0.000 altera_reserved_tck  " "   38.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689814910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.242               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689815105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.786 " "Worst-case recovery slack is 10.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.786               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.786               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.017               0.000 altera_reserved_tck  " "   48.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689815152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.411 " "Worst-case removal slack is 1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 altera_reserved_tck  " "    1.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.759               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689815210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.618 " "Worst-case minimum pulse width slack is 4.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.618               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.616               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.616               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 sys_clk_pad_i  " "    9.815               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.721               0.000 altera_reserved_tck  " "   49.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689815253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1421689817725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1421689817907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1421689823081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689825216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689825216 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689825216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689825216 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689825216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689825216 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.222 " "Worst-case setup slack is 1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.222               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.286               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.286               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.168               0.000 altera_reserved_tck  " "   39.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689825880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.221               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.246               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689826064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.642 " "Worst-case recovery slack is 11.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.642               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   11.642               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.204               0.000 altera_reserved_tck  " "   48.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689826111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.298 " "Worst-case removal slack is 1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 altera_reserved_tck  " "    1.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689826159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.604 " "Worst-case minimum pulse width slack is 4.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.604               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.606               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.606               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 sys_clk_pad_i  " "    9.824               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.718               0.000 altera_reserved_tck  " "   49.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689826202 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1421689828215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[1\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689830025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689830025 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk eth0_rx_clk " "Register ethmac:ethmac0\|eth_registers:ethreg1\|SetRxCIrq_rxclk is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689830025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689830025 "|orpsoc_top|eth0_rx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn eth0_tx_clk " "Register ethmac:ethmac0\|eth_txethmac:txethmac1\|MTxEn is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421689830025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1421689830025 "|orpsoc_top|eth0_tx_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.232 " "Worst-case setup slack is 5.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.232               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.232               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.064               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.064               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.307               0.000 altera_reserved_tck  " "   44.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689830334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.059               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.080               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689830527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.119 " "Worst-case recovery slack is 15.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.119               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.119               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.331               0.000 altera_reserved_tck  " "   49.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689830582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.678 " "Worst-case removal slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 altera_reserved_tck  " "    0.678               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.832               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689830630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.728 " "Worst-case minimum pulse width slack is 4.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.728               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.728               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 sys_clk_pad_i  " "    9.449               0.000 sys_clk_pad_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.729               0.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1421689830678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421689833610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1421689833613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1460 " "Peak virtual memory: 1460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421689834517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 17:50:34 2015 " "Processing ended: Mon Jan 19 17:50:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421689834517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421689834517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421689834517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421689834517 ""}
