// Seed: 4089118435
module module_0 (
    input  id_0,
    inout  id_1,
    input  id_2,
    output id_3,
    output id_4
);
  always
    if (1'h0 ^ id_0) begin
      id_3 <= 1'h0;
    end
  logic id_5;
  type_0 id_6 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1),
      .id_3(1'b0)
  );
  logic id_7;
  assign id_6 = id_1;
  logic id_8;
  type_12(
      1, 1, 1
  );
  logic id_9;
  assign id_8 = id_0;
endmodule
`define pp_5 0
