{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09568,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09895,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00431828,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00459029,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00203433,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00459029,
	"finish__design__instance__count__class:fill_cell": 1187,
	"finish__design__instance__area__class:fill_cell": 5388.36,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 19,
	"finish__design__instance__area__class:buffer": 22.61,
	"finish__design__instance__count__class:clock_buffer": 12,
	"finish__design__instance__area__class:clock_buffer": 14.364,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 19.95,
	"finish__design__instance__count__class:inverter": 36,
	"finish__design__instance__area__class:inverter": 19.684,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 3.458,
	"finish__design__instance__count__class:sequential_cell": 87,
	"finish__design__instance__area__class:sequential_cell": 395.542,
	"finish__design__instance__count__class:multi_input_combinational_cell": 269,
	"finish__design__instance__area__class:multi_input_combinational_cell": 362.558,
	"finish__design__instance__count": 1751,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.106657,
	"finish__clock__skew__setup": 0.00264324,
	"finish__clock__skew__hold": 0.00264324,
	"finish__timing__drv__max_slew_limit": 0.663627,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.742729,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00114527,
	"finish__power__switching__total": 0.000462014,
	"finish__power__leakage__total": 1.74208e-05,
	"finish__power__total": 0.0016247,
	"finish__design__io": 27,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 564,
	"finish__design__instance__area": 867.958,
	"finish__design__instance__count__stdcell": 564,
	"finish__design__instance__area__stdcell": 867.958,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.138733,
	"finish__design__instance__utilization__stdcell": 0.138733,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}