// Seed: 2791364710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wire id_5,
    input  wire id_6
);
  wor id_8;
  assign id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
