# SAP-II-Modified-Verilog-Implementation
I modified the SAP (Simple As Possible)-2 computer to do most of its Instruction set using a lower number of clock cycles.
In these files, I combined Designs and its testbench in the same file, but if you want to use it you have to separate them.
