/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  reg [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_9z[13] ? celloutsig_1_5z : celloutsig_1_9z[6];
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_6z[2];
  assign celloutsig_0_1z = _01_ ? _00_ : in_data[43];
  assign celloutsig_0_18z = !(celloutsig_0_16z ? celloutsig_0_8z : celloutsig_0_12z[0]);
  assign celloutsig_1_12z = celloutsig_1_8z | ~(celloutsig_1_9z[13]);
  assign celloutsig_1_7z = in_data[168] ^ celloutsig_1_6z;
  assign celloutsig_1_15z = ~(celloutsig_1_10z ^ celloutsig_1_8z);
  assign celloutsig_0_11z = ~(in_data[30] ^ celloutsig_0_7z[5]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z ^ celloutsig_0_4z);
  assign celloutsig_0_22z = ~(celloutsig_0_20z[2] ^ celloutsig_0_15z[12]);
  assign celloutsig_1_1z = ~(in_data[162] ^ in_data[165]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ celloutsig_1_0z);
  assign celloutsig_0_20z = celloutsig_0_14z[5:2] + celloutsig_0_15z[8:5];
  assign celloutsig_0_25z = { _00_, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_23z[1:0], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_2z };
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 3'h0;
    else _19_ <= in_data[53:51];
  assign { _01_, _03_[1], _00_ } = _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_1_9z[12:7], celloutsig_1_10z };
  assign celloutsig_0_6z = { _01_, celloutsig_0_2z, celloutsig_0_5z } & { in_data[32:31], celloutsig_0_1z };
  assign celloutsig_1_14z = { in_data[129:128], celloutsig_1_6z } / { 1'h1, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z } / { 1'h1, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_7z[17:0] > { celloutsig_0_7z[13:11], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, _01_, _03_[1], _00_ };
  assign celloutsig_1_19z = { _02_[4:3], celloutsig_1_7z, celloutsig_1_5z } && { celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_0z = in_data[176:167] && in_data[149:140];
  assign celloutsig_1_10z = ! celloutsig_1_9z[16:2];
  assign celloutsig_0_3z = ! in_data[72:66];
  assign celloutsig_1_3z = ! { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_3z & ~(celloutsig_0_6z[0]);
  assign celloutsig_1_11z = { in_data[114:112], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z } != { celloutsig_1_9z[11:5], celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_23z = - celloutsig_0_6z;
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } !== in_data[155:151];
  assign celloutsig_0_13z = { celloutsig_0_6z[1:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z } !== { in_data[60:49], celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_0z } !== { in_data[137:134], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_2z[2:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z, _02_, celloutsig_1_15z } | { celloutsig_1_14z[2:1], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_26z = celloutsig_0_25z[9:4] | { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[159:156], celloutsig_1_0z } | { in_data[115], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = ~^ { in_data[88:60], _01_, _03_[1], _00_, _01_, _03_[1], _00_ };
  assign celloutsig_1_8z = ~^ { in_data[189:166], celloutsig_1_4z };
  assign celloutsig_0_4z = ~^ { in_data[46:35], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_7z[15:14], celloutsig_0_8z, _01_, _03_[1], _00_, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_12z[2:1], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 19'h00000;
    else if (!clkin_data[96]) celloutsig_0_7z = { in_data[49:35], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_12z = 3'h0;
    else if (clkin_data[96]) celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_15z = 13'h0000;
    else if (!clkin_data[96]) celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z };
  assign { _03_[2], _03_[0] } = { _01_, _00_ };
  assign { out_data[140:128], out_data[96], out_data[42:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
