// Seed: 1993426342
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  type_5(
      id_1, id_1
  );
endmodule
