
Quadro_c.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  000004fa  0000058e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800100  00800100  0000058e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000590  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00000c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00000cf3  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001e0  00000000  00000000  00000d22  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001cad  00000000  00000000  00000f02  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000006c4  00000000  00000000  00002baf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000097f  00000000  00000000  00003273  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000464  00000000  00000000  00003bf4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000004ab  00000000  00000000  00004058  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000010fd  00000000  00000000  00004503  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000190  00000000  00000000  00005600  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

char LIS331_init()
{
	char dummy;

	TWI_init();
   0:	6b c0       	rjmp	.+214    	; 0xd8 <__ctors_end>
	
	dummy = TWI_start();
   2:	85 c0       	rjmp	.+266    	; 0x10e <__bad_interrupt>
	//if the start was successful, continue, otherwise return 1
	if((dummy != 0x08) && (dummy != 0x10))
   4:	84 c0       	rjmp	.+264    	; 0x10e <__bad_interrupt>
   6:	83 c0       	rjmp	.+262    	; 0x10e <__bad_interrupt>
   8:	82 c0       	rjmp	.+260    	; 0x10e <__bad_interrupt>
   a:	81 c0       	rjmp	.+258    	; 0x10e <__bad_interrupt>
	return TWSR;
   c:	80 c0       	rjmp	.+256    	; 0x10e <__bad_interrupt>
   e:	7f c0       	rjmp	.+254    	; 0x10e <__bad_interrupt>
  10:	7e c0       	rjmp	.+252    	; 0x10e <__bad_interrupt>
	//now send the EEPROM slave address together with the address bits 8..10 for page select
	if(TWI_write_data(0x38) != 0x18)
  12:	7d c0       	rjmp	.+250    	; 0x10e <__bad_interrupt>
  14:	7c c0       	rjmp	.+248    	; 0x10e <__bad_interrupt>
  16:	7b c0       	rjmp	.+246    	; 0x10e <__bad_interrupt>
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__vector_12>
	return TWSR;
  1a:	79 c0       	rjmp	.+242    	; 0x10e <__bad_interrupt>
  1c:	78 c0       	rjmp	.+240    	; 0x10e <__bad_interrupt>
  1e:	77 c0       	rjmp	.+238    	; 0x10e <__bad_interrupt>
	
	if(TWI_write_data(0x20) != 0x28)
  20:	76 c0       	rjmp	.+236    	; 0x10e <__bad_interrupt>
  22:	75 c0       	rjmp	.+234    	; 0x10e <__bad_interrupt>
  24:	74 c0       	rjmp	.+232    	; 0x10e <__bad_interrupt>
  26:	73 c0       	rjmp	.+230    	; 0x10e <__bad_interrupt>
	return TWSR;
  28:	72 c0       	rjmp	.+228    	; 0x10e <__bad_interrupt>
  2a:	71 c0       	rjmp	.+226    	; 0x10e <__bad_interrupt>
  2c:	70 c0       	rjmp	.+224    	; 0x10e <__bad_interrupt>
	if(TWI_write_data(0x47) != 0x28)
  2e:	6f c0       	rjmp	.+222    	; 0x10e <__bad_interrupt>
  30:	6e c0       	rjmp	.+220    	; 0x10e <__bad_interrupt>
  32:	6d c0       	rjmp	.+218    	; 0x10e <__bad_interrupt>

00000034 <RFM70_cmd_tog2>:
  34:	24 d9 9e 86 0b                                      $....

00000039 <RFM70_cmd_tog1>:
	return TWSR;
  39:	24 df 9e 86 0b                                      $....

0000003e <RFM70_cmd_activate>:
	TWI_stop();

	//if everything was OK, return zero.
	return 0;
  3e:	50 73                                               Ps

00000040 <RFM70_cmd_flush_tx>:
}
  40:	e1 00                                               ..

00000042 <RFM70_cmd_flush_rx>:
  42:	e2 00                                               ..

00000044 <RFM70_cmd_switch_cfg>:
  44:	50 53                                               PS

00000046 <RFM70_bank1R0EInit>:
  46:	2e 41 20 08 04 81 20 cf f7 fe ff ff                 .A ... .....

00000052 <RFM70_bank1Init>:
  52:	20 40 4b 01 e2 21 c0 4b 00 00 22 d0 fc 8c 02 23      @K..!.K.."....#
  62:	99 00 39 41 24 d9 96 82 1b 25 24 06 7f a6 26 00     ..9A$....%$...&.
  72:	00 00 00 27 00 00 00 00 28 00 00 00 00 29 00 00     ...'....(....)..
  82:	00 00 2a 00 00 00 00 2b 00 00 00 00 2c 00 12 73     ..*....+....,..s
  92:	00 2d 46 b4 80 00                                   .-F...

00000098 <RFM70_bank0Init>:
  98:	20 0f 21 3f 22 3f 23 03 24 08 25 17 26 0f 27 07      .!?"?#.$.%.&.'.
  a8:	28 00 29 00 2c c3 2d c4 2e c5 2f c6 31 20 32 20     (.).,.-.../.1 2 
  b8:	33 20 34 20 35 20 36 20 37 20 3c 3f 3d 07           3 4 5 6 7 <?=.

000000c6 <RFM70_cmd_adrRX1>:
  c6:	2b 35 43 10 10 02                                   +5C...

000000cc <RFM70_cmd_adrTX>:
  cc:	30 34 43 10 10 01                                   04C...

000000d2 <RFM70_cmd_adrRX0>:
  d2:	2a 34 43 10 10 01                                   *4C...

000000d8 <__ctors_end>:
  d8:	11 24       	eor	r1, r1
  da:	1f be       	out	0x3f, r1	; 63
  dc:	cf ef       	ldi	r28, 0xFF	; 255
  de:	d2 e0       	ldi	r29, 0x02	; 2
  e0:	de bf       	out	0x3e, r29	; 62
  e2:	cd bf       	out	0x3d, r28	; 61

000000e4 <__do_copy_data>:
  e4:	11 e0       	ldi	r17, 0x01	; 1
  e6:	a0 e0       	ldi	r26, 0x00	; 0
  e8:	b1 e0       	ldi	r27, 0x01	; 1
  ea:	ea ef       	ldi	r30, 0xFA	; 250
  ec:	f4 e0       	ldi	r31, 0x04	; 4
  ee:	02 c0       	rjmp	.+4      	; 0xf4 <__do_copy_data+0x10>
  f0:	05 90       	lpm	r0, Z+
  f2:	0d 92       	st	X+, r0
  f4:	a0 30       	cpi	r26, 0x00	; 0
  f6:	b1 07       	cpc	r27, r17
  f8:	d9 f7       	brne	.-10     	; 0xf0 <__do_copy_data+0xc>

000000fa <__do_clear_bss>:
  fa:	21 e0       	ldi	r18, 0x01	; 1
  fc:	a0 e0       	ldi	r26, 0x00	; 0
  fe:	b1 e0       	ldi	r27, 0x01	; 1
 100:	01 c0       	rjmp	.+2      	; 0x104 <.do_clear_bss_start>

00000102 <.do_clear_bss_loop>:
 102:	1d 92       	st	X+, r1

00000104 <.do_clear_bss_start>:
 104:	a4 30       	cpi	r26, 0x04	; 4
 106:	b2 07       	cpc	r27, r18
 108:	e1 f7       	brne	.-8      	; 0x102 <.do_clear_bss_loop>
 10a:	02 d0       	rcall	.+4      	; 0x110 <main>
 10c:	f4 c1       	rjmp	.+1000   	; 0x4f6 <_exit>

0000010e <__bad_interrupt>:
 10e:	78 cf       	rjmp	.-272    	; 0x0 <__vectors>

00000110 <main>:


int main(void)
{

	DDRB = 0b00000010;
 110:	c2 e0       	ldi	r28, 0x02	; 2
 112:	c4 b9       	out	0x04, r28	; 4
	PORTB = 0b00000000;
 114:	15 b8       	out	0x05, r1	; 5
	
	DDRD = 0b01111000;
 116:	88 e7       	ldi	r24, 0x78	; 120
 118:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0b00010000;
 11a:	80 e1       	ldi	r24, 0x10	; 16
 11c:	8b b9       	out	0x0b, r24	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11e:	2f ef       	ldi	r18, 0xFF	; 255
 120:	82 e5       	ldi	r24, 0x52	; 82
 122:	97 e0       	ldi	r25, 0x07	; 7
 124:	21 50       	subi	r18, 0x01	; 1
 126:	80 40       	sbci	r24, 0x00	; 0
 128:	90 40       	sbci	r25, 0x00	; 0
 12a:	e1 f7       	brne	.-8      	; 0x124 <main+0x14>
 12c:	00 c0       	rjmp	.+0      	; 0x12e <main+0x1e>
 12e:	00 00       	nop
		
	//stdout = &mystdout;	
	
	_delay_ms(300);	
	USART_init ( MYUBRR );
 130:	8c e0       	ldi	r24, 0x0C	; 12
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	d5 d1       	rcall	.+938    	; 0x4e0 <USART_init>
	//printf("Quadro_c board v.1.0.0!\r\n");
	//USART_putstring("Quadro_c board v.1.0.0!\r\n");
	
	//LIS331_init();
	
	sei();
 136:	78 94       	sei
 138:	2f ef       	ldi	r18, 0xFF	; 255
 13a:	84 e3       	ldi	r24, 0x34	; 52
 13c:	9c e0       	ldi	r25, 0x0C	; 12
 13e:	21 50       	subi	r18, 0x01	; 1
 140:	80 40       	sbci	r24, 0x00	; 0
 142:	90 40       	sbci	r25, 0x00	; 0
 144:	e1 f7       	brne	.-8      	; 0x13e <main+0x2e>
 146:	00 c0       	rjmp	.+0      	; 0x148 <main+0x38>
 148:	00 00       	nop
	_delay_ms(500);
	begin();
 14a:	c6 d1       	rcall	.+908    	; 0x4d8 <begin>

	setModeTX();
 14c:	ff d0       	rcall	.+510    	; 0x34c <setModeTX>
	setChannel(8);
 14e:	88 e0       	ldi	r24, 0x08	; 8
 150:	d9 d0       	rcall	.+434    	; 0x304 <setChannel>
	value = 0xFEBA;
 152:	8a eb       	ldi	r24, 0xBA	; 186
 154:	9e ef       	ldi	r25, 0xFE	; 254
 156:	90 93 01 01 	sts	0x0101, r25
 15a:	80 93 00 01 	sts	0x0100, r24
	//PD5/OC0B - motor2
	//PB1/OC1A - motor3
	//PD3/OC2B - motor4
	
	// f_PWM = 8000000 / (Prescaler * 510) = 1960 Hz
	TCCR0A = 0b10100001; // Fast PWM 8 Bit, Clear OCA0/OCB0 on Compare Match, Set on TOP
 15e:	81 ea       	ldi	r24, 0xA1	; 161
 160:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0b00000010; // 1/8 
 162:	c5 bd       	out	0x25, r28	; 37
	TCNT0 = 0;           // Reset TCNT0
 164:	16 bc       	out	0x26, r1	; 38
	OCR0A = 0;//	OCR0A = 127; // motor1    
 166:	17 bc       	out	0x27, r1	; 39
	OCR0B = 0;//	OCR0B = 127; // motor2
 168:	18 bc       	out	0x28, r1	; 40
	
	TCCR1A = 0b10000001; // Fast PWM 8 Bit, Clear OCA1/OCB1 on Compare Match, Set on TOP
 16a:	81 e8       	ldi	r24, 0x81	; 129
 16c:	80 93 80 00 	sts	0x0080, r24
	TCCR1B = 0b00000010; // 1/8
 170:	c0 93 81 00 	sts	0x0081, r28
	TCNT1 = 0;  
 174:	10 92 85 00 	sts	0x0085, r1
 178:	10 92 84 00 	sts	0x0084, r1
	OCR1A= 0;   //	OCR1A= 127;  // motor3     
 17c:	10 92 89 00 	sts	0x0089, r1
 180:	10 92 88 00 	sts	0x0088, r1
		
	TCCR2A = 0b00100001; // Fast PWM 8 Bit, Clear OCA2/OCB2 on Compare Match, Set on TOP
 184:	81 e2       	ldi	r24, 0x21	; 33
 186:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B = 0b00000010; // 1/8 
 18a:	c0 93 b1 00 	sts	0x00B1, r28
	TCNT2 = 0;
 18e:	10 92 b2 00 	sts	0x00B2, r1
	OCR2B= 0;//	OCR2B= 127; // motor4
 192:	10 92 b4 00 	sts	0x00B4, r1
	
    // timer for led "STATUS"
	OCR1B = 127;
 196:	8f e7       	ldi	r24, 0x7F	; 127
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	90 93 8b 00 	sts	0x008B, r25
 19e:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 |= (1 << OCIE1B);     
 1a2:	ef e6       	ldi	r30, 0x6F	; 111
 1a4:	f0 e0       	ldi	r31, 0x00	; 0
 1a6:	80 81       	ld	r24, Z
 1a8:	84 60       	ori	r24, 0x04	; 4
 1aa:	80 83       	st	Z, r24
	sei();
 1ac:	78 94       	sei
	//	accel_X = accel_x();
	//	accel_Y = accel_y();
		
		OCR0A = 0;//OCR0A =  127+accel_Y;
		OCR0B = 0;//OCR0B =  127+accel_X;
		OCR1A= 0; //OCR1A = 127-accel_X;
 1ae:	a8 e8       	ldi	r26, 0x88	; 136
 1b0:	b0 e0       	ldi	r27, 0x00	; 0
		OCR2B= 0;//OCR2B= 127-accel_Y;
 1b2:	e4 eb       	ldi	r30, 0xB4	; 180
 1b4:	f0 e0       	ldi	r31, 0x00	; 0
	while (1)
	{
	//	accel_X = accel_x();
	//	accel_Y = accel_y();
		
		OCR0A = 0;//OCR0A =  127+accel_Y;
 1b6:	17 bc       	out	0x27, r1	; 39
		OCR0B = 0;//OCR0B =  127+accel_X;
 1b8:	18 bc       	out	0x28, r1	; 40
		OCR1A= 0; //OCR1A = 127-accel_X;
 1ba:	11 96       	adiw	r26, 0x01	; 1
 1bc:	1c 92       	st	X, r1
 1be:	1e 92       	st	-X, r1
		OCR2B= 0;//OCR2B= 127-accel_Y;
 1c0:	10 82       	st	Z, r1
 1c2:	f9 cf       	rjmp	.-14     	; 0x1b6 <main+0xa6>

000001c4 <__vector_12>:
	}
	
}

ISR(TIMER1_COMPB_vect)
{
 1c4:	1f 92       	push	r1
 1c6:	0f 92       	push	r0
 1c8:	0f b6       	in	r0, 0x3f	; 63
 1ca:	0f 92       	push	r0
 1cc:	11 24       	eor	r1, r1
 1ce:	2f 93       	push	r18
 1d0:	3f 93       	push	r19
 1d2:	4f 93       	push	r20
 1d4:	5f 93       	push	r21
 1d6:	6f 93       	push	r22
 1d8:	7f 93       	push	r23
 1da:	8f 93       	push	r24
 1dc:	9f 93       	push	r25
 1de:	af 93       	push	r26
 1e0:	bf 93       	push	r27
 1e2:	ef 93       	push	r30
 1e4:	ff 93       	push	r31
	if (++global_timer >= TIMER_500MSEC){
 1e6:	80 91 02 01 	lds	r24, 0x0102
 1ea:	90 91 03 01 	lds	r25, 0x0103
 1ee:	01 96       	adiw	r24, 0x01	; 1
 1f0:	84 3e       	cpi	r24, 0xE4	; 228
 1f2:	23 e0       	ldi	r18, 0x03	; 3
 1f4:	92 07       	cpc	r25, r18
 1f6:	28 f4       	brcc	.+10     	; 0x202 <__vector_12+0x3e>
 1f8:	90 93 03 01 	sts	0x0103, r25
 1fc:	80 93 02 01 	sts	0x0102, r24
 200:	0d c0       	rjmp	.+26     	; 0x21c <__vector_12+0x58>
		global_timer = 0;
 202:	10 92 03 01 	sts	0x0103, r1
 206:	10 92 02 01 	sts	0x0102, r1
		/************************************************************************/
		TOGGLE_LED;	
 20a:	9b b1       	in	r25, 0x0b	; 11
 20c:	80 e1       	ldi	r24, 0x10	; 16
 20e:	89 27       	eor	r24, r25
 210:	8b b9       	out	0x0b, r24	; 11
		sendPayload(&value,2,0);
 212:	40 e0       	ldi	r20, 0x00	; 0
 214:	62 e0       	ldi	r22, 0x02	; 2
 216:	80 e0       	ldi	r24, 0x00	; 0
 218:	91 e0       	ldi	r25, 0x01	; 1
 21a:	2d d0       	rcall	.+90     	; 0x276 <sendPayload>
		
		/************************************************************************/
	}
 21c:	ff 91       	pop	r31
 21e:	ef 91       	pop	r30
 220:	bf 91       	pop	r27
 222:	af 91       	pop	r26
 224:	9f 91       	pop	r25
 226:	8f 91       	pop	r24
 228:	7f 91       	pop	r23
 22a:	6f 91       	pop	r22
 22c:	5f 91       	pop	r21
 22e:	4f 91       	pop	r20
 230:	3f 91       	pop	r19
 232:	2f 91       	pop	r18
 234:	0f 90       	pop	r0
 236:	0f be       	out	0x3f, r0	; 63
 238:	0f 90       	pop	r0
 23a:	1f 90       	pop	r1
 23c:	18 95       	reti

0000023e <initHardware>:


void initHardware(uint8_t irq)
{
	// set the CE ddr to output
	DDR_SPI |= (1<<CE);
 23e:	20 9a       	sbi	0x04, 0	; 4
	// and set it to low
	PORT_SPI &=~(1<<CE);
 240:	28 98       	cbi	0x05, 0	; 5
	if (irq != -1) 
    	DDRD &=~ (1<<IRQ);
 242:	52 98       	cbi	0x0a, 2	; 10
 244:	08 95       	ret

00000246 <transmitSPI>:
}


uint8_t transmitSPI(uint8_t val) 
{
	SPDR = val;
 246:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & _BV(SPIF))) 
 248:	0d b4       	in	r0, 0x2d	; 45
 24a:	07 fe       	sbrs	r0, 7
 24c:	fd cf       	rjmp	.-6      	; 0x248 <transmitSPI+0x2>
	;
	return SPDR;
 24e:	8e b5       	in	r24, 0x2e	; 46
}
 250:	08 95       	ret

00000252 <readRegVal>:


uint8_t readRegVal(uint8_t cmd) 
{
  	uint8_t res;
	PORT_SPI &=~ (1<<CSN);
 252:	2a 98       	cbi	0x05, 2	; 5
 254:	ef ec       	ldi	r30, 0xCF	; 207
 256:	f7 e0       	ldi	r31, 0x07	; 7
 258:	31 97       	sbiw	r30, 0x01	; 1
 25a:	f1 f7       	brne	.-4      	; 0x258 <readRegVal+0x6>
 25c:	00 c0       	rjmp	.+0      	; 0x25e <readRegVal+0xc>
 25e:	00 00       	nop
  	_delay_ms(RFM70_CS_DELAY);

  	transmitSPI(cmd);
 260:	f2 df       	rcall	.-28     	; 0x246 <transmitSPI>

  	res=transmitSPI(0);
 262:	80 e0       	ldi	r24, 0x00	; 0
 264:	f0 df       	rcall	.-32     	; 0x246 <transmitSPI>
  	PORT_SPI |= (1<<CSN);
 266:	2a 9a       	sbi	0x05, 2	; 5
 268:	ef ec       	ldi	r30, 0xCF	; 207
 26a:	f7 e0       	ldi	r31, 0x07	; 7
 26c:	31 97       	sbiw	r30, 0x01	; 1
 26e:	f1 f7       	brne	.-4      	; 0x26c <readRegVal+0x1a>
 270:	00 c0       	rjmp	.+0      	; 0x272 <readRegVal+0x20>
 272:	00 00       	nop
  	_delay_ms(RFM70_CS_DELAY);
  	return res;
}
 274:	08 95       	ret

00000276 <sendPayload>:
		tmp &= ~(1 << 0);
	writeRegVal(RFM70_CMD_WRITE_REG | RFM70_REG_DYNPD, tmp);
}

uint8_t sendPayload(uint8_t * payload, uint8_t len, uint8_t toAck)	// choose 0=nAck, 1=AckRequest
{
 276:	0f 93       	push	r16
 278:	1f 93       	push	r17
 27a:	cf 93       	push	r28
 27c:	df 93       	push	r29
 27e:	ec 01       	movw	r28, r24
 280:	16 2f       	mov	r17, r22
 282:	04 2f       	mov	r16, r20
  	// check TX_FIFO
  	uint8_t status;
  	
	PORT_SPI |= 1<<CE; // RFM73 просыпаемся (перевод в Standby II)
 284:	28 9a       	sbi	0x05, 0	; 5
	
	status = readRegVal(RFM70_REG_FIFO_STATUS); 
 286:	87 e1       	ldi	r24, 0x17	; 23
 288:	e4 df       	rcall	.-56     	; 0x252 <readRegVal>
  	if (status & RFM70_FIFO_STATUS_TX_FULL) 
 28a:	85 fd       	sbrc	r24, 5
 28c:	1f c0       	rjmp	.+62     	; 0x2cc <sendPayload+0x56>
    	//debug(RFM70_DEBUG_FIFO_FULL);
    	return 0;
  	}

  	// send payload
	PORT_SPI &=~ (1<<CSN);
 28e:	2a 98       	cbi	0x05, 2	; 5
 290:	8f ec       	ldi	r24, 0xCF	; 207
 292:	97 e0       	ldi	r25, 0x07	; 7
 294:	01 97       	sbiw	r24, 0x01	; 1
 296:	f1 f7       	brne	.-4      	; 0x294 <sendPayload+0x1e>
 298:	00 c0       	rjmp	.+0      	; 0x29a <sendPayload+0x24>
 29a:	00 00       	nop
  	_delay_ms(RFM70_CS_DELAY);
  	if(toAck == -1)
    	transmitSPI(RFM70_CMD_W_ACK_PAYLOAD);
  	else if (toAck == 0)
 29c:	01 11       	cpse	r16, r1
 29e:	05 c0       	rjmp	.+10     	; 0x2aa <sendPayload+0x34>
    	transmitSPI(RFM70_CMD_W_TX_PAYLOAD_NOACK);
 2a0:	80 eb       	ldi	r24, 0xB0	; 176
 2a2:	d1 df       	rcall	.-94     	; 0x246 <transmitSPI>
  	else
    	transmitSPI(RFM70_CMD_WR_TX_PLOAD);

	while(len--) 
 2a4:	11 11       	cpse	r17, r1
 2a6:	04 c0       	rjmp	.+8      	; 0x2b0 <sendPayload+0x3a>
 2a8:	07 c0       	rjmp	.+14     	; 0x2b8 <sendPayload+0x42>
  	if(toAck == -1)
    	transmitSPI(RFM70_CMD_W_ACK_PAYLOAD);
  	else if (toAck == 0)
    	transmitSPI(RFM70_CMD_W_TX_PAYLOAD_NOACK);
  	else
    	transmitSPI(RFM70_CMD_WR_TX_PLOAD);
 2aa:	80 ea       	ldi	r24, 0xA0	; 160
 2ac:	cc df       	rcall	.-104    	; 0x246 <transmitSPI>
 2ae:	fa cf       	rjmp	.-12     	; 0x2a4 <sendPayload+0x2e>

	while(len--) 
	{
		//uart_putc(*payload);
		//uart_puts(", ");
		transmitSPI(*(payload++));
 2b0:	89 91       	ld	r24, Y+
 2b2:	c9 df       	rcall	.-110    	; 0x246 <transmitSPI>
 2b4:	11 50       	subi	r17, 0x01	; 1
  	else if (toAck == 0)
    	transmitSPI(RFM70_CMD_W_TX_PAYLOAD_NOACK);
  	else
    	transmitSPI(RFM70_CMD_WR_TX_PLOAD);

	while(len--) 
 2b6:	e1 f7       	brne	.-8      	; 0x2b0 <sendPayload+0x3a>
	{
		//uart_putc(*payload);
		//uart_puts(", ");
		transmitSPI(*(payload++));
  	}
	PORT_SPI |= (1<<CSN);
 2b8:	2a 9a       	sbi	0x05, 2	; 5
 2ba:	8f ec       	ldi	r24, 0xCF	; 207
 2bc:	97 e0       	ldi	r25, 0x07	; 7
 2be:	01 97       	sbiw	r24, 0x01	; 1
 2c0:	f1 f7       	brne	.-4      	; 0x2be <sendPayload+0x48>
 2c2:	00 c0       	rjmp	.+0      	; 0x2c4 <sendPayload+0x4e>
 2c4:	00 00       	nop

  	_delay_ms(RFM70_CS_DELAY);
	PORT_SPI &= ~(1<<CE); // RFM73 засыпаем (перевод в Standby I)
 2c6:	28 98       	cbi	0x05, 0	; 5
	//uart_puts("\n");
	//PORTC ^= (1<<PC4);
  	return 1;
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	01 c0       	rjmp	.+2      	; 0x2ce <sendPayload+0x58>
	
	status = readRegVal(RFM70_REG_FIFO_STATUS); 
  	if (status & RFM70_FIFO_STATUS_TX_FULL) 
	{
    	//debug(RFM70_DEBUG_FIFO_FULL);
    	return 0;
 2cc:	80 e0       	ldi	r24, 0x00	; 0
  	_delay_ms(RFM70_CS_DELAY);
	PORT_SPI &= ~(1<<CE); // RFM73 засыпаем (перевод в Standby I)
	//uart_puts("\n");
	//PORTC ^= (1<<PC4);
  	return 1;
}
 2ce:	df 91       	pop	r29
 2d0:	cf 91       	pop	r28
 2d2:	1f 91       	pop	r17
 2d4:	0f 91       	pop	r16
 2d6:	08 95       	ret

000002d8 <writeRegVal>:
  	return res;
}


uint8_t writeRegVal(uint8_t cmd, uint8_t val) 
{
 2d8:	cf 93       	push	r28
 2da:	c6 2f       	mov	r28, r22
	PORT_SPI &=~ (1<<CSN);
 2dc:	2a 98       	cbi	0x05, 2	; 5
 2de:	ef ec       	ldi	r30, 0xCF	; 207
 2e0:	f7 e0       	ldi	r31, 0x07	; 7
 2e2:	31 97       	sbiw	r30, 0x01	; 1
 2e4:	f1 f7       	brne	.-4      	; 0x2e2 <writeRegVal+0xa>
 2e6:	00 c0       	rjmp	.+0      	; 0x2e8 <writeRegVal+0x10>
 2e8:	00 00       	nop
	_delay_ms(RFM70_CS_DELAY);
	transmitSPI(cmd);
 2ea:	ad df       	rcall	.-166    	; 0x246 <transmitSPI>
	transmitSPI(val);
 2ec:	8c 2f       	mov	r24, r28
 2ee:	ab df       	rcall	.-170    	; 0x246 <transmitSPI>
	PORT_SPI |= (1<<CSN);
 2f0:	2a 9a       	sbi	0x05, 2	; 5
 2f2:	8f ec       	ldi	r24, 0xCF	; 207
 2f4:	97 e0       	ldi	r25, 0x07	; 7
 2f6:	01 97       	sbiw	r24, 0x01	; 1
 2f8:	f1 f7       	brne	.-4      	; 0x2f6 <writeRegVal+0x1e>
 2fa:	00 c0       	rjmp	.+0      	; 0x2fc <writeRegVal+0x24>
 2fc:	00 00       	nop
	_delay_ms(RFM70_CS_DELAY);
	return 1;
}
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	cf 91       	pop	r28
 302:	08 95       	ret

00000304 <setChannel>:
}


void setChannel(uint8_t cnum)
{
	writeRegVal(RFM70_CMD_WRITE_REG | RFM70_REG_RF_CH, cnum);
 304:	68 2f       	mov	r22, r24
 306:	85 e2       	ldi	r24, 0x25	; 37
 308:	e7 df       	rcall	.-50     	; 0x2d8 <writeRegVal>
 30a:	08 95       	ret

0000030c <writeRegPgmBuf>:
  	_delay_ms(RFM70_CS_DELAY);
}


uint8_t writeRegPgmBuf(uint8_t * cmdbuf, uint8_t len) 
{
 30c:	1f 93       	push	r17
 30e:	cf 93       	push	r28
 310:	df 93       	push	r29
 312:	ec 01       	movw	r28, r24
 314:	16 2f       	mov	r17, r22
	PORT_SPI &=~ (1<<CSN);
 316:	2a 98       	cbi	0x05, 2	; 5
 318:	8f ec       	ldi	r24, 0xCF	; 207
 31a:	97 e0       	ldi	r25, 0x07	; 7
 31c:	01 97       	sbiw	r24, 0x01	; 1
 31e:	f1 f7       	brne	.-4      	; 0x31c <writeRegPgmBuf+0x10>
 320:	00 c0       	rjmp	.+0      	; 0x322 <writeRegPgmBuf+0x16>
 322:	00 00       	nop
	_delay_ms(RFM70_CS_DELAY);
	while(len--) 
 324:	66 23       	and	r22, r22
 326:	31 f0       	breq	.+12     	; 0x334 <writeRegPgmBuf+0x28>
	{
		transmitSPI(pgm_read_byte(cmdbuf++));
 328:	fe 01       	movw	r30, r28
 32a:	21 96       	adiw	r28, 0x01	; 1
 32c:	84 91       	lpm	r24, Z
 32e:	8b df       	rcall	.-234    	; 0x246 <transmitSPI>
 330:	11 50       	subi	r17, 0x01	; 1

uint8_t writeRegPgmBuf(uint8_t * cmdbuf, uint8_t len) 
{
	PORT_SPI &=~ (1<<CSN);
	_delay_ms(RFM70_CS_DELAY);
	while(len--) 
 332:	d1 f7       	brne	.-12     	; 0x328 <writeRegPgmBuf+0x1c>
	{
		transmitSPI(pgm_read_byte(cmdbuf++));
	}
	PORT_SPI |= (1<<CSN);
 334:	2a 9a       	sbi	0x05, 2	; 5
 336:	8f ec       	ldi	r24, 0xCF	; 207
 338:	97 e0       	ldi	r25, 0x07	; 7
 33a:	01 97       	sbiw	r24, 0x01	; 1
 33c:	f1 f7       	brne	.-4      	; 0x33a <writeRegPgmBuf+0x2e>
 33e:	00 c0       	rjmp	.+0      	; 0x340 <writeRegPgmBuf+0x34>
 340:	00 00       	nop
	_delay_ms(RFM70_CS_DELAY);
	return 1;
}
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	df 91       	pop	r29
 346:	cf 91       	pop	r28
 348:	1f 91       	pop	r17
 34a:	08 95       	ret

0000034c <setModeTX>:

void setModeTX(void)
{
  	uint8_t val;

  	writeRegPgmBuf((uint8_t *)RFM70_cmd_flush_tx, sizeof(RFM70_cmd_flush_tx)); // Flush TX FIFO
 34c:	62 e0       	ldi	r22, 0x02	; 2
 34e:	80 e4       	ldi	r24, 0x40	; 64
 350:	90 e0       	ldi	r25, 0x00	; 0
 352:	dc df       	rcall	.-72     	; 0x30c <writeRegPgmBuf>
  	PORT_SPI &=~ (1<<CE); // disable rfm70
 354:	28 98       	cbi	0x05, 0	; 5
  	// set PRIM_RX bit to 0
  	val=readRegVal(RFM70_REG_CONFIG);
 356:	80 e0       	ldi	r24, 0x00	; 0
 358:	7c df       	rcall	.-264    	; 0x252 <readRegVal>
  	val &= ~RFM70_PIN_PRIM_RX;
 35a:	68 2f       	mov	r22, r24
 35c:	6e 7f       	andi	r22, 0xFE	; 254
  	writeRegVal(RFM70_CMD_WRITE_REG | RFM70_REG_CONFIG, val);
 35e:	80 e2       	ldi	r24, 0x20	; 32
 360:	bb df       	rcall	.-138    	; 0x2d8 <writeRegVal>
  	PORT_SPI |= (1<<CE); // RFM chip enable
 362:	28 9a       	sbi	0x05, 0	; 5
 364:	08 95       	ret

00000366 <setModeRX>:

void setModeRX(void)
{
	uint8_t val;

	writeRegPgmBuf((uint8_t *)RFM70_cmd_flush_rx, sizeof(RFM70_cmd_flush_rx)); // Flush RX FIFO
 366:	62 e0       	ldi	r22, 0x02	; 2
 368:	82 e4       	ldi	r24, 0x42	; 66
 36a:	90 e0       	ldi	r25, 0x00	; 0
 36c:	cf df       	rcall	.-98     	; 0x30c <writeRegPgmBuf>
	val = readRegVal(RFM70_REG_STATUS); // Read Status
 36e:	87 e0       	ldi	r24, 0x07	; 7
 370:	70 df       	rcall	.-288    	; 0x252 <readRegVal>
	writeRegVal(RFM70_CMD_WRITE_REG | RFM70_REG_STATUS, val); // Reset IRQ bits
 372:	68 2f       	mov	r22, r24
 374:	87 e2       	ldi	r24, 0x27	; 39
 376:	b0 df       	rcall	.-160    	; 0x2d8 <writeRegVal>
	PORT_SPI &=~ (1<<CE); // RFM chip disable
 378:	28 98       	cbi	0x05, 0	; 5
	// set PRIM_RX bit to 1
	val=readRegVal(RFM70_REG_CONFIG);
 37a:	80 e0       	ldi	r24, 0x00	; 0
 37c:	6a df       	rcall	.-300    	; 0x252 <readRegVal>
	val |= RFM70_PIN_PRIM_RX;
 37e:	68 2f       	mov	r22, r24
 380:	61 60       	ori	r22, 0x01	; 1
	writeRegVal(RFM70_CMD_WRITE_REG | RFM70_REG_CONFIG, val);
 382:	80 e2       	ldi	r24, 0x20	; 32
 384:	a9 df       	rcall	.-174    	; 0x2d8 <writeRegVal>
	PORT_SPI |= (1<<CE); // RFM chip enable
 386:	28 9a       	sbi	0x05, 0	; 5
 388:	08 95       	ret

0000038a <selectBank>:
	return SPDR;
}


void selectBank(uint8_t bank) 
{
 38a:	cf 93       	push	r28
 38c:	c8 2f       	mov	r28, r24
  	uint8_t tmp = readRegVal(0x07) & 0x80;
 38e:	87 e0       	ldi	r24, 0x07	; 7
 390:	60 df       	rcall	.-320    	; 0x252 <readRegVal>
 392:	80 78       	andi	r24, 0x80	; 128
  	if(bank) 
 394:	cc 23       	and	r28, r28
 396:	39 f0       	breq	.+14     	; 0x3a6 <selectBank+0x1c>
	{
    	if(!tmp)
 398:	81 11       	cpse	r24, r1
 39a:	0b c0       	rjmp	.+22     	; 0x3b2 <selectBank+0x28>
      	writeRegPgmBuf((uint8_t *)RFM70_cmd_switch_cfg, sizeof(RFM70_cmd_switch_cfg));
 39c:	62 e0       	ldi	r22, 0x02	; 2
 39e:	84 e4       	ldi	r24, 0x44	; 68
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	b4 df       	rcall	.-152    	; 0x30c <writeRegPgmBuf>
 3a4:	06 c0       	rjmp	.+12     	; 0x3b2 <selectBank+0x28>
  	} 
  	else 
	{
    	if(tmp)
 3a6:	88 23       	and	r24, r24
 3a8:	21 f0       	breq	.+8      	; 0x3b2 <selectBank+0x28>
      		writeRegPgmBuf((uint8_t *)RFM70_cmd_switch_cfg, sizeof(RFM70_cmd_switch_cfg));
 3aa:	62 e0       	ldi	r22, 0x02	; 2
 3ac:	84 e4       	ldi	r24, 0x44	; 68
 3ae:	90 e0       	ldi	r25, 0x00	; 0
 3b0:	ad df       	rcall	.-166    	; 0x30c <writeRegPgmBuf>
  	}
}
 3b2:	cf 91       	pop	r28
 3b4:	08 95       	ret

000003b6 <initRegisters>:
    	DDRD &=~ (1<<IRQ);
}


void initRegisters(void)
{
 3b6:	cf 93       	push	r28
 3b8:	df 93       	push	r29
  	// init bank 0 registers
  	selectBank(0);
 3ba:	80 e0       	ldi	r24, 0x00	; 0
 3bc:	e6 df       	rcall	.-52     	; 0x38a <selectBank>

	for (int i = 0; i < 20; i++)
 3be:	c0 e0       	ldi	r28, 0x00	; 0
 3c0:	d0 e0       	ldi	r29, 0x00	; 0
    	writeRegVal(pgm_read_byte(&RFM70_bank0Init[i][0]), pgm_read_byte(&RFM70_bank0Init[i][1]));
 3c2:	ce 01       	movw	r24, r28
 3c4:	88 0f       	add	r24, r24
 3c6:	99 1f       	adc	r25, r25
 3c8:	fc 01       	movw	r30, r24
 3ca:	e7 56       	subi	r30, 0x67	; 103
 3cc:	ff 4f       	sbci	r31, 0xFF	; 255
 3ce:	64 91       	lpm	r22, Z
 3d0:	fc 01       	movw	r30, r24
 3d2:	e8 56       	subi	r30, 0x68	; 104
 3d4:	ff 4f       	sbci	r31, 0xFF	; 255
 3d6:	84 91       	lpm	r24, Z
 3d8:	7f df       	rcall	.-258    	; 0x2d8 <writeRegVal>
void initRegisters(void)
{
  	// init bank 0 registers
  	selectBank(0);

	for (int i = 0; i < 20; i++)
 3da:	21 96       	adiw	r28, 0x01	; 1
 3dc:	c4 31       	cpi	r28, 0x14	; 20
 3de:	d1 05       	cpc	r29, r1
 3e0:	81 f7       	brne	.-32     	; 0x3c2 <initRegisters+0xc>
    	writeRegVal(pgm_read_byte(&RFM70_bank0Init[i][0]), pgm_read_byte(&RFM70_bank0Init[i][1]));

  	// init address registers in bank 0
  	writeRegPgmBuf((uint8_t *)RFM70_cmd_adrRX0, sizeof(RFM70_cmd_adrRX0));
 3e2:	66 e0       	ldi	r22, 0x06	; 6
 3e4:	82 ed       	ldi	r24, 0xD2	; 210
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	91 df       	rcall	.-222    	; 0x30c <writeRegPgmBuf>
  	writeRegPgmBuf((uint8_t *)RFM70_cmd_adrRX1, sizeof(RFM70_cmd_adrRX1));
 3ea:	66 e0       	ldi	r22, 0x06	; 6
 3ec:	86 ec       	ldi	r24, 0xC6	; 198
 3ee:	90 e0       	ldi	r25, 0x00	; 0
 3f0:	8d df       	rcall	.-230    	; 0x30c <writeRegPgmBuf>
  	writeRegPgmBuf((uint8_t *)RFM70_cmd_adrTX, sizeof(RFM70_cmd_adrTX));
 3f2:	66 e0       	ldi	r22, 0x06	; 6
 3f4:	8c ec       	ldi	r24, 0xCC	; 204
 3f6:	90 e0       	ldi	r25, 0x00	; 0
 3f8:	89 df       	rcall	.-238    	; 0x30c <writeRegPgmBuf>

	// activate Feature register
  	if(!readRegVal(RFM70_REG_FEATURE))
 3fa:	8d e1       	ldi	r24, 0x1D	; 29
 3fc:	2a df       	rcall	.-428    	; 0x252 <readRegVal>
 3fe:	81 11       	cpse	r24, r1
 400:	04 c0       	rjmp	.+8      	; 0x40a <initRegisters+0x54>
    	writeRegPgmBuf((uint8_t *)RFM70_cmd_activate, sizeof(RFM70_cmd_activate));
 402:	62 e0       	ldi	r22, 0x02	; 2
 404:	8e e3       	ldi	r24, 0x3E	; 62
 406:	90 e0       	ldi	r25, 0x00	; 0
 408:	81 df       	rcall	.-254    	; 0x30c <writeRegPgmBuf>

	// now set Registers 1D and 1C
  	writeRegVal(pgm_read_byte(&RFM70_bank0Init[22][0]), pgm_read_byte(&RFM70_bank0Init[22][1]));
 40a:	e5 ec       	ldi	r30, 0xC5	; 197
 40c:	f0 e0       	ldi	r31, 0x00	; 0
 40e:	64 91       	lpm	r22, Z
 410:	e4 ec       	ldi	r30, 0xC4	; 196
 412:	f0 e0       	ldi	r31, 0x00	; 0
 414:	84 91       	lpm	r24, Z
 416:	60 df       	rcall	.-320    	; 0x2d8 <writeRegVal>
  	writeRegVal(pgm_read_byte(&RFM70_bank0Init[21][0]), pgm_read_byte(&RFM70_bank0Init[21][1]));
 418:	e3 ec       	ldi	r30, 0xC3	; 195
 41a:	f0 e0       	ldi	r31, 0x00	; 0
 41c:	64 91       	lpm	r22, Z
 41e:	e2 ec       	ldi	r30, 0xC2	; 194
 420:	f0 e0       	ldi	r31, 0x00	; 0
 422:	84 91       	lpm	r24, Z
 424:	59 df       	rcall	.-334    	; 0x2d8 <writeRegVal>

  	// init bank 1 registers
  	selectBank(1);
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	b0 df       	rcall	.-160    	; 0x38a <selectBank>

  	for (int i=0; i < 14; i++)
 42a:	c0 e0       	ldi	r28, 0x00	; 0
 42c:	d0 e0       	ldi	r29, 0x00	; 0
    	writeRegPgmBuf((uint8_t *)RFM70_bank1Init[i], sizeof(RFM70_bank1Init[i]));
 42e:	ce 01       	movw	r24, r28
 430:	88 0f       	add	r24, r24
 432:	99 1f       	adc	r25, r25
 434:	88 0f       	add	r24, r24
 436:	99 1f       	adc	r25, r25
 438:	8c 0f       	add	r24, r28
 43a:	9d 1f       	adc	r25, r29
 43c:	65 e0       	ldi	r22, 0x05	; 5
 43e:	8e 5a       	subi	r24, 0xAE	; 174
 440:	9f 4f       	sbci	r25, 0xFF	; 255
 442:	64 df       	rcall	.-312    	; 0x30c <writeRegPgmBuf>
  	writeRegVal(pgm_read_byte(&RFM70_bank0Init[21][0]), pgm_read_byte(&RFM70_bank0Init[21][1]));

  	// init bank 1 registers
  	selectBank(1);

  	for (int i=0; i < 14; i++)
 444:	21 96       	adiw	r28, 0x01	; 1
 446:	ce 30       	cpi	r28, 0x0E	; 14
 448:	d1 05       	cpc	r29, r1
 44a:	89 f7       	brne	.-30     	; 0x42e <initRegisters+0x78>
    	writeRegPgmBuf((uint8_t *)RFM70_bank1Init[i], sizeof(RFM70_bank1Init[i]));

	// set ramp curve
  	writeRegPgmBuf((uint8_t *)RFM70_bank1R0EInit, sizeof(RFM70_bank1R0EInit));
 44c:	6c e0       	ldi	r22, 0x0C	; 12
 44e:	86 e4       	ldi	r24, 0x46	; 70
 450:	90 e0       	ldi	r25, 0x00	; 0
 452:	5c df       	rcall	.-328    	; 0x30c <writeRegPgmBuf>

  	// do we have to toggle some bits here like in the example code?
  	writeRegPgmBuf((uint8_t *)RFM70_cmd_tog1, sizeof(RFM70_cmd_tog1));
 454:	65 e0       	ldi	r22, 0x05	; 5
 456:	89 e3       	ldi	r24, 0x39	; 57
 458:	90 e0       	ldi	r25, 0x00	; 0
 45a:	58 df       	rcall	.-336    	; 0x30c <writeRegPgmBuf>
  	writeRegPgmBuf((uint8_t *)RFM70_cmd_tog2, sizeof(RFM70_cmd_tog2));
 45c:	65 e0       	ldi	r22, 0x05	; 5
 45e:	84 e3       	ldi	r24, 0x34	; 52
 460:	90 e0       	ldi	r25, 0x00	; 0
 462:	54 df       	rcall	.-344    	; 0x30c <writeRegPgmBuf>
 464:	2f eb       	ldi	r18, 0xBF	; 191
 466:	84 ed       	ldi	r24, 0xD4	; 212
 468:	91 e0       	ldi	r25, 0x01	; 1
 46a:	21 50       	subi	r18, 0x01	; 1
 46c:	80 40       	sbci	r24, 0x00	; 0
 46e:	90 40       	sbci	r25, 0x00	; 0
 470:	e1 f7       	brne	.-8      	; 0x46a <initRegisters+0xb4>
 472:	00 c0       	rjmp	.+0      	; 0x474 <initRegisters+0xbe>
 474:	00 00       	nop
  	//if (readRegVal(0x08) != 0x63) 
    	//debug(RFM70_DEBUG_WRONG_CHIP_ID);
	//else
	//uart_puts("load rfm70 register successful\n");

  	selectBank(0);
 476:	80 e0       	ldi	r24, 0x00	; 0
 478:	88 df       	rcall	.-240    	; 0x38a <selectBank>
	setModeRX();
 47a:	75 df       	rcall	.-278    	; 0x366 <setModeRX>
}
 47c:	df 91       	pop	r29
 47e:	cf 91       	pop	r28
 480:	08 95       	ret

00000482 <spiSetClockDivider>:
}


void spiSetClockDivider(uint8_t rate) 
{
	SPCR = (SPCR & ~SPI_CLOCK_MASK) | (rate & SPI_CLOCK_MASK);
 482:	9c b5       	in	r25, 0x2c	; 44
 484:	28 2f       	mov	r18, r24
 486:	23 70       	andi	r18, 0x03	; 3
 488:	9c 7f       	andi	r25, 0xFC	; 252
 48a:	92 2b       	or	r25, r18
 48c:	9c bd       	out	0x2c, r25	; 44
	SPSR = (SPSR & ~SPI_2XCLOCK_MASK) | ((rate >> 2) & SPI_2XCLOCK_MASK);
 48e:	2d b5       	in	r18, 0x2d	; 45
 490:	82 fb       	bst	r24, 2
 492:	99 27       	eor	r25, r25
 494:	90 f9       	bld	r25, 0
 496:	82 2f       	mov	r24, r18
 498:	8e 7f       	andi	r24, 0xFE	; 254
 49a:	89 2b       	or	r24, r25
 49c:	8d bd       	out	0x2d, r24	; 45
 49e:	08 95       	ret

000004a0 <initSPI>:


void initSPI(uint8_t clk_div)
{
	// set the pin direction to output
	DDR_SPI |= (1<<SCK)|(1<<MOSI)|(1<<CSN);
 4a0:	94 b1       	in	r25, 0x04	; 4
 4a2:	9c 62       	ori	r25, 0x2C	; 44
 4a4:	94 b9       	out	0x04, r25	; 4
	// chip select to high
	PORT_SPI |= (1<<CSN);
 4a6:	2a 9a       	sbi	0x05, 2	; 5
	// other to low
	PORT_SPI &=~((1<<MOSI)|(1<<SCK));
 4a8:	95 b1       	in	r25, 0x05	; 5
 4aa:	97 7d       	andi	r25, 0xD7	; 215
 4ac:	95 b9       	out	0x05, r25	; 5
	// init SPI
	SPCR = (1<<SPE)|(1<<MSTR);
 4ae:	90 e5       	ldi	r25, 0x50	; 80
 4b0:	9c bd       	out	0x2c, r25	; 44
	// det clock divider
  	spiSetClockDivider(clk_div);
 4b2:	e7 df       	rcall	.-50     	; 0x482 <spiSetClockDivider>
 4b4:	08 95       	ret

000004b6 <setBegin>:
	setBegin(-1, RFM77_DEFAULT_SPI_CLOCK_DIV);
}


void setBegin(uint8_t irq, uint8_t clk_div) 
{
 4b6:	cf 93       	push	r28
 4b8:	c6 2f       	mov	r28, r22
  	initHardware(irq);
 4ba:	c1 de       	rcall	.-638    	; 0x23e <initHardware>
  	initSPI(clk_div);
 4bc:	8c 2f       	mov	r24, r28
 4be:	f0 df       	rcall	.-32     	; 0x4a0 <initSPI>
 4c0:	2f ef       	ldi	r18, 0xFF	; 255
 4c2:	83 ed       	ldi	r24, 0xD3	; 211
 4c4:	90 e3       	ldi	r25, 0x30	; 48
 4c6:	21 50       	subi	r18, 0x01	; 1
 4c8:	80 40       	sbci	r24, 0x00	; 0
 4ca:	90 40       	sbci	r25, 0x00	; 0
 4cc:	e1 f7       	brne	.-8      	; 0x4c6 <setBegin+0x10>
 4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <setBegin+0x1a>
 4d0:	00 00       	nop
  	_delay_ms(RFM70_BEGIN_INIT_WAIT_MS);
  	initRegisters();
 4d2:	71 df       	rcall	.-286    	; 0x3b6 <initRegisters>
}
 4d4:	cf 91       	pop	r28
 4d6:	08 95       	ret

000004d8 <begin>:
}


void begin(void) 
{
	setBegin(-1, RFM77_DEFAULT_SPI_CLOCK_DIV);
 4d8:	64 e0       	ldi	r22, 0x04	; 4
 4da:	8f ef       	ldi	r24, 0xFF	; 255
 4dc:	ec df       	rcall	.-40     	; 0x4b6 <setBegin>
 4de:	08 95       	ret

000004e0 <USART_init>:


void USART_init( unsigned int ubrr)
{
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubrr>>8);
 4e0:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 4e4:	80 93 c4 00 	sts	0x00C4, r24
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
 4e8:	8e e0       	ldi	r24, 0x0E	; 14
 4ea:	80 93 c2 00 	sts	0x00C2, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 4ee:	88 e1       	ldi	r24, 0x18	; 24
 4f0:	80 93 c1 00 	sts	0x00C1, r24
 4f4:	08 95       	ret

000004f6 <_exit>:
 4f6:	f8 94       	cli

000004f8 <__stop_program>:
 4f8:	ff cf       	rjmp	.-2      	; 0x4f8 <__stop_program>
