--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml cbmia_top.twx cbmia_top.ncd -o cbmia_top.twr cbmia_top.pcf

Design file:              cbmia_top.ncd
Physical constraint file: cbmia_top.pcf
Device,package,speed:     xc3s1500,fg456,-4 (PRODUCTION 1.39 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;

 318322 paths analyzed, 13457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.786ns.
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (SLICE_X39Y29.G1), 1257 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.786ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_5
                                                       cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.F2      net (fanout=16)       4.465   cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y61.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X44Y33.G3      net (fanout=26)       5.781   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.F3      net (fanout=2)        0.703   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.X       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW0
    SLICE_X39Y29.F2      net (fanout=3)        0.595   N845
    SLICE_X39Y29.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0
    SLICE_X39Y29.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0/O
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     21.786ns (5.320ns logic, 16.466ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.617ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_5
                                                       cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.F2      net (fanout=16)       4.465   cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y61.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X44Y33.G3      net (fanout=26)       5.781   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X38Y27.BX      net (fanout=2)        0.702   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X38Y27.X       Tbxx                  0.621   N846
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW1
    SLICE_X39Y29.F4      net (fanout=2)        0.357   N846
    SLICE_X39Y29.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0
    SLICE_X39Y29.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0/O
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     21.617ns (5.390ns logic, 16.227ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_3_2 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.996ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_3_2 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_3_2
                                                       cmp_plx_to_mem_interface/LAReg_3_2
    SLICE_X20Y58.G2      net (fanout=16)       3.214   cmp_plx_to_mem_interface/LAReg_3_2
    SLICE_X20Y58.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_lut<1>6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<1>_6
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<1>7
    SLICE_X20Y59.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>_6
    SLICE_X20Y60.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<3>5
    SLICE_X20Y60.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_ge0000_cy<4>_4
    SLICE_X44Y33.G2      net (fanout=26)       5.741   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_ge0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.F3      net (fanout=2)        0.703   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.X       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW0
    SLICE_X39Y29.F2      net (fanout=3)        0.595   N845
    SLICE_X39Y29.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0
    SLICE_X39Y29.G1      net (fanout=1)        0.340   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW0/O
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     20.996ns (5.821ns logic, 15.175ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (SLICE_X59Y58.G2), 2099 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_6 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.777ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_6 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<7>
                                                       cmp_plx_to_mem_interface/LAReg_6
    SLICE_X61Y94.G1      net (fanout=45)       7.106   cmp_plx_to_mem_interface/LAReg<6>
    SLICE_X61Y94.COUT    Topcyg                1.039   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<5>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_lut<5>9
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<5>_8
    SLICE_X61Y95.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<5>
    SLICE_X61Y95.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_ge0020
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<6>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<7>
    SLICE_X77Y94.G2      net (fanout=3)        1.363   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_ge0020
    SLICE_X77Y94.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>64
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161_1
    SLICE_X83Y98.G3      net (fanout=32)       1.252   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00161
    SLICE_X83Y98.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<14>65
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>65
    SLICE_X78Y94.BX      net (fanout=2)        1.770   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>65
    SLICE_X78Y94.X       Tbxx                  0.621   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X72Y89.F1      net (fanout=1)        1.397   N685
    SLICE_X72Y89.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.F1      net (fanout=1)        3.344   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X59Y58.G2      net (fanout=1)        0.143   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X59Y58.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     21.777ns (5.402ns logic, 16.375ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_6 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.118ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_6 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<7>
                                                       cmp_plx_to_mem_interface/LAReg_6
    SLICE_X68Y76.G3      net (fanout=45)       4.678   cmp_plx_to_mem_interface/LAReg<6>
    SLICE_X68Y76.COUT    Topcyg                1.096   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<1>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_lut<1>23
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<1>_22
    SLICE_X68Y77.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<1>23
    SLICE_X68Y77.COUT    Tbyp                  0.120   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_ge0023
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<2>_22
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_ge0000_cy<3>_22
    SLICE_X83Y91.G1      net (fanout=19)       3.468   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_ge0023
    SLICE_X83Y91.Y       Tilo                  0.551   N523
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Sel_24_mux000011
    SLICE_X81Y96.F1      net (fanout=16)       1.710   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N247
    SLICE_X81Y96.X       Tilo                  0.551   N493
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>80_SW0
    SLICE_X78Y94.G1      net (fanout=1)        0.580   N493
    SLICE_X78Y94.X       Tif5x                 0.968   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X72Y89.F1      net (fanout=1)        1.397   N685
    SLICE_X72Y89.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.F1      net (fanout=1)        3.344   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X59Y58.G2      net (fanout=1)        0.143   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X59Y58.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     21.118ns (5.798ns logic, 15.320ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_8 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      20.898ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_8 to cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg<9>
                                                       cmp_plx_to_mem_interface/LAReg_8
    SLICE_X50Y87.F1      net (fanout=38)       4.797   cmp_plx_to_mem_interface/LAReg<8>
    SLICE_X50Y87.COUT    Topcyf                1.084   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>21
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_lut<2>25
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<2>_24
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>_22
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<3>21
    SLICE_X50Y88.XB      Tcinxb                0.440   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0025
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/Mcompar_DataOut_cmp_le0000_cy<4>_20
    SLICE_X68Y89.G1      net (fanout=2)        1.819   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_cmp_le0025
    SLICE_X68Y89.Y       Tilo                  0.608   N732
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and00241
    SLICE_X68Y85.F3      net (fanout=2)        1.339   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut_and0024
    SLICE_X68Y85.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N230
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<0>11111
    SLICE_X78Y94.G4      net (fanout=16)       1.839   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/N230
    SLICE_X78Y94.X       Tif5x                 0.968   N685
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>81_SW1
    SLICE_X72Y89.F1      net (fanout=1)        1.397   N685
    SLICE_X72Y89.X       Tilo                  0.608   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.F1      net (fanout=1)        3.344   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>98
    SLICE_X59Y58.X       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164
    SLICE_X59Y58.G2      net (fanout=1)        0.143   cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>164/O
    SLICE_X59Y58.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntLR<8>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXL/DataOut<8>2301
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntLR_8
    -------------------------------------------------  ---------------------------
    Total                                     20.898ns (6.220ns logic, 14.678ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (SLICE_X39Y29.G4), 2041 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.717ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_5
                                                       cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.F2      net (fanout=16)       4.465   cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y61.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X44Y33.G3      net (fanout=26)       5.781   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.F3      net (fanout=2)        0.703   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.X       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW0
    SLICE_X38Y28.G3      net (fanout=3)        0.422   N845
    SLICE_X38Y28.X       Tif5x                 0.968   N1438
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW1_F
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW1
    SLICE_X39Y29.G4      net (fanout=1)        0.027   N1438
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     21.717ns (5.737ns logic, 15.980ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.696ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_5
                                                       cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.F2      net (fanout=16)       4.465   cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y61.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X44Y33.G3      net (fanout=26)       5.781   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.F3      net (fanout=2)        0.703   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X39Y27.X       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW0
    SLICE_X38Y28.F3      net (fanout=3)        0.401   N845
    SLICE_X38Y28.X       Tif5x                 0.968   N1438
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW1_G
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW1
    SLICE_X39Y29.G4      net (fanout=1)        0.027   N1438
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     21.696ns (5.737ns logic, 15.959ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_plx_to_mem_interface/LAReg_4_5 (FF)
  Destination:          cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.656ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_plx_to_mem_interface/LAReg_4_5 to cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   cmp_plx_to_mem_interface/LAReg_4_5
                                                       cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.F2      net (fanout=16)       4.465   cmp_plx_to_mem_interface/LAReg_4_5
    SLICE_X25Y60.COUT    Topcyf                1.027   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_lut<0>7
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<0>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>_6
    SLICE_X25Y61.CIN     net (fanout=1)        0.000   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<1>7
    SLICE_X25Y61.COUT    Tbyp                  0.128   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<2>_6
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Mcompar_Sel_52_cmp_le0000_cy<3>_6
    SLICE_X44Y33.G3      net (fanout=26)       5.781   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/Sel_52_cmp_le0008
    SLICE_X44Y33.Y       Tilo                  0.608   N1265
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<14>231
    SLICE_X29Y25.G1      net (fanout=27)       3.288   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/N245
    SLICE_X29Y25.Y       Tilo                  0.551   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<24>34
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>32_SW0
    SLICE_X39Y27.G2      net (fanout=1)        1.294   N1271
    SLICE_X39Y27.Y       Tilo                  0.551   N845
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X38Y27.BX      net (fanout=2)        0.702   cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>34
    SLICE_X38Y27.X       Tbxx                  0.621   N846
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>207_SW1
    SLICE_X38Y28.BX      net (fanout=2)        0.639   N846
    SLICE_X38Y28.X       Tbxx                  0.621   N1438
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>174_SW1
    SLICE_X39Y29.G4      net (fanout=1)        0.027   N1438
    SLICE_X39Y29.CLK     Tgck                  0.633   cmp_mil1553_core/cmp_mem_interface/iDataToIntHR<16>
                                                       cmp_mil1553_core/cmp_mem_interface/UROMMUXH/DataOut<16>2401
                                                       cmp_mil1553_core/cmp_mem_interface/iDataToIntHR_16
    -------------------------------------------------  ---------------------------
    Total                                     21.656ns (5.460ns logic, 16.196ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/rx_buffer_11_7 (SLICE_X93Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_11_7 (FF)
  Destination:          cmp_mil1553_core/rx_buffer_11_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.261 - 0.206)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_11_7 to cmp_mil1553_core/rx_buffer_11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y54.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_11_7
                                                       cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_11_7
    SLICE_X93Y57.BX      net (fanout=1)        0.487   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_11_7
    SLICE_X93Y57.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/rx_buffer_11_7
                                                       cmp_mil1553_core/rx_buffer_11_7
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/rx_buffer_32_11 (SLICE_X81Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_11 (FF)
  Destination:          cmp_mil1553_core/rx_buffer_32_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.137 - 0.082)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_11 to cmp_mil1553_core/rx_buffer_32_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y82.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_11
                                                       cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_11
    SLICE_X81Y84.BX      net (fanout=1)        0.487   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_11
    SLICE_X81Y84.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/rx_buffer_32_11
                                                       cmp_mil1553_core/rx_buffer_32_11
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_mil1553_core/rx_buffer_32_5 (SLICE_X77Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_5 (FF)
  Destination:          cmp_mil1553_core/rx_buffer_32_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.239 - 0.188)
  Source Clock:         sys_clk rising at 25.000ns
  Destination Clock:    sys_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_5 to cmp_mil1553_core/rx_buffer_32_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y87.XQ      Tcko                  0.576   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_5
                                                       cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_5
    SLICE_X77Y88.BX      net (fanout=1)        0.487   cmp_mil1553_core/cmp_mil1553_rx/cmp_mil1553_rx_deserialiser/rx_buffer_o_32_5
    SLICE_X77Y88.CLK     Tckdi       (-Th)     0.283   cmp_mil1553_core/rx_buffer_32_5
                                                       cmp_mil1553_core/rx_buffer_32_5
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.064ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.968ns (Twpl)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X70Y26.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.064ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.968ns (Twph)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X70Y26.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 23.064ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.936ns (516.529MHz) (Tcp)
  Physical resource: pwr_rst_sync_n<1>/CLK
  Logical resource: Mshreg_pwr_rst_sync_n_1/SRL16E/WS
  Location pin: SLICE_X70Y26.CLK
  Clock network: sys_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   21.786|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318322 paths, 0 nets, and 27631 connections

Design statistics:
   Minimum period:  21.786ns{1}   (Maximum frequency:  45.901MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 16 18:22:53 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



