0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/myusu/Documents/blg242/HW/HW.sim/sim_1/behav/xsim/glbl.v,1678816750,verilog,,,,glbl,,,,,,,,
C:/Users/myusu/Documents/blg242/HW/HW.srcs/sim_1/new/module_tests.v,1679057190,verilog,,,,F2_module_test;F3_module_test;and_module_test;bit_fulladder_module_test;bit_halfadder_module_test;decoder_3to8_module_test;eight_bitadder_module_test;four_bitadder_module_test;mux_8to1_module_test;nand_module_test;not_module_test;or_module_test;part_11_test;prelim_1_d_test;prelim_1_e_test;prelim_1_f_test;sixteen_bit_adder_subs_module_test;xor_module_test,,,,,,,,
C:/Users/myusu/Documents/blg242/HW/HW.srcs/sources_1/new/modules.v,1679056957,verilog,,C:/Users/myusu/Documents/blg242/HW/HW.srcs/sim_1/new/module_tests.v,,F2;F3;and_module;bit_fulladder_module;bit_halfadder_module;decoder_3to8_module;eight_bit_xor_module;eight_bitadder_module;eight_or_module;four_and_module;four_bitadder_module;mux_8to1_module;nand_module;not_module;or_module;part_11;prelim_1_d;prelim_1_e;prelim_1_f;sixteen_bit_adder_subs_module;three_and_module;three_nand_module;three_or_module;xor_module,,,,,,,,
