set_property SRC_FILE_INFO {cfile:g:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/sources_1/bd/ioDetector/ip/ioDetector_processing_system7_0_0/ioDetector_processing_system7_0_0.xdc rfile:../ioDetector.srcs/sources_1/bd/ioDetector/ip/ioDetector_processing_system7_0_0/ioDetector_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:ioDetector_i/processing_system7_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:G:/zynq/ioDetector/FPGA_ioDetector/ioDetector.srcs/constrs_1/new/cons.xdc rfile:../ioDetector.srcs/constrs_1/new/cons.xdc id:2} [current_design]
current_instance ioDetector_i/processing_system7_0/inst
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
current_instance
set_property src_info {type:XDC file:2 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports io_0]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y19 [get_ports io_0]
set_property src_info {type:XDC file:2 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports io_0]
set_property src_info {type:XDC file:2 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports io_1]
set_property src_info {type:XDC file:2 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y19 [get_ports io_1]
