--
--	Conversion of RPI_PSOC5_CARD_TEST_STATION.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Apr 05 09:49:31 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__SDA0_net_0 : bit;
SIGNAL tmpFB_0__SDA0_net_0 : bit;
SIGNAL Net_69 : bit;
TERMINAL tmpSIOVREF__SDA0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA0_net_0 : bit;
SIGNAL tmpOE__SCL0_net_0 : bit;
SIGNAL tmpFB_0__SCL0_net_0 : bit;
SIGNAL Net_70 : bit;
TERMINAL tmpSIOVREF__SCL0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL0_net_0 : bit;
SIGNAL \I2C_EEPROM:sda_x_wire\ : bit;
SIGNAL \I2C_EEPROM:Net_643_1\ : bit;
SIGNAL \I2C_EEPROM:Net_697\ : bit;
SIGNAL \I2C_EEPROM:bus_clk\ : bit;
SIGNAL \I2C_EEPROM:Net_1109_0\ : bit;
SIGNAL \I2C_EEPROM:Net_1109_1\ : bit;
SIGNAL \I2C_EEPROM:Net_643_0\ : bit;
SIGNAL \I2C_EEPROM:Net_643_2\ : bit;
SIGNAL \I2C_EEPROM:scl_x_wire\ : bit;
SIGNAL \I2C_EEPROM:Net_969\ : bit;
SIGNAL \I2C_EEPROM:Net_968\ : bit;
SIGNAL \I2C_EEPROM:udb_clk\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \I2C_EEPROM:Net_973\ : bit;
SIGNAL Net_74 : bit;
SIGNAL \I2C_EEPROM:Net_974\ : bit;
SIGNAL \I2C_EEPROM:scl_yfb\ : bit;
SIGNAL \I2C_EEPROM:sda_yfb\ : bit;
SIGNAL \I2C_EEPROM:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_EEPROM:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_EEPROM:timeout_clk\ : bit;
SIGNAL Net_79 : bit;
SIGNAL \I2C_EEPROM:Net_975\ : bit;
SIGNAL Net_77 : bit;
SIGNAL Net_78 : bit;
SIGNAL tmpOE__IO_12_net_0 : bit;
SIGNAL tmpFB_0__IO_12_net_0 : bit;
SIGNAL tmpIO_0__IO_12_net_0 : bit;
TERMINAL tmpSIOVREF__IO_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_12_net_0 : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_288\ : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL Net_1320 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_1324 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_294\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL Net_1322 : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_1317 : bit;
SIGNAL Net_1313 : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:mosi_from_dpR\ : bit;
SIGNAL \SPIM_1:BSPIM:nc1\ : bit;
SIGNAL \SPIM_1:BSPIM:nc2\ : bit;
SIGNAL \SPIM_1:BSPIM:nc3\ : bit;
SIGNAL \SPIM_1:BSPIM:nc4\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:carry\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:sh_right\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:sh_left\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:msb\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cap_1\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cap_0\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cfb\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:mosi_from_dpL\ : bit;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_1311 : bit;
SIGNAL \SPIM_1:Net_289\ : bit;
SIGNAL Net_1305 : bit;
SIGNAL tmpOE__IO_10_net_0 : bit;
SIGNAL tmpFB_0__IO_10_net_0 : bit;
SIGNAL tmpIO_0__IO_10_net_0 : bit;
TERMINAL tmpSIOVREF__IO_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_10_net_0 : bit;
SIGNAL tmpOE__IO_8_net_0 : bit;
SIGNAL tmpFB_0__IO_8_net_0 : bit;
SIGNAL tmpIO_0__IO_8_net_0 : bit;
TERMINAL tmpSIOVREF__IO_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_8_net_0 : bit;
SIGNAL tmpOE__IO_13_net_0 : bit;
SIGNAL tmpFB_0__IO_13_net_0 : bit;
SIGNAL tmpIO_0__IO_13_net_0 : bit;
TERMINAL tmpSIOVREF__IO_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_13_net_0 : bit;
SIGNAL tmpOE__IO_6_net_0 : bit;
SIGNAL tmpFB_0__IO_6_net_0 : bit;
SIGNAL tmpIO_0__IO_6_net_0 : bit;
TERMINAL tmpSIOVREF__IO_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_6_net_0 : bit;
SIGNAL tmpOE__IO_16_net_0 : bit;
SIGNAL tmpFB_0__IO_16_net_0 : bit;
SIGNAL tmpIO_0__IO_16_net_0 : bit;
TERMINAL tmpSIOVREF__IO_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_16_net_0 : bit;
SIGNAL tmpOE__IO_2_net_0 : bit;
SIGNAL tmpFB_0__IO_2_net_0 : bit;
SIGNAL tmpIO_0__IO_2_net_0 : bit;
TERMINAL tmpSIOVREF__IO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_2_net_0 : bit;
SIGNAL tmpOE__IO_14_net_0 : bit;
SIGNAL tmpFB_0__IO_14_net_0 : bit;
SIGNAL tmpIO_0__IO_14_net_0 : bit;
TERMINAL tmpSIOVREF__IO_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_14_net_0 : bit;
SIGNAL tmpOE__IO_5_net_0 : bit;
SIGNAL tmpFB_0__IO_5_net_0 : bit;
SIGNAL tmpIO_0__IO_5_net_0 : bit;
TERMINAL tmpSIOVREF__IO_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_5_net_0 : bit;
SIGNAL tmpOE__IO_19_net_0 : bit;
SIGNAL tmpFB_0__IO_19_net_0 : bit;
SIGNAL tmpIO_0__IO_19_net_0 : bit;
TERMINAL tmpSIOVREF__IO_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_19_net_0 : bit;
SIGNAL tmpOE__IO_20_net_0 : bit;
SIGNAL tmpFB_0__IO_20_net_0 : bit;
SIGNAL tmpIO_0__IO_20_net_0 : bit;
TERMINAL tmpSIOVREF__IO_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_20_net_0 : bit;
SIGNAL tmpOE__IO_26_net_0 : bit;
SIGNAL tmpFB_0__IO_26_net_0 : bit;
SIGNAL tmpIO_0__IO_26_net_0 : bit;
TERMINAL tmpSIOVREF__IO_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_26_net_0 : bit;
SIGNAL tmpOE__IO_21_net_0 : bit;
SIGNAL tmpFB_0__IO_21_net_0 : bit;
SIGNAL tmpIO_0__IO_21_net_0 : bit;
TERMINAL tmpSIOVREF__IO_21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_21_net_0 : bit;
SIGNAL tmpOE__IO_22_net_0 : bit;
SIGNAL Net_1339 : bit;
SIGNAL tmpFB_0__IO_22_net_0 : bit;
SIGNAL tmpIO_0__IO_22_net_0 : bit;
TERMINAL tmpSIOVREF__IO_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_22_net_0 : bit;
SIGNAL tmpOE__IO_18_net_0 : bit;
SIGNAL tmpFB_0__IO_18_net_0 : bit;
SIGNAL tmpIO_0__IO_18_net_0 : bit;
TERMINAL tmpSIOVREF__IO_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_18_net_0 : bit;
SIGNAL tmpOE__IO_27_net_0 : bit;
SIGNAL Net_1336 : bit;
SIGNAL tmpFB_0__IO_27_net_0 : bit;
SIGNAL tmpIO_0__IO_27_net_0 : bit;
TERMINAL tmpSIOVREF__IO_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_27_net_0 : bit;
SIGNAL tmpOE__IO_17_net_0 : bit;
SIGNAL Net_1337 : bit;
SIGNAL tmpFB_0__IO_17_net_0 : bit;
SIGNAL tmpIO_0__IO_17_net_0 : bit;
TERMINAL tmpSIOVREF__IO_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_17_net_0 : bit;
SIGNAL tmpOE__IO_23_net_0 : bit;
SIGNAL tmpFB_0__IO_23_net_0 : bit;
SIGNAL tmpIO_0__IO_23_net_0 : bit;
TERMINAL tmpSIOVREF__IO_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_23_net_0 : bit;
SIGNAL tmpOE__IO_24_net_0 : bit;
SIGNAL tmpFB_0__IO_24_net_0 : bit;
SIGNAL tmpIO_0__IO_24_net_0 : bit;
TERMINAL tmpSIOVREF__IO_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_24_net_0 : bit;
SIGNAL tmpOE__IO_7_net_0 : bit;
SIGNAL tmpFB_0__IO_7_net_0 : bit;
SIGNAL tmpIO_0__IO_7_net_0 : bit;
TERMINAL tmpSIOVREF__IO_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_7_net_0 : bit;
SIGNAL tmpOE__IO_15_net_0 : bit;
SIGNAL tmpFB_0__IO_15_net_0 : bit;
SIGNAL tmpIO_0__IO_15_net_0 : bit;
TERMINAL tmpSIOVREF__IO_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_15_net_0 : bit;
SIGNAL tmpOE__IO_4_net_0 : bit;
SIGNAL tmpFB_0__IO_4_net_0 : bit;
SIGNAL tmpIO_0__IO_4_net_0 : bit;
TERMINAL tmpSIOVREF__IO_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_4_net_0 : bit;
SIGNAL tmpOE__IO_25_net_0 : bit;
SIGNAL tmpFB_0__IO_25_net_0 : bit;
SIGNAL tmpIO_0__IO_25_net_0 : bit;
TERMINAL tmpSIOVREF__IO_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_25_net_0 : bit;
SIGNAL tmpOE__IO_3_net_0 : bit;
SIGNAL tmpFB_0__IO_3_net_0 : bit;
SIGNAL tmpIO_0__IO_3_net_0 : bit;
TERMINAL tmpSIOVREF__IO_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_3_net_0 : bit;
SIGNAL Net_1266 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__SDA1_net_0 : bit;
SIGNAL tmpFB_0__SDA1_net_0 : bit;
SIGNAL Net_1287 : bit;
TERMINAL tmpSIOVREF__SDA1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA1_net_0 : bit;
SIGNAL tmpOE__SCL1_net_0 : bit;
SIGNAL tmpFB_0__SCL1_net_0 : bit;
SIGNAL Net_1299 : bit;
TERMINAL tmpSIOVREF__SCL1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL1_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_1290 : bit;
SIGNAL \I2C1:sda_x_wire\ : bit;
SIGNAL \I2C1:Net_643_4\ : bit;
SIGNAL \I2C1:Net_697\ : bit;
SIGNAL \I2C1:Net_643_5\ : bit;
SIGNAL \I2C1:udb_clk\ : bit;
SIGNAL \I2C1:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C1:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C1:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C1:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C1:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C1:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C1:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C1:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C1:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C1:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C1:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C1:Net_1109_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C1:Net_1109_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C1:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C1:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C1:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C1:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C1:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C1:bI2C_UDB:contention\ : bit;
SIGNAL \I2C1:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C1:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C1:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C1:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C1:Net_643_3\ : bit;
SIGNAL \I2C1:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C1:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C1:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C1:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C1:scl_x_wire\ : bit;
SIGNAL \I2C1:Net_969\ : bit;
SIGNAL \I2C1:Net_968\ : bit;
SIGNAL Net_1291 : bit;
SIGNAL \I2C1:Net_973\ : bit;
SIGNAL \I2C1:bus_clk\ : bit;
SIGNAL Net_1292 : bit;
SIGNAL \I2C1:Net_974\ : bit;
SIGNAL \I2C1:scl_yfb\ : bit;
SIGNAL \I2C1:sda_yfb\ : bit;
SIGNAL \I2C1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C1:timeout_clk\ : bit;
SIGNAL Net_1297 : bit;
SIGNAL \I2C1:Net_975\ : bit;
SIGNAL Net_1295 : bit;
SIGNAL Net_1296 : bit;
SIGNAL tmpOE__IO_11_net_0 : bit;
SIGNAL tmpFB_0__IO_11_net_0 : bit;
SIGNAL tmpIO_0__IO_11_net_0 : bit;
TERMINAL tmpSIOVREF__IO_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_11_net_0 : bit;
SIGNAL tmpOE__IO_9_net_0 : bit;
SIGNAL tmpIO_0__IO_9_net_0 : bit;
TERMINAL tmpSIOVREF__IO_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IO_9_net_0 : bit;
SIGNAL \SPI_ADDR:clk\ : bit;
SIGNAL \SPI_ADDR:rst\ : bit;
SIGNAL \SPI_ADDR:control_out_0\ : bit;
SIGNAL \SPI_ADDR:control_out_1\ : bit;
SIGNAL \SPI_ADDR:control_out_2\ : bit;
SIGNAL Net_1338 : bit;
SIGNAL \SPI_ADDR:control_out_3\ : bit;
SIGNAL Net_1340 : bit;
SIGNAL \SPI_ADDR:control_out_4\ : bit;
SIGNAL Net_1341 : bit;
SIGNAL \SPI_ADDR:control_out_5\ : bit;
SIGNAL Net_1342 : bit;
SIGNAL \SPI_ADDR:control_out_6\ : bit;
SIGNAL Net_1343 : bit;
SIGNAL \SPI_ADDR:control_out_7\ : bit;
SIGNAL \SPI_ADDR:control_7\ : bit;
SIGNAL \SPI_ADDR:control_6\ : bit;
SIGNAL \SPI_ADDR:control_5\ : bit;
SIGNAL \SPI_ADDR:control_4\ : bit;
SIGNAL \SPI_ADDR:control_3\ : bit;
SIGNAL \SPI_ADDR:control_2\ : bit;
SIGNAL \SPI_ADDR:control_1\ : bit;
SIGNAL \SPI_ADDR:control_0\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_1324D : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_1322D : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C1:bI2C_UDB:master_rst_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_4\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\));

Net_1324D <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_1\ and Net_1324)
	OR (\SPIM_1:BSPIM:state_2\ and Net_1324)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and Net_1320 and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_1320 and \SPIM_1:BSPIM:state_0\));

Net_1322D <= (\SPIM_1:BSPIM:state_0\
	OR not \SPIM_1:BSPIM:state_1\
	OR \SPIM_1:BSPIM:state_2\);

\I2C1:bI2C_UDB:status_5\ <= ((not \I2C1:bI2C_UDB:sda_in_last2_reg\ and \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last_reg\));

\I2C1:bI2C_UDB:status_4\ <= (\I2C1:bI2C_UDB:m_state_0\
	OR \I2C1:bI2C_UDB:m_state_1\
	OR \I2C1:bI2C_UDB:m_state_2\
	OR \I2C1:bI2C_UDB:m_state_3\
	OR \I2C1:bI2C_UDB:m_state_4\);

\I2C1:bI2C_UDB:m_state_4\\D\ <= ((not \I2C1:bI2C_UDB:control_6\ and not \I2C1:bI2C_UDB:control_5\ and not \I2C1:bI2C_UDB:control_2\ and not \I2C1:bI2C_UDB:tx_reg_empty\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C1:bI2C_UDB:control_4\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_4\));

\I2C1:bI2C_UDB:m_state_3\\D\ <= ((not \I2C1:bI2C_UDB:control_6\ and not \I2C1:bI2C_UDB:control_5\ and not \I2C1:bI2C_UDB:tx_reg_empty\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:control_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\));

\I2C1:bI2C_UDB:m_state_2\\D\ <= ((not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb2_reg\ and \I2C1:bI2C_UDB:control_4\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:control_5\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:control_6\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_2\));

\I2C1:bI2C_UDB:m_state_1\\D\ <= ((not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_1\));

\I2C1:bI2C_UDB:m_state_0\\D\ <= ((not \I2C1:bI2C_UDB:control_5\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb2_reg\ and \I2C1:bI2C_UDB:control_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:control_7\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:control_6\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_0\));

\I2C1:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C1:bI2C_UDB:cnt_reset\
	OR \I2C1:bI2C_UDB:m_reset\
	OR \I2C1:bI2C_UDB:clkgen_tc\);

\I2C1:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C1:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C1:bI2C_UDB:m_reset\);

\I2C1:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_0\));

\I2C1:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_2\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_2\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_2\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_2\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_2\ and \I2C1:bI2C_UDB:m_state_1\));

\I2C1:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:Net_1109_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:status_1\)
	OR (not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_1\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_1\ and \I2C1:bI2C_UDB:m_state_1\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_1\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_1\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_1\));

\I2C1:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\));

\I2C1:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:lost_arb_reg\));

\I2C1:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C1:bI2C_UDB:sda_in_last_reg\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C1:bI2C_UDB:scl_in_last2_reg\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C1:bI2C_UDB:scl_in_last_reg\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:sda_in_last2_reg\ and \I2C1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C1:bI2C_UDB:sda_in_last_reg\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:bus_busy_reg\));

\I2C1:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_3\ and \I2C1:bI2C_UDB:m_state_2\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_3\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_3\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_3\ and \I2C1:bI2C_UDB:m_state_0\)
	OR (not \I2C1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C1:bI2C_UDB:m_reset\ and \I2C1:bI2C_UDB:status_3\ and \I2C1:bI2C_UDB:m_state_1\));

\I2C1:bI2C_UDB:cnt_reset\ <= ((not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\));

\I2C1:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C1:bI2C_UDB:cnt_reset\
	OR \I2C1:bI2C_UDB:clkgen_tc\);

\I2C1:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:clk_eq_reg\));

\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C1:Net_1109_0\ and not \I2C1:Net_643_3\)
	OR (\I2C1:Net_1109_0\ and \I2C1:Net_643_3\));

\I2C1:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:cnt_reset\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and not \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_0\ and not \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:cnt_reset\ and \I2C1:bI2C_UDB:clkgen_cl1\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:cnt_reset\ and \I2C1:bI2C_UDB:clkgen_cl1\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:cnt_reset\ and \I2C1:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:cnt_reset\ and \I2C1:bI2C_UDB:clkgen_cl1\)
	OR \I2C1:bI2C_UDB:m_reset\);

\I2C1:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:shift_data_out\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C1:bI2C_UDB:clkgen_tc2_reg\ and \I2C1:sda_x_wire\)
	OR (\I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:lost_arb_reg\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C1:bI2C_UDB:control_4\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and not \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C1:bI2C_UDB:m_reset\);

\I2C1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\));

\I2C1:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_4\)
	OR (not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\));

\I2C1:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C1:bI2C_UDB:sda_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C1:bI2C_UDB:control_0\);

\I2C1:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C1:bI2C_UDB:control_1\);

\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_67,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_67);
SDA0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA0_net_0),
		analog=>(open),
		io=>Net_69,
		siovref=>(tmpSIOVREF__SDA0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA0_net_0);
SCL0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL0_net_0),
		analog=>(open),
		io=>Net_70,
		siovref=>(tmpSIOVREF__SCL0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL0_net_0);
\I2C_EEPROM:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_EEPROM:Net_697\);
\I2C_EEPROM:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_EEPROM:bus_clk\,
		scl_in=>\I2C_EEPROM:Net_1109_0\,
		sda_in=>\I2C_EEPROM:Net_1109_1\,
		scl_out=>\I2C_EEPROM:Net_643_0\,
		sda_out=>\I2C_EEPROM:sda_x_wire\,
		interrupt=>\I2C_EEPROM:Net_697\);
\I2C_EEPROM:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_EEPROM:bus_clk\,
		dig_domain_out=>open);
\I2C_EEPROM:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_EEPROM:Net_643_0\,
		oe=>one,
		y=>Net_70,
		yfb=>\I2C_EEPROM:Net_1109_0\);
\I2C_EEPROM:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_EEPROM:sda_x_wire\,
		oe=>one,
		y=>Net_69,
		yfb=>\I2C_EEPROM:Net_1109_1\);
IO_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ad5b109-ea26-41e0-8af8-a2c109ad193c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_12_net_0),
		siovref=>(tmpSIOVREF__IO_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_12_net_0);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"980af704-d890-4e6d-be08-37af6479670b/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>one,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_1317);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_1313);
\SPIM_1:BSPIM:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_1311,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dpR\,
		f0_bus_stat=>\SPIM_1:BSPIM:nc1\,
		f0_blk_stat=>\SPIM_1:BSPIM:nc2\,
		f1_bus_stat=>\SPIM_1:BSPIM:nc3\,
		f1_blk_stat=>\SPIM_1:BSPIM:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPIM_1:BSPIM:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPIM_1:BSPIM:sR16:Dp:sh_right\,
		sol=>\SPIM_1:BSPIM:sR16:Dp:sh_left\,
		msbi=>\SPIM_1:BSPIM:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPIM_1:BSPIM:sR16:Dp:cap_1\, \SPIM_1:BSPIM:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPIM_1:BSPIM:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_1:BSPIM:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_1311,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPIM_1:BSPIM:sR16:Dp:carry\,
		co=>open,
		sir=>\SPIM_1:BSPIM:sR16:Dp:sh_left\,
		sor=>\SPIM_1:BSPIM:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPIM_1:BSPIM:sR16:Dp:msb\,
		cei=>(\SPIM_1:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPIM_1:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPIM_1:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPIM_1:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_1:BSPIM:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPIM_1:BSPIM:sR16:Dp:cap_1\, \SPIM_1:BSPIM:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPIM_1:BSPIM:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
IO_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2af40b0b-28aa-491b-b0ab-6b90ea0bb956",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1320,
		fb=>(tmpFB_0__IO_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_10_net_0),
		siovref=>(tmpSIOVREF__IO_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_10_net_0);
IO_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3cbb44c9-e997-4e41-8368-830dc2323e5c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1324,
		fb=>(tmpFB_0__IO_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_8_net_0),
		siovref=>(tmpSIOVREF__IO_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_8_net_0);
IO_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e9fbd1f-1da9-40b0-a27a-15ef777e7171",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_13_net_0),
		siovref=>(tmpSIOVREF__IO_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_13_net_0);
IO_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6348566-236a-41af-84a9-9fbaa5b6b74e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_6_net_0),
		siovref=>(tmpSIOVREF__IO_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_6_net_0);
IO_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"37819033-6716-40b3-b1e3-d217d998ed40",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_16_net_0),
		siovref=>(tmpSIOVREF__IO_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_16_net_0);
IO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14f81261-1764-4351-85e5-7f3957f7d448",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_2_net_0),
		siovref=>(tmpSIOVREF__IO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_2_net_0);
IO_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98c02e3f-39dc-462e-86ee-161f00d830f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_14_net_0),
		siovref=>(tmpSIOVREF__IO_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_14_net_0);
IO_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1efe6b0-69a3-481a-bcb9-527539ffa69f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_5_net_0),
		siovref=>(tmpSIOVREF__IO_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_5_net_0);
IO_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"11f97056-7357-40b3-bd06-5126100e3d7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_19_net_0),
		siovref=>(tmpSIOVREF__IO_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_19_net_0);
IO_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6832528f-93ce-4728-a2aa-1b8a16985184",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_20_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_20_net_0),
		siovref=>(tmpSIOVREF__IO_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_20_net_0);
IO_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25c8d893-4bbd-4b22-98be-a6d068a89ed5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_26_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_26_net_0),
		siovref=>(tmpSIOVREF__IO_26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_26_net_0);
IO_21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7948acd-b3a2-4d3d-a00b-d55507ed00fd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_21_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_21_net_0),
		siovref=>(tmpSIOVREF__IO_21_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_21_net_0);
IO_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6fb2b962-e383-4ecd-be63-03b24db0ad64",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1339,
		fb=>(tmpFB_0__IO_22_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_22_net_0),
		siovref=>(tmpSIOVREF__IO_22_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_22_net_0);
IO_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5d2a46d-49d3-42b9-a1ed-e0fc59c0248c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_18_net_0),
		siovref=>(tmpSIOVREF__IO_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_18_net_0);
IO_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8057111-326c-463b-af79-d90cbfca696e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1336,
		fb=>(tmpFB_0__IO_27_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_27_net_0),
		siovref=>(tmpSIOVREF__IO_27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_27_net_0);
IO_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"154d65ef-a9c2-4f95-87d2-bacf0f157315",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1337,
		fb=>(tmpFB_0__IO_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_17_net_0),
		siovref=>(tmpSIOVREF__IO_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_17_net_0);
IO_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46118630-d870-4724-a254-1f1fd30168d5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_23_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_23_net_0),
		siovref=>(tmpSIOVREF__IO_23_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_23_net_0);
IO_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"873795d3-b584-412c-ab8c-02a003b6272f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_24_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_24_net_0),
		siovref=>(tmpSIOVREF__IO_24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_24_net_0);
IO_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c838cf04-dfa2-4de7-9056-303887ad7190",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_7_net_0),
		siovref=>(tmpSIOVREF__IO_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_7_net_0);
IO_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d23372e3-ce31-4987-816d-4b0b8ab67f1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_15_net_0),
		siovref=>(tmpSIOVREF__IO_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_15_net_0);
IO_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35f1ce75-3b31-46c1-b9c8-516d0bebb2a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_4_net_0),
		siovref=>(tmpSIOVREF__IO_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_4_net_0);
IO_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9905f0b2-da18-4b34-83c2-f6c6cd934349",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_25_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_25_net_0),
		siovref=>(tmpSIOVREF__IO_25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_25_net_0);
IO_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IO_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_3_net_0),
		siovref=>(tmpSIOVREF__IO_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_3_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"54015d6e-5609-4ee1-9504-d844264a4fbb",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"1E+15",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1266,
		dig_domain_out=>open);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1266,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
SDA1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3725210-3cb1-4ce3-ae55-3fbb273f9976",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA1_net_0),
		analog=>(open),
		io=>Net_1287,
		siovref=>(tmpSIOVREF__SDA1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA1_net_0);
SCL1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35b672f4-5b8f-42ec-9d82-c7e0e87a3f0e",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL1_net_0),
		analog=>(open),
		io=>Net_1299,
		siovref=>(tmpSIOVREF__SCL1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL1_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d63e3c31-06bb-4b92-9fb2-102854725f29",
		source_clock_id=>"",
		divisor=>0,
		period=>"156250000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\I2C1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C1:Net_697\);
\I2C1:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\I2C1:bI2C_UDB:op_clk\);
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C1:bI2C_UDB:op_clk\,
		control=>(\I2C1:bI2C_UDB:control_7\, \I2C1:bI2C_UDB:control_6\, \I2C1:bI2C_UDB:control_5\, \I2C1:bI2C_UDB:control_4\,
			\I2C1:bI2C_UDB:control_3\, \I2C1:bI2C_UDB:control_2\, \I2C1:bI2C_UDB:control_1\, \I2C1:bI2C_UDB:control_0\));
\I2C1:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C1:bI2C_UDB:op_clk\,
		status=>(zero, \I2C1:bI2C_UDB:status_5\, \I2C1:bI2C_UDB:status_4\, \I2C1:bI2C_UDB:status_3\,
			\I2C1:bI2C_UDB:status_2\, \I2C1:bI2C_UDB:status_1\, \I2C1:bI2C_UDB:status_0\),
		interrupt=>\I2C1:Net_697\);
\I2C1:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C1:bI2C_UDB:cs_addr_shifter_1\, \I2C1:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C1:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C1:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C1:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C1:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C1:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C1:bI2C_UDB:cs_addr_clkgen_1\, \I2C1:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C1:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C1:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C1:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C1:Net_643_3\,
		oe=>one,
		y=>Net_1299,
		yfb=>\I2C1:Net_1109_0\);
\I2C1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C1:sda_x_wire\,
		oe=>one,
		y=>Net_1287,
		yfb=>\I2C1:Net_1109_1\);
IO_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77257e8c-45e3-4454-b986-8801862bf669",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1322,
		fb=>(tmpFB_0__IO_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__IO_11_net_0),
		siovref=>(tmpSIOVREF__IO_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_11_net_0);
IO_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1927f81e-2c7e-4293-a288-e67b7be60714",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1311,
		analog=>(open),
		io=>(tmpIO_0__IO_9_net_0),
		siovref=>(tmpSIOVREF__IO_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IO_9_net_0);
\SPI_ADDR:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\SPI_ADDR:control_7\, \SPI_ADDR:control_6\, \SPI_ADDR:control_5\, \SPI_ADDR:control_4\,
			\SPI_ADDR:control_3\, Net_1337, Net_1336, Net_1339));
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_1320);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
Net_1324:cy_dff
	PORT MAP(d=>Net_1324D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_1324);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
Net_1322:cy_dff
	PORT MAP(d=>Net_1322D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_1322);
\I2C1:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C1:Net_1109_1\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:sda_in_reg\);
\I2C1:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_state_4\);
\I2C1:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_state_3\);
\I2C1:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_state_2\);
\I2C1:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_state_1\);
\I2C1:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_state_0\);
\I2C1:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:status_3\);
\I2C1:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:status_2\);
\I2C1:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:status_1\);
\I2C1:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:status_0\);
\I2C1:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C1:Net_1109_0\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:scl_in_reg\);
\I2C1:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:scl_in_reg\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:scl_in_last_reg\);
\I2C1:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:scl_in_last2_reg\);
\I2C1:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:sda_in_reg\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:sda_in_last_reg\);
\I2C1:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:sda_in_last2_reg\);
\I2C1:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:clkgen_tc1_reg\);
\I2C1:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:lost_arb_reg\);
\I2C1:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:lost_arb2_reg\);
\I2C1:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:clkgen_tc2_reg\);
\I2C1:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:contention1_reg\);
\I2C1:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:bus_busy_reg\);
\I2C1:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:clk_eq_reg\);
\I2C1:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:Net_643_3\);
\I2C1:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:sda_x_wire\);
\I2C1:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:slave_rst_reg\);
\I2C1:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C1:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C1:bI2C_UDB:op_clk\,
		q=>\I2C1:bI2C_UDB:m_reset\);

END R_T_L;
