# system info ddr3_qsys on 2019.12.25.09:44:55
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1577241817
#
#
# Files generated for ddr3_qsys on 2019.12.25.09:44:55
files:
filepath,kind,attributes,module,is_top
simulation/ddr3_qsys.v,VERILOG,,ddr3_qsys,true
simulation/submodules/ddr3_qsys_ddr3_controller.v,VERILOG,,ddr3_qsys_ddr3_controller,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/ddr3_qsys_mm_interconnect_0.v,VERILOG,,ddr3_qsys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/ddr3_qsys_ddr3_controller_pll0.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_pll0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/max10emif_dcfifo.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v,VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/ddr3_qsys_ddr3_controller_p0.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/altera_gpio_lite.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_p0,false
simulation/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_software/sequencer_m10.c,OTHER,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_software/sequencer_m10.h,OTHER,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_software/sequencer_defines.h,OTHER,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_make_qsys_seq.tcl,OTHER,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_bitcheck.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_datamux.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_data_decoder.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_ddr3.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_di_buffer.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_jumplogic.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_lfsr12.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_lfsr36.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_lfsr72.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_ram.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_ram_csr.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_read_datapath.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_write_decoder.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/sequencer_m10.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/sequencer_pll_mgr.sv,SYSTEM_VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_AC_ROM.hex,HEX,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_s0_inst_ROM.hex,HEX,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_m10_ac_ROM.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/rw_manager_m10_inst_ROM.v,VERILOG,,ddr3_qsys_ddr3_controller_s0,false
simulation/submodules/ddr3_qsys_ddr3_controller_c0.v,VERILOG,,ddr3_qsys_ddr3_controller_c0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_router,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ddr3_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
simulation/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ddr3_qsys.ddr3_controller,ddr3_qsys_ddr3_controller
ddr3_qsys.ddr3_controller.pll0,ddr3_qsys_ddr3_controller_pll0
ddr3_qsys.ddr3_controller.p0,ddr3_qsys_ddr3_controller_p0
ddr3_qsys.ddr3_controller.m0,afi_mux_ddr3_ddrx
ddr3_qsys.ddr3_controller.s0,ddr3_qsys_ddr3_controller_s0
ddr3_qsys.ddr3_controller.c0,ddr3_qsys_ddr3_controller_c0
ddr3_qsys.ddr3_controller.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
ddr3_qsys.ddr3_controller.c0.a0,alt_mem_ddrx_mm_st_converter
ddr3_qsys.mm_clock_crossing_bridge_0,altera_avalon_mm_clock_crossing_bridge
ddr3_qsys.mm_clock_crossing_bridge_1,altera_avalon_mm_clock_crossing_bridge
ddr3_qsys.mm_interconnect_0,ddr3_qsys_mm_interconnect_0
ddr3_qsys.mm_interconnect_0.mm_clock_crossing_bridge_1_m0_translator,altera_merlin_master_translator
ddr3_qsys.mm_interconnect_0.mm_clock_crossing_bridge_0_m0_translator,altera_merlin_master_translator
ddr3_qsys.mm_interconnect_0.ddr3_controller_avl_translator,altera_merlin_slave_translator
ddr3_qsys.mm_interconnect_0.mm_clock_crossing_bridge_1_m0_agent,altera_merlin_master_agent
ddr3_qsys.mm_interconnect_0.mm_clock_crossing_bridge_0_m0_agent,altera_merlin_master_agent
ddr3_qsys.mm_interconnect_0.ddr3_controller_avl_agent,altera_merlin_slave_agent
ddr3_qsys.mm_interconnect_0.ddr3_controller_avl_agent_rsp_fifo,altera_avalon_sc_fifo
ddr3_qsys.mm_interconnect_0.router,ddr3_qsys_mm_interconnect_0_router
ddr3_qsys.mm_interconnect_0.router_001,ddr3_qsys_mm_interconnect_0_router
ddr3_qsys.mm_interconnect_0.router_002,ddr3_qsys_mm_interconnect_0_router_002
ddr3_qsys.mm_interconnect_0.ddr3_controller_avl_burst_adapter,altera_merlin_burst_adapter
ddr3_qsys.mm_interconnect_0.cmd_demux,ddr3_qsys_mm_interconnect_0_cmd_demux
ddr3_qsys.mm_interconnect_0.cmd_demux_001,ddr3_qsys_mm_interconnect_0_cmd_demux
ddr3_qsys.mm_interconnect_0.cmd_mux,ddr3_qsys_mm_interconnect_0_cmd_mux
ddr3_qsys.mm_interconnect_0.rsp_demux,ddr3_qsys_mm_interconnect_0_rsp_demux
ddr3_qsys.mm_interconnect_0.rsp_mux,ddr3_qsys_mm_interconnect_0_rsp_mux
ddr3_qsys.mm_interconnect_0.rsp_mux_001,ddr3_qsys_mm_interconnect_0_rsp_mux
ddr3_qsys.mm_interconnect_0.agent_pipeline,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.agent_pipeline_001,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.mux_pipeline,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.mux_pipeline_001,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.mux_pipeline_002,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.mux_pipeline_003,altera_avalon_st_pipeline_stage
ddr3_qsys.mm_interconnect_0.avalon_st_adapter,ddr3_qsys_mm_interconnect_0_avalon_st_adapter
ddr3_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ddr3_qsys.rst_controller,altera_reset_controller
ddr3_qsys.rst_controller_001,altera_reset_controller
