Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 08:57:58 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 uut/response_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/command_reg[4][2]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.054ns (22.946%)  route 3.539ns (77.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.541     5.049    uut/clk_100mhz_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  uut/response_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.456     5.505 f  uut/response_reg[0][4]/Q
                         net (fo=6, routed)           1.303     6.808    uut/response_reg_n_0_[0][4]
    SLICE_X56Y73         LUT4 (Prop_lut4_I2_O)        0.146     6.954 r  uut/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.863     7.817    uut/uart_receiver/command_reg[2][0]_4
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.328     8.145 r  uut/uart_receiver/command[4][4]_i_3/O
                         net (fo=1, routed)           0.653     8.798    uut/uart_receiver/command[4][4]_i_3_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.922 r  uut/uart_receiver/command[4][4]_i_1/O
                         net (fo=9, routed)           0.720     9.642    uut/uart_receiver_n_33
    SLICE_X57Y72         FDSE                                         r  uut/command_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.429    14.758    uut/clk_100mhz_IBUF_BUFG
    SLICE_X57Y72         FDSE                                         r  uut/command_reg[4][2]/C
                         clock pessimism              0.270    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y72         FDSE (Setup_fdse_C_CE)      -0.205    14.787    uut/command_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.145    




