# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/header_files" --include "../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/cac7/hdl" --include "../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/8713/hdl" --include "../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/9ba5/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../hls_src/Verilog/tkeep_cleaner_uplane_packetizer.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_1_0/sim/check_40G_sim_xlconstant_1_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/check_40G_sim_l_ethernet_0_0_gt_gthe4_channel_wrapper.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/check_40G_sim_l_ethernet_0_0_gt_gthe4_common_wrapper.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/check_40G_sim_l_ethernet_0_0_gt_gtwizard_gthe4.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/check_40G_sim_l_ethernet_0_0_gt_gtwizard_top.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/ip_0/sim/check_40G_sim_l_ethernet_0_0_gt.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/l_ethernet_v2_5_0/check_40G_sim_l_ethernet_0_0_wrapper.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/l_ethernet_v2_5_0/check_40G_sim_l_ethernet_0_0_top.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/l_ethernet_v2_5_0/check_40G_sim_l_ethernet_0_0_axi4_lite_if_wrapper.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/l_ethernet_v2_5_0/check_40G_sim_l_ethernet_0_0_ultrascale_rx_userclk.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/l_ethernet_v2_5_0/check_40G_sim_l_ethernet_0_0_ultrascale_tx_userclk.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_l_ethernet_0_0/check_40G_sim_l_ethernet_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_util_vector_logic_0_0/sim/check_40G_sim_util_vector_logic_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_1/sim/check_40G_sim_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/c02e/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/c02e/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/c02e/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/c02e/hdl/verilog/L1_Data_Gen_numBeam.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/c02e/hdl/verilog/L1_Data_Gen.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_L1_Data_Gen_0_0/sim/check_40G_sim_L1_Data_Gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_0_0/sim/check_40G_sim_axis_data_fifo_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/b8bf/hdl/verilog/L1toORAN_udiv_8ns_8ns_3_12_1.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/b8bf/hdl/verilog/L1toORAN.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_L1toORAN_0_0/sim/check_40G_sim_L1toORAN_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/sim/check_40G_sim_axis_register_slice_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/sim/check_40G_sim_axis_register_slice_0_1.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/sim/check_40G_sim_axis_register_slice_1_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/sim/check_40G_sim_axis_register_slice_2_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/sim/check_40G_sim_axis_register_slice_3_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/621f/hdl/verilog/cplane_packetizer.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_cplane_packetizer_0_0/sim/check_40G_sim_cplane_packetizer_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_0_1/sim/check_40G_sim_xlconstant_0_1.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_3_0/sim/check_40G_sim_xlconstant_3_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_4_0/sim/check_40G_sim_xlconstant_4_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_5_0/sim/check_40G_sim_xlconstant_5_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/3430/hdl/verilog/BfW_Coeff_Gen_coeff.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/3430/hdl/verilog/BfW_Coeff_Gen.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_BfW_Coeff_Gen_0_0/sim/check_40G_sim_BfW_Coeff_Gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/sim/check_40G_sim_axis_register_slice_5_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/95f5/hdl/verilog/ecpri_mux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_ecpri_mux_0_0/sim/check_40G_sim_ecpri_mux_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_1_0/sim/check_40G_sim_axis_data_fifo_1_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/13f9/hdl/verilog/uplane_packetiser.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_uplane_packetiser_0_0/sim/check_40G_sim_uplane_packetiser_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/262c/hdl/verilog/L1_data_Uplane.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_L1_data_Uplane_0_0/sim/check_40G_sim_L1_data_Uplane_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/0f28/hdl/verilog/epacket_gen.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_epacket_gen_0_0/sim/check_40G_sim_epacket_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_6_0/sim/check_40G_sim_xlconstant_6_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_2_0/sim/check_40G_sim_axis_data_fifo_2_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_7_0/sim/check_40G_sim_xlconstant_7_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_8_0/sim/check_40G_sim_xlconstant_8_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_9_0/sim/check_40G_sim_xlconstant_9_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_3_0/sim/check_40G_sim_axis_data_fifo_3_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_8_0/sim/check_40G_sim_axis_register_slice_8_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_tkeep_uplane_packeti_0_0/sim/check_40G_sim_tkeep_uplane_packeti_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_4_0/sim/check_40G_sim_axis_data_fifo_4_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_5_0/sim/check_40G_sim_axis_data_fifo_5_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/sim/check_40G_sim_vio_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_0/sim/check_40G_sim_axis_data_fifo_6_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_1/sim/check_40G_sim_axis_data_fifo_6_1.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_8_0/sim/check_40G_sim_axis_data_fifo_8_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/8a50/hdl/verilog/ecpri_demux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_ecpri_demux_0_0/sim/check_40G_sim_ecpri_demux_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/6331/hdl/verilog/ethernet_mux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_ethernet_mux_0_0/sim/check_40G_sim_ethernet_mux_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/889e/hdl/verilog/Ethernet_demux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_Ethernet_demux_0_0/sim/check_40G_sim_Ethernet_demux_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_9_0/sim/check_40G_sim_axis_data_fifo_9_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_7/bd_0/sim/bd_db1a.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_7/bd_0/ip/ip_0/sim/bd_db1a_ila_lib_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_7/bd_0/ip/ip_1/bd_db1a_g_inst_0_gigantic_mux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_7/bd_0/ip/ip_1/sim/bd_db1a_g_inst_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_7/sim/check_40G_sim_system_ila_0_7.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/58fd/hdl/verilog/uplane_depacketiser.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_uplane_depacketiser_0_1/sim/check_40G_sim_uplane_depacketiser_0_1.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/sim/check_40G_sim_axis_register_slice_6_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/ipshared/e5ff/hdl/verilog/cplane_depacketizer.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_cplane_depacketizer_0_0/sim/check_40G_sim_cplane_depacketizer_0_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_xlconstant_2_1/sim/check_40G_sim_xlconstant_2_1.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/sim/check_40G_sim.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/sim/bd_d90a_ila_lib_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_1/bd_d90a_g_inst_0_gigantic_mux.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_1/sim/bd_d90a_g_inst_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/sim/bd_d90a.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/sim/check_40G_sim_system_ila_1_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/sim/check_40G_sim_auto_ds_0.v" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_auto_pc_0/sim/check_40G_sim_auto_pc_0.v" \
"../../../../project_1.srcs/sources_1/bd/check_40G_sim/hdl/check_40G_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
