
testDHT22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b18  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003c54  08003c54  00013c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003ce0  08003ce0  00013ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003ce8  08003ce8  00013ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003cec  08003cec  00013cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08003cf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000e0  20000070  08003d60  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000150  08003d60  00020150  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b68b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001963  00000000  00000000  0002b724  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000be8  00000000  00000000  0002d088  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b38  00000000  00000000  0002dc70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000057dd  00000000  00000000  0002e7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003a2a  00000000  00000000  00033f85  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000379af  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000036b4  00000000  00000000  00037a2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	08003c3c 	.word	0x08003c3c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	08003c3c 	.word	0x08003c3c

0800017c <__aeabi_drsub>:
 800017c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__adddf3>
 8000182:	bf00      	nop

08000184 <__aeabi_dsub>:
 8000184:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000188 <__adddf3>:
 8000188:	b530      	push	{r4, r5, lr}
 800018a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000192:	ea94 0f05 	teq	r4, r5
 8000196:	bf08      	it	eq
 8000198:	ea90 0f02 	teqeq	r0, r2
 800019c:	bf1f      	itttt	ne
 800019e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ae:	f000 80e2 	beq.w	8000376 <__adddf3+0x1ee>
 80001b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ba:	bfb8      	it	lt
 80001bc:	426d      	neglt	r5, r5
 80001be:	dd0c      	ble.n	80001da <__adddf3+0x52>
 80001c0:	442c      	add	r4, r5
 80001c2:	ea80 0202 	eor.w	r2, r0, r2
 80001c6:	ea81 0303 	eor.w	r3, r1, r3
 80001ca:	ea82 0000 	eor.w	r0, r2, r0
 80001ce:	ea83 0101 	eor.w	r1, r3, r1
 80001d2:	ea80 0202 	eor.w	r2, r0, r2
 80001d6:	ea81 0303 	eor.w	r3, r1, r3
 80001da:	2d36      	cmp	r5, #54	; 0x36
 80001dc:	bf88      	it	hi
 80001de:	bd30      	pophi	{r4, r5, pc}
 80001e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f0:	d002      	beq.n	80001f8 <__adddf3+0x70>
 80001f2:	4240      	negs	r0, r0
 80001f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000200:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x84>
 8000206:	4252      	negs	r2, r2
 8000208:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020c:	ea94 0f05 	teq	r4, r5
 8000210:	f000 80a7 	beq.w	8000362 <__adddf3+0x1da>
 8000214:	f1a4 0401 	sub.w	r4, r4, #1
 8000218:	f1d5 0e20 	rsbs	lr, r5, #32
 800021c:	db0d      	blt.n	800023a <__adddf3+0xb2>
 800021e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000222:	fa22 f205 	lsr.w	r2, r2, r5
 8000226:	1880      	adds	r0, r0, r2
 8000228:	f141 0100 	adc.w	r1, r1, #0
 800022c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000230:	1880      	adds	r0, r0, r2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	4159      	adcs	r1, r3
 8000238:	e00e      	b.n	8000258 <__adddf3+0xd0>
 800023a:	f1a5 0520 	sub.w	r5, r5, #32
 800023e:	f10e 0e20 	add.w	lr, lr, #32
 8000242:	2a01      	cmp	r2, #1
 8000244:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000248:	bf28      	it	cs
 800024a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024e:	fa43 f305 	asr.w	r3, r3, r5
 8000252:	18c0      	adds	r0, r0, r3
 8000254:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000258:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800025c:	d507      	bpl.n	800026e <__adddf3+0xe6>
 800025e:	f04f 0e00 	mov.w	lr, #0
 8000262:	f1dc 0c00 	rsbs	ip, ip, #0
 8000266:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026a:	eb6e 0101 	sbc.w	r1, lr, r1
 800026e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000272:	d31b      	bcc.n	80002ac <__adddf3+0x124>
 8000274:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000278:	d30c      	bcc.n	8000294 <__adddf3+0x10c>
 800027a:	0849      	lsrs	r1, r1, #1
 800027c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000280:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000284:	f104 0401 	add.w	r4, r4, #1
 8000288:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800028c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000290:	f080 809a 	bcs.w	80003c8 <__adddf3+0x240>
 8000294:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000298:	bf08      	it	eq
 800029a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029e:	f150 0000 	adcs.w	r0, r0, #0
 80002a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a6:	ea41 0105 	orr.w	r1, r1, r5
 80002aa:	bd30      	pop	{r4, r5, pc}
 80002ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b0:	4140      	adcs	r0, r0
 80002b2:	eb41 0101 	adc.w	r1, r1, r1
 80002b6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ba:	f1a4 0401 	sub.w	r4, r4, #1
 80002be:	d1e9      	bne.n	8000294 <__adddf3+0x10c>
 80002c0:	f091 0f00 	teq	r1, #0
 80002c4:	bf04      	itt	eq
 80002c6:	4601      	moveq	r1, r0
 80002c8:	2000      	moveq	r0, #0
 80002ca:	fab1 f381 	clz	r3, r1
 80002ce:	bf08      	it	eq
 80002d0:	3320      	addeq	r3, #32
 80002d2:	f1a3 030b 	sub.w	r3, r3, #11
 80002d6:	f1b3 0220 	subs.w	r2, r3, #32
 80002da:	da0c      	bge.n	80002f6 <__adddf3+0x16e>
 80002dc:	320c      	adds	r2, #12
 80002de:	dd08      	ble.n	80002f2 <__adddf3+0x16a>
 80002e0:	f102 0c14 	add.w	ip, r2, #20
 80002e4:	f1c2 020c 	rsb	r2, r2, #12
 80002e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002ec:	fa21 f102 	lsr.w	r1, r1, r2
 80002f0:	e00c      	b.n	800030c <__adddf3+0x184>
 80002f2:	f102 0214 	add.w	r2, r2, #20
 80002f6:	bfd8      	it	le
 80002f8:	f1c2 0c20 	rsble	ip, r2, #32
 80002fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000300:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000304:	bfdc      	itt	le
 8000306:	ea41 010c 	orrle.w	r1, r1, ip
 800030a:	4090      	lslle	r0, r2
 800030c:	1ae4      	subs	r4, r4, r3
 800030e:	bfa2      	ittt	ge
 8000310:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000314:	4329      	orrge	r1, r5
 8000316:	bd30      	popge	{r4, r5, pc}
 8000318:	ea6f 0404 	mvn.w	r4, r4
 800031c:	3c1f      	subs	r4, #31
 800031e:	da1c      	bge.n	800035a <__adddf3+0x1d2>
 8000320:	340c      	adds	r4, #12
 8000322:	dc0e      	bgt.n	8000342 <__adddf3+0x1ba>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0220 	rsb	r2, r4, #32
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f302 	lsl.w	r3, r1, r2
 8000334:	ea40 0003 	orr.w	r0, r0, r3
 8000338:	fa21 f304 	lsr.w	r3, r1, r4
 800033c:	ea45 0103 	orr.w	r1, r5, r3
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f1c4 040c 	rsb	r4, r4, #12
 8000346:	f1c4 0220 	rsb	r2, r4, #32
 800034a:	fa20 f002 	lsr.w	r0, r0, r2
 800034e:	fa01 f304 	lsl.w	r3, r1, r4
 8000352:	ea40 0003 	orr.w	r0, r0, r3
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	fa21 f004 	lsr.w	r0, r1, r4
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	f094 0f00 	teq	r4, #0
 8000366:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036a:	bf06      	itte	eq
 800036c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000370:	3401      	addeq	r4, #1
 8000372:	3d01      	subne	r5, #1
 8000374:	e74e      	b.n	8000214 <__adddf3+0x8c>
 8000376:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037a:	bf18      	it	ne
 800037c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000380:	d029      	beq.n	80003d6 <__adddf3+0x24e>
 8000382:	ea94 0f05 	teq	r4, r5
 8000386:	bf08      	it	eq
 8000388:	ea90 0f02 	teqeq	r0, r2
 800038c:	d005      	beq.n	800039a <__adddf3+0x212>
 800038e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000392:	bf04      	itt	eq
 8000394:	4619      	moveq	r1, r3
 8000396:	4610      	moveq	r0, r2
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	ea91 0f03 	teq	r1, r3
 800039e:	bf1e      	ittt	ne
 80003a0:	2100      	movne	r1, #0
 80003a2:	2000      	movne	r0, #0
 80003a4:	bd30      	popne	{r4, r5, pc}
 80003a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003aa:	d105      	bne.n	80003b8 <__adddf3+0x230>
 80003ac:	0040      	lsls	r0, r0, #1
 80003ae:	4149      	adcs	r1, r1
 80003b0:	bf28      	it	cs
 80003b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003bc:	bf3c      	itt	cc
 80003be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c2:	bd30      	popcc	{r4, r5, pc}
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf1a      	itte	ne
 80003dc:	4619      	movne	r1, r3
 80003de:	4610      	movne	r0, r2
 80003e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e4:	bf1c      	itt	ne
 80003e6:	460b      	movne	r3, r1
 80003e8:	4602      	movne	r2, r0
 80003ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ee:	bf06      	itte	eq
 80003f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f4:	ea91 0f03 	teqeq	r1, r3
 80003f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	bf00      	nop

08000400 <__aeabi_ui2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f04f 0500 	mov.w	r5, #0
 8000418:	f04f 0100 	mov.w	r1, #0
 800041c:	e750      	b.n	80002c0 <__adddf3+0x138>
 800041e:	bf00      	nop

08000420 <__aeabi_i2d>:
 8000420:	f090 0f00 	teq	r0, #0
 8000424:	bf04      	itt	eq
 8000426:	2100      	moveq	r1, #0
 8000428:	4770      	bxeq	lr
 800042a:	b530      	push	{r4, r5, lr}
 800042c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000430:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000434:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	f04f 0100 	mov.w	r1, #0
 8000440:	e73e      	b.n	80002c0 <__adddf3+0x138>
 8000442:	bf00      	nop

08000444 <__aeabi_f2d>:
 8000444:	0042      	lsls	r2, r0, #1
 8000446:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044a:	ea4f 0131 	mov.w	r1, r1, rrx
 800044e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000452:	bf1f      	itttt	ne
 8000454:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000458:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800045c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000460:	4770      	bxne	lr
 8000462:	f092 0f00 	teq	r2, #0
 8000466:	bf14      	ite	ne
 8000468:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e720      	b.n	80002c0 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aedc 	beq.w	800026e <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6c1      	b.n	800026e <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__aeabi_d2f>:
 8000910:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000914:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000918:	bf24      	itt	cs
 800091a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800091e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000922:	d90d      	bls.n	8000940 <__aeabi_d2f+0x30>
 8000924:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000928:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800092c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000930:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000934:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000938:	bf08      	it	eq
 800093a:	f020 0001 	biceq.w	r0, r0, #1
 800093e:	4770      	bx	lr
 8000940:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000944:	d121      	bne.n	800098a <__aeabi_d2f+0x7a>
 8000946:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800094a:	bfbc      	itt	lt
 800094c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000950:	4770      	bxlt	lr
 8000952:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000956:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800095a:	f1c2 0218 	rsb	r2, r2, #24
 800095e:	f1c2 0c20 	rsb	ip, r2, #32
 8000962:	fa10 f30c 	lsls.w	r3, r0, ip
 8000966:	fa20 f002 	lsr.w	r0, r0, r2
 800096a:	bf18      	it	ne
 800096c:	f040 0001 	orrne.w	r0, r0, #1
 8000970:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000974:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000978:	fa03 fc0c 	lsl.w	ip, r3, ip
 800097c:	ea40 000c 	orr.w	r0, r0, ip
 8000980:	fa23 f302 	lsr.w	r3, r3, r2
 8000984:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000988:	e7cc      	b.n	8000924 <__aeabi_d2f+0x14>
 800098a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800098e:	d107      	bne.n	80009a0 <__aeabi_d2f+0x90>
 8000990:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000994:	bf1e      	ittt	ne
 8000996:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800099a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800099e:	4770      	bxne	lr
 80009a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_uldivmod>:
 80009b0:	b953      	cbnz	r3, 80009c8 <__aeabi_uldivmod+0x18>
 80009b2:	b94a      	cbnz	r2, 80009c8 <__aeabi_uldivmod+0x18>
 80009b4:	2900      	cmp	r1, #0
 80009b6:	bf08      	it	eq
 80009b8:	2800      	cmpeq	r0, #0
 80009ba:	bf1c      	itt	ne
 80009bc:	f04f 31ff 	movne.w	r1, #4294967295
 80009c0:	f04f 30ff 	movne.w	r0, #4294967295
 80009c4:	f000 b97a 	b.w	8000cbc <__aeabi_idiv0>
 80009c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80009cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d0:	f000 f806 	bl	80009e0 <__udivmoddi4>
 80009d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009dc:	b004      	add	sp, #16
 80009de:	4770      	bx	lr

080009e0 <__udivmoddi4>:
 80009e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e4:	468c      	mov	ip, r1
 80009e6:	460e      	mov	r6, r1
 80009e8:	4604      	mov	r4, r0
 80009ea:	9d08      	ldr	r5, [sp, #32]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d150      	bne.n	8000a92 <__udivmoddi4+0xb2>
 80009f0:	428a      	cmp	r2, r1
 80009f2:	4617      	mov	r7, r2
 80009f4:	d96c      	bls.n	8000ad0 <__udivmoddi4+0xf0>
 80009f6:	fab2 fe82 	clz	lr, r2
 80009fa:	f1be 0f00 	cmp.w	lr, #0
 80009fe:	d00b      	beq.n	8000a18 <__udivmoddi4+0x38>
 8000a00:	f1ce 0c20 	rsb	ip, lr, #32
 8000a04:	fa01 f60e 	lsl.w	r6, r1, lr
 8000a08:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000a0c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000a10:	ea4c 0c06 	orr.w	ip, ip, r6
 8000a14:	fa00 f40e 	lsl.w	r4, r0, lr
 8000a18:	0c3a      	lsrs	r2, r7, #16
 8000a1a:	fbbc f9f2 	udiv	r9, ip, r2
 8000a1e:	b2bb      	uxth	r3, r7
 8000a20:	fb02 cc19 	mls	ip, r2, r9, ip
 8000a24:	fb09 fa03 	mul.w	sl, r9, r3
 8000a28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000a2c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000a30:	45b2      	cmp	sl, r6
 8000a32:	d90a      	bls.n	8000a4a <__udivmoddi4+0x6a>
 8000a34:	19f6      	adds	r6, r6, r7
 8000a36:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3a:	f080 8125 	bcs.w	8000c88 <__udivmoddi4+0x2a8>
 8000a3e:	45b2      	cmp	sl, r6
 8000a40:	f240 8122 	bls.w	8000c88 <__udivmoddi4+0x2a8>
 8000a44:	f1a9 0902 	sub.w	r9, r9, #2
 8000a48:	443e      	add	r6, r7
 8000a4a:	eba6 060a 	sub.w	r6, r6, sl
 8000a4e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000a52:	fb02 6610 	mls	r6, r2, r0, r6
 8000a56:	fb00 f303 	mul.w	r3, r0, r3
 8000a5a:	b2a4      	uxth	r4, r4
 8000a5c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000a60:	42a3      	cmp	r3, r4
 8000a62:	d909      	bls.n	8000a78 <__udivmoddi4+0x98>
 8000a64:	19e4      	adds	r4, r4, r7
 8000a66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a6a:	f080 810b 	bcs.w	8000c84 <__udivmoddi4+0x2a4>
 8000a6e:	42a3      	cmp	r3, r4
 8000a70:	f240 8108 	bls.w	8000c84 <__udivmoddi4+0x2a4>
 8000a74:	3802      	subs	r0, #2
 8000a76:	443c      	add	r4, r7
 8000a78:	2100      	movs	r1, #0
 8000a7a:	1ae4      	subs	r4, r4, r3
 8000a7c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a80:	2d00      	cmp	r5, #0
 8000a82:	d062      	beq.n	8000b4a <__udivmoddi4+0x16a>
 8000a84:	2300      	movs	r3, #0
 8000a86:	fa24 f40e 	lsr.w	r4, r4, lr
 8000a8a:	602c      	str	r4, [r5, #0]
 8000a8c:	606b      	str	r3, [r5, #4]
 8000a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d907      	bls.n	8000aa6 <__udivmoddi4+0xc6>
 8000a96:	2d00      	cmp	r5, #0
 8000a98:	d055      	beq.n	8000b46 <__udivmoddi4+0x166>
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000aa0:	4608      	mov	r0, r1
 8000aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa6:	fab3 f183 	clz	r1, r3
 8000aaa:	2900      	cmp	r1, #0
 8000aac:	f040 808f 	bne.w	8000bce <__udivmoddi4+0x1ee>
 8000ab0:	42b3      	cmp	r3, r6
 8000ab2:	d302      	bcc.n	8000aba <__udivmoddi4+0xda>
 8000ab4:	4282      	cmp	r2, r0
 8000ab6:	f200 80fc 	bhi.w	8000cb2 <__udivmoddi4+0x2d2>
 8000aba:	1a84      	subs	r4, r0, r2
 8000abc:	eb66 0603 	sbc.w	r6, r6, r3
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	46b4      	mov	ip, r6
 8000ac4:	2d00      	cmp	r5, #0
 8000ac6:	d040      	beq.n	8000b4a <__udivmoddi4+0x16a>
 8000ac8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ad0:	b912      	cbnz	r2, 8000ad8 <__udivmoddi4+0xf8>
 8000ad2:	2701      	movs	r7, #1
 8000ad4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ad8:	fab7 fe87 	clz	lr, r7
 8000adc:	f1be 0f00 	cmp.w	lr, #0
 8000ae0:	d135      	bne.n	8000b4e <__udivmoddi4+0x16e>
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	1bf6      	subs	r6, r6, r7
 8000ae6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000aea:	fa1f f887 	uxth.w	r8, r7
 8000aee:	fbb6 f2fc 	udiv	r2, r6, ip
 8000af2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000af6:	fb08 f002 	mul.w	r0, r8, r2
 8000afa:	0c23      	lsrs	r3, r4, #16
 8000afc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000b00:	42b0      	cmp	r0, r6
 8000b02:	d907      	bls.n	8000b14 <__udivmoddi4+0x134>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f102 33ff 	add.w	r3, r2, #4294967295
 8000b0a:	d202      	bcs.n	8000b12 <__udivmoddi4+0x132>
 8000b0c:	42b0      	cmp	r0, r6
 8000b0e:	f200 80d2 	bhi.w	8000cb6 <__udivmoddi4+0x2d6>
 8000b12:	461a      	mov	r2, r3
 8000b14:	1a36      	subs	r6, r6, r0
 8000b16:	fbb6 f0fc 	udiv	r0, r6, ip
 8000b1a:	fb0c 6610 	mls	r6, ip, r0, r6
 8000b1e:	fb08 f800 	mul.w	r8, r8, r0
 8000b22:	b2a3      	uxth	r3, r4
 8000b24:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000b28:	45a0      	cmp	r8, r4
 8000b2a:	d907      	bls.n	8000b3c <__udivmoddi4+0x15c>
 8000b2c:	19e4      	adds	r4, r4, r7
 8000b2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b32:	d202      	bcs.n	8000b3a <__udivmoddi4+0x15a>
 8000b34:	45a0      	cmp	r8, r4
 8000b36:	f200 80b9 	bhi.w	8000cac <__udivmoddi4+0x2cc>
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	eba4 0408 	sub.w	r4, r4, r8
 8000b40:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000b44:	e79c      	b.n	8000a80 <__udivmoddi4+0xa0>
 8000b46:	4629      	mov	r1, r5
 8000b48:	4628      	mov	r0, r5
 8000b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000b52:	f1ce 0320 	rsb	r3, lr, #32
 8000b56:	fa26 f203 	lsr.w	r2, r6, r3
 8000b5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000b5e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000b62:	fa1f f887 	uxth.w	r8, r7
 8000b66:	fb0c 2211 	mls	r2, ip, r1, r2
 8000b6a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000b6e:	fa20 f303 	lsr.w	r3, r0, r3
 8000b72:	fb01 f908 	mul.w	r9, r1, r8
 8000b76:	4333      	orrs	r3, r6
 8000b78:	0c1e      	lsrs	r6, r3, #16
 8000b7a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000b7e:	45b1      	cmp	r9, r6
 8000b80:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0x1ba>
 8000b86:	19f6      	adds	r6, r6, r7
 8000b88:	f101 32ff 	add.w	r2, r1, #4294967295
 8000b8c:	f080 808c 	bcs.w	8000ca8 <__udivmoddi4+0x2c8>
 8000b90:	45b1      	cmp	r9, r6
 8000b92:	f240 8089 	bls.w	8000ca8 <__udivmoddi4+0x2c8>
 8000b96:	3902      	subs	r1, #2
 8000b98:	443e      	add	r6, r7
 8000b9a:	eba6 0609 	sub.w	r6, r6, r9
 8000b9e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000ba2:	fb0c 6210 	mls	r2, ip, r0, r6
 8000ba6:	fb00 f908 	mul.w	r9, r0, r8
 8000baa:	b29e      	uxth	r6, r3
 8000bac:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000bb0:	45b1      	cmp	r9, r6
 8000bb2:	d907      	bls.n	8000bc4 <__udivmoddi4+0x1e4>
 8000bb4:	19f6      	adds	r6, r6, r7
 8000bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bba:	d271      	bcs.n	8000ca0 <__udivmoddi4+0x2c0>
 8000bbc:	45b1      	cmp	r9, r6
 8000bbe:	d96f      	bls.n	8000ca0 <__udivmoddi4+0x2c0>
 8000bc0:	3802      	subs	r0, #2
 8000bc2:	443e      	add	r6, r7
 8000bc4:	eba6 0609 	sub.w	r6, r6, r9
 8000bc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bcc:	e78f      	b.n	8000aee <__udivmoddi4+0x10e>
 8000bce:	f1c1 0720 	rsb	r7, r1, #32
 8000bd2:	fa22 f807 	lsr.w	r8, r2, r7
 8000bd6:	408b      	lsls	r3, r1
 8000bd8:	ea48 0303 	orr.w	r3, r8, r3
 8000bdc:	fa26 f407 	lsr.w	r4, r6, r7
 8000be0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000be4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000be8:	fa1f fc83 	uxth.w	ip, r3
 8000bec:	fb0e 4419 	mls	r4, lr, r9, r4
 8000bf0:	408e      	lsls	r6, r1
 8000bf2:	fa20 f807 	lsr.w	r8, r0, r7
 8000bf6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000bfa:	ea48 0806 	orr.w	r8, r8, r6
 8000bfe:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000c02:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000c06:	45a2      	cmp	sl, r4
 8000c08:	fa02 f201 	lsl.w	r2, r2, r1
 8000c0c:	fa00 f601 	lsl.w	r6, r0, r1
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x244>
 8000c12:	18e4      	adds	r4, r4, r3
 8000c14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c18:	d244      	bcs.n	8000ca4 <__udivmoddi4+0x2c4>
 8000c1a:	45a2      	cmp	sl, r4
 8000c1c:	d942      	bls.n	8000ca4 <__udivmoddi4+0x2c4>
 8000c1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c22:	441c      	add	r4, r3
 8000c24:	eba4 040a 	sub.w	r4, r4, sl
 8000c28:	fbb4 f0fe 	udiv	r0, r4, lr
 8000c2c:	fb0e 4410 	mls	r4, lr, r0, r4
 8000c30:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c34:	fa1f f888 	uxth.w	r8, r8
 8000c38:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x270>
 8000c40:	18e4      	adds	r4, r4, r3
 8000c42:	f100 3eff 	add.w	lr, r0, #4294967295
 8000c46:	d229      	bcs.n	8000c9c <__udivmoddi4+0x2bc>
 8000c48:	45a4      	cmp	ip, r4
 8000c4a:	d927      	bls.n	8000c9c <__udivmoddi4+0x2bc>
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	441c      	add	r4, r3
 8000c50:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c54:	fba0 8902 	umull	r8, r9, r0, r2
 8000c58:	eba4 0c0c 	sub.w	ip, r4, ip
 8000c5c:	45cc      	cmp	ip, r9
 8000c5e:	46c2      	mov	sl, r8
 8000c60:	46ce      	mov	lr, r9
 8000c62:	d315      	bcc.n	8000c90 <__udivmoddi4+0x2b0>
 8000c64:	d012      	beq.n	8000c8c <__udivmoddi4+0x2ac>
 8000c66:	b155      	cbz	r5, 8000c7e <__udivmoddi4+0x29e>
 8000c68:	ebb6 030a 	subs.w	r3, r6, sl
 8000c6c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000c70:	fa06 f707 	lsl.w	r7, r6, r7
 8000c74:	40cb      	lsrs	r3, r1
 8000c76:	431f      	orrs	r7, r3
 8000c78:	40ce      	lsrs	r6, r1
 8000c7a:	602f      	str	r7, [r5, #0]
 8000c7c:	606e      	str	r6, [r5, #4]
 8000c7e:	2100      	movs	r1, #0
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	4610      	mov	r0, r2
 8000c86:	e6f7      	b.n	8000a78 <__udivmoddi4+0x98>
 8000c88:	4689      	mov	r9, r1
 8000c8a:	e6de      	b.n	8000a4a <__udivmoddi4+0x6a>
 8000c8c:	4546      	cmp	r6, r8
 8000c8e:	d2ea      	bcs.n	8000c66 <__udivmoddi4+0x286>
 8000c90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c94:	eb69 0e03 	sbc.w	lr, r9, r3
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e7e4      	b.n	8000c66 <__udivmoddi4+0x286>
 8000c9c:	4670      	mov	r0, lr
 8000c9e:	e7d7      	b.n	8000c50 <__udivmoddi4+0x270>
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	e78f      	b.n	8000bc4 <__udivmoddi4+0x1e4>
 8000ca4:	4681      	mov	r9, r0
 8000ca6:	e7bd      	b.n	8000c24 <__udivmoddi4+0x244>
 8000ca8:	4611      	mov	r1, r2
 8000caa:	e776      	b.n	8000b9a <__udivmoddi4+0x1ba>
 8000cac:	3802      	subs	r0, #2
 8000cae:	443c      	add	r4, r7
 8000cb0:	e744      	b.n	8000b3c <__udivmoddi4+0x15c>
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	e706      	b.n	8000ac4 <__udivmoddi4+0xe4>
 8000cb6:	3a02      	subs	r2, #2
 8000cb8:	443e      	add	r6, r7
 8000cba:	e72b      	b.n	8000b14 <__udivmoddi4+0x134>

08000cbc <__aeabi_idiv0>:
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to your setup

void lcd_send_cmd (char cmd)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af02      	add	r7, sp, #8
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	f023 030f 	bic.w	r3, r3, #15
 8000cd0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	011b      	lsls	r3, r3, #4
 8000cd6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	f043 030c 	orr.w	r3, r3, #12
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000cec:	7bbb      	ldrb	r3, [r7, #14]
 8000cee:	f043 030c 	orr.w	r3, r3, #12
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000cf6:	7bbb      	ldrb	r3, [r7, #14]
 8000cf8:	f043 0308 	orr.w	r3, r3, #8
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d00:	f107 0208 	add.w	r2, r7, #8
 8000d04:	2364      	movs	r3, #100	; 0x64
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2304      	movs	r3, #4
 8000d0a:	214e      	movs	r1, #78	; 0x4e
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <lcd_send_cmd+0x5c>)
 8000d0e:	f001 f907 	bl	8001f20 <HAL_I2C_Master_Transmit>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200000a4 	.word	0x200000a4

08000d20 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af02      	add	r7, sp, #8
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	f023 030f 	bic.w	r3, r3, #15
 8000d30:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	011b      	lsls	r3, r3, #4
 8000d36:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	f043 030d 	orr.w	r3, r3, #13
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	f043 0309 	orr.w	r3, r3, #9
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000d4c:	7bbb      	ldrb	r3, [r7, #14]
 8000d4e:	f043 030d 	orr.w	r3, r3, #13
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000d56:	7bbb      	ldrb	r3, [r7, #14]
 8000d58:	f043 0309 	orr.w	r3, r3, #9
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d60:	f107 0208 	add.w	r2, r7, #8
 8000d64:	2364      	movs	r3, #100	; 0x64
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2304      	movs	r3, #4
 8000d6a:	214e      	movs	r1, #78	; 0x4e
 8000d6c:	4803      	ldr	r0, [pc, #12]	; (8000d7c <lcd_send_data+0x5c>)
 8000d6e:	f001 f8d7 	bl	8001f20 <HAL_I2C_Master_Transmit>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200000a4 	.word	0x200000a4

08000d80 <lcd_clear>:

void lcd_clear (void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000d84:	2001      	movs	r0, #1
 8000d86:	f7ff ff9b 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(10);
 8000d8a:	200a      	movs	r0, #10
 8000d8c:	f000 fcce 	bl	800172c <HAL_Delay>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
    switch (row)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d002      	beq.n	8000daa <lcd_put_cur+0x16>
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d005      	beq.n	8000db4 <lcd_put_cur+0x20>
 8000da8:	e009      	b.n	8000dbe <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000db0:	603b      	str	r3, [r7, #0]
            break;
 8000db2:	e004      	b.n	8000dbe <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000dba:	603b      	str	r3, [r7, #0]
            break;
 8000dbc:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff ff7c 	bl	8000cc0 <lcd_send_cmd>
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <lcd_init>:


void lcd_init (void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000dd4:	2032      	movs	r0, #50	; 0x32
 8000dd6:	f000 fca9 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000dda:	2030      	movs	r0, #48	; 0x30
 8000ddc:	f7ff ff70 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000de0:	2005      	movs	r0, #5
 8000de2:	f000 fca3 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000de6:	2030      	movs	r0, #48	; 0x30
 8000de8:	f7ff ff6a 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000dec:	2001      	movs	r0, #1
 8000dee:	f000 fc9d 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000df2:	2030      	movs	r0, #48	; 0x30
 8000df4:	f7ff ff64 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(10);
 8000df8:	200a      	movs	r0, #10
 8000dfa:	f000 fc97 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000dfe:	2020      	movs	r0, #32
 8000e00:	f7ff ff5e 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(10);
 8000e04:	200a      	movs	r0, #10
 8000e06:	f000 fc91 	bl	800172c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000e0a:	2028      	movs	r0, #40	; 0x28
 8000e0c:	f7ff ff58 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(1);
 8000e10:	2001      	movs	r0, #1
 8000e12:	f000 fc8b 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000e16:	2008      	movs	r0, #8
 8000e18:	f7ff ff52 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(1);
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	f000 fc85 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000e22:	2001      	movs	r0, #1
 8000e24:	f7ff ff4c 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(1);
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f000 fc7f 	bl	800172c <HAL_Delay>
	HAL_Delay(1);
 8000e2e:	2001      	movs	r0, #1
 8000e30:	f000 fc7c 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000e34:	2006      	movs	r0, #6
 8000e36:	f7ff ff43 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(1);
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f000 fc76 	bl	800172c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000e40:	200c      	movs	r0, #12
 8000e42:	f7ff ff3d 	bl	8000cc0 <lcd_send_cmd>
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000e52:	e006      	b.n	8000e62 <lcd_send_string+0x18>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	607a      	str	r2, [r7, #4]
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff5f 	bl	8000d20 <lcd_send_data>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f4      	bne.n	8000e54 <lcd_send_string+0xa>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <delay>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*****************************	DELAY	***************************************/
void delay(uint16_t time)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6,0);
 8000e7e:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <delay+0x2c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2200      	movs	r2, #0
 8000e84:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim6))<time);
 8000e86:	bf00      	nop
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <delay+0x2c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d3f9      	bcc.n	8000e88 <delay+0x14>

}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	20000100 	.word	0x20000100

08000ea4 <SET_PIN_IN>:


/*****************************	GPIO	***************************************/

void SET_PIN_IN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ec0:	887b      	ldrh	r3, [r7, #2]
 8000ec2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // changer  GPIO_PULLUP si on dtecte pas
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ecc:	f107 030c 	add.w	r3, r7, #12
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f000 fd2e 	bl	8001934 <HAL_GPIO_Init>

}
 8000ed8:	bf00      	nop
 8000eda:	3720      	adds	r7, #32
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <SET_PIN_OUT>:

void SET_PIN_OUT( GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	2301      	movs	r3, #1
 8000f02:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f000 fd10 	bl	8001934 <HAL_GPIO_Init>

}
 8000f14:	bf00      	nop
 8000f16:	3720      	adds	r7, #32
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <Display_Temp>:
//definir pin pour dht22
#define DHT22_PORT GPIOA
#define DHT22_PIN GPIO_PIN_1

void Display_Temp (float Temp)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b089      	sub	sp, #36	; 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
	lcd_put_cur(0,0);
 8000f34:	2100      	movs	r1, #0
 8000f36:	2000      	movs	r0, #0
 8000f38:	f7ff ff2c 	bl	8000d94 <lcd_put_cur>

	sprintf(str, "Temp : %.2f ", Temp);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff fa81 	bl	8000444 <__aeabi_f2d>
 8000f42:	4603      	mov	r3, r0
 8000f44:	460c      	mov	r4, r1
 8000f46:	f107 000c 	add.w	r0, r7, #12
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4623      	mov	r3, r4
 8000f4e:	4907      	ldr	r1, [pc, #28]	; (8000f6c <Display_Temp+0x50>)
 8000f50:	f002 fa48 	bl	80033e4 <siprintf>
	lcd_send_string(str);
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff76 	bl	8000e4a <lcd_send_string>
	lcd_send_data ('C');
 8000f5e:	2043      	movs	r0, #67	; 0x43
 8000f60:	f7ff fede 	bl	8000d20 <lcd_send_data>

}
 8000f64:	bf00      	nop
 8000f66:	3724      	adds	r7, #36	; 0x24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd90      	pop	{r4, r7, pc}
 8000f6c:	08003c54 	.word	0x08003c54

08000f70 <Display_Rh>:

void Display_Rh (float Rh)
{
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b089      	sub	sp, #36	; 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
	lcd_put_cur(1,0);
 8000f88:	2100      	movs	r1, #0
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f7ff ff02 	bl	8000d94 <lcd_put_cur>

	sprintf(str, "RH : %.2f ", Rh);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fa57 	bl	8000444 <__aeabi_f2d>
 8000f96:	4603      	mov	r3, r0
 8000f98:	460c      	mov	r4, r1
 8000f9a:	f107 000c 	add.w	r0, r7, #12
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4623      	mov	r3, r4
 8000fa2:	4907      	ldr	r1, [pc, #28]	; (8000fc0 <Display_Rh+0x50>)
 8000fa4:	f002 fa1e 	bl	80033e4 <siprintf>
	lcd_send_string(str);
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff ff4c 	bl	8000e4a <lcd_send_string>
	lcd_send_data ('%');
 8000fb2:	2025      	movs	r0, #37	; 0x25
 8000fb4:	f7ff feb4 	bl	8000d20 <lcd_send_data>

}
 8000fb8:	bf00      	nop
 8000fba:	3724      	adds	r7, #36	; 0x24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd90      	pop	{r4, r7, pc}
 8000fc0:	08003c64 	.word	0x08003c64

08000fc4 <DHT22_Start>:
// envoyer signal start
void DHT22_Start(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	SET_PIN_OUT(DHT22_PORT, DHT22_PIN); // set pin as output
 8000fc8:	2102      	movs	r1, #2
 8000fca:	480d      	ldr	r0, [pc, #52]	; (8001000 <DHT22_Start+0x3c>)
 8000fcc:	f7ff ff88 	bl	8000ee0 <SET_PIN_OUT>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 0); // pull the pin low
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2102      	movs	r1, #2
 8000fd4:	480a      	ldr	r0, [pc, #40]	; (8001000 <DHT22_Start+0x3c>)
 8000fd6:	f000 fe52 	bl	8001c7e <HAL_GPIO_WritePin>
	delay(1200); // wait >1ms
 8000fda:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000fde:	f7ff ff49 	bl	8000e74 <delay>

	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1); // pull the pin high
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	2102      	movs	r1, #2
 8000fe6:	4806      	ldr	r0, [pc, #24]	; (8001000 <DHT22_Start+0x3c>)
 8000fe8:	f000 fe49 	bl	8001c7e <HAL_GPIO_WritePin>
	delay(20); // wait 20us
 8000fec:	2014      	movs	r0, #20
 8000fee:	f7ff ff41 	bl	8000e74 <delay>

	SET_PIN_IN(DHT22_PORT, DHT22_PIN); // set pin as input
 8000ff2:	2102      	movs	r1, #2
 8000ff4:	4802      	ldr	r0, [pc, #8]	; (8001000 <DHT22_Start+0x3c>)
 8000ff6:	f7ff ff55 	bl	8000ea4 <SET_PIN_IN>

}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020000 	.word	0x40020000

08001004 <DHT22_Check_Response>:


uint8_t DHT22_Check_Response(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	71fb      	strb	r3, [r7, #7]
	delay(40); // wait 40us
 800100e:	2028      	movs	r0, #40	; 0x28
 8001010:	f7ff ff30 	bl	8000e74 <delay>
	if ( !(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))) // if the pin is low
 8001014:	2102      	movs	r1, #2
 8001016:	4811      	ldr	r0, [pc, #68]	; (800105c <DHT22_Check_Response+0x58>)
 8001018:	f000 fe1a 	bl	8001c50 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10e      	bne.n	8001040 <DHT22_Check_Response+0x3c>
	{
		delay(80); // wait 80 us
 8001022:	2050      	movs	r0, #80	; 0x50
 8001024:	f7ff ff26 	bl	8000e74 <delay>

		if ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))) Response = 1; // is pin is high => response ok
 8001028:	2102      	movs	r1, #2
 800102a:	480c      	ldr	r0, [pc, #48]	; (800105c <DHT22_Check_Response+0x58>)
 800102c:	f000 fe10 	bl	8001c50 <HAL_GPIO_ReadPin>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d002      	beq.n	800103c <DHT22_Check_Response+0x38>
 8001036:	2301      	movs	r3, #1
 8001038:	71fb      	strb	r3, [r7, #7]
 800103a:	e001      	b.n	8001040 <DHT22_Check_Response+0x3c>
		else Response = -1;
 800103c:	23ff      	movs	r3, #255	; 0xff
 800103e:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))); // wait for the pin to go low
 8001040:	bf00      	nop
 8001042:	2102      	movs	r1, #2
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <DHT22_Check_Response+0x58>)
 8001046:	f000 fe03 	bl	8001c50 <HAL_GPIO_ReadPin>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1f8      	bne.n	8001042 <DHT22_Check_Response+0x3e>
	return Response;
 8001050:	79fb      	ldrb	r3, [r7, #7]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40020000 	.word	0x40020000

08001060 <DHT22_Read>:

//Lire les donnes

uint8_t DHT22_Read(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for(j=0;j<8;j++)
 8001066:	2300      	movs	r3, #0
 8001068:	71bb      	strb	r3, [r7, #6]
 800106a:	e037      	b.n	80010dc <DHT22_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT22_PORT , DHT22_PIN))); // wait for the pin to go high
 800106c:	bf00      	nop
 800106e:	2102      	movs	r1, #2
 8001070:	481e      	ldr	r0, [pc, #120]	; (80010ec <DHT22_Read+0x8c>)
 8001072:	f000 fded 	bl	8001c50 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0f8      	beq.n	800106e <DHT22_Read+0xe>
		delay (40);
 800107c:	2028      	movs	r0, #40	; 0x28
 800107e:	f7ff fef9 	bl	8000e74 <delay>

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if pin is low
 8001082:	2102      	movs	r1, #2
 8001084:	4819      	ldr	r0, [pc, #100]	; (80010ec <DHT22_Read+0x8c>)
 8001086:	f000 fde3 	bl	8001c50 <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d10e      	bne.n	80010ae <DHT22_Read+0x4e>
		{
			i&= ~(1<<(7-j)); //write 0
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	f1c3 0307 	rsb	r3, r3, #7
 8001096:	2201      	movs	r2, #1
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	b25b      	sxtb	r3, r3
 800109e:	43db      	mvns	r3, r3
 80010a0:	b25a      	sxtb	r2, r3
 80010a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a6:	4013      	ands	r3, r2
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	71fb      	strb	r3, [r7, #7]
 80010ac:	e00b      	b.n	80010c6 <DHT22_Read+0x66>
		}
		else i|= (1<<(7-j)); // if pin is high => write 1
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	f1c3 0307 	rsb	r3, r3, #7
 80010b4:	2201      	movs	r2, #1
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b25b      	sxtb	r3, r3
 80010c4:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)));
 80010c6:	bf00      	nop
 80010c8:	2102      	movs	r1, #2
 80010ca:	4808      	ldr	r0, [pc, #32]	; (80010ec <DHT22_Read+0x8c>)
 80010cc:	f000 fdc0 	bl	8001c50 <HAL_GPIO_ReadPin>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f8      	bne.n	80010c8 <DHT22_Read+0x68>
	for(j=0;j<8;j++)
 80010d6:	79bb      	ldrb	r3, [r7, #6]
 80010d8:	3301      	adds	r3, #1
 80010da:	71bb      	strb	r3, [r7, #6]
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	d9c4      	bls.n	800106c <DHT22_Read+0xc>
	}
	return i;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40020000 	.word	0x40020000

080010f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f0:	b598      	push	{r3, r4, r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f4:	f000 faac 	bl	8001650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f8:	f000 f8a2 	bl	8001240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010fc:	f000 f952 	bl	80013a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001100:	f000 f8ec 	bl	80012dc <MX_I2C1_Init>
  MX_TIM6_Init();
 8001104:	f000 f918 	bl	8001338 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8001108:	4840      	ldr	r0, [pc, #256]	; (800120c <main+0x11c>)
 800110a:	f001 fffb 	bl	8003104 <HAL_TIM_Base_Start>

  lcd_init();
 800110e:	f7ff fe5f 	bl	8000dd0 <lcd_init>
  lcd_send_string(" Initialisation ... ");
 8001112:	483f      	ldr	r0, [pc, #252]	; (8001210 <main+0x120>)
 8001114:	f7ff fe99 	bl	8000e4a <lcd_send_string>
  HAL_Delay(2000);
 8001118:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800111c:	f000 fb06 	bl	800172c <HAL_Delay>
  lcd_clear();
 8001120:	f7ff fe2e 	bl	8000d80 <lcd_clear>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Display_Temp(Temperature);
 8001124:	4b3b      	ldr	r3, [pc, #236]	; (8001214 <main+0x124>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fef7 	bl	8000f1c <Display_Temp>
	  Display_Rh(Humidity);
 800112e:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <main+0x128>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff1c 	bl	8000f70 <Display_Rh>


	  DHT22_Start();
 8001138:	f7ff ff44 	bl	8000fc4 <DHT22_Start>
	  Flag1 = DHT22_Check_Response();
 800113c:	f7ff ff62 	bl	8001004 <DHT22_Check_Response>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	4b35      	ldr	r3, [pc, #212]	; (800121c <main+0x12c>)
 8001146:	701a      	strb	r2, [r3, #0]

	  Rh_b1 = DHT22_Read ();
 8001148:	f7ff ff8a 	bl	8001060 <DHT22_Read>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	4b33      	ldr	r3, [pc, #204]	; (8001220 <main+0x130>)
 8001152:	701a      	strb	r2, [r3, #0]
	  Rh_b2 = DHT22_Read ();
 8001154:	f7ff ff84 	bl	8001060 <DHT22_Read>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	4b31      	ldr	r3, [pc, #196]	; (8001224 <main+0x134>)
 800115e:	701a      	strb	r2, [r3, #0]
	  Temp_b1 = DHT22_Read ();
 8001160:	f7ff ff7e 	bl	8001060 <DHT22_Read>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b2f      	ldr	r3, [pc, #188]	; (8001228 <main+0x138>)
 800116a:	701a      	strb	r2, [r3, #0]
	  Temp_b2 = DHT22_Read ();
 800116c:	f7ff ff78 	bl	8001060 <DHT22_Read>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b2d      	ldr	r3, [pc, #180]	; (800122c <main+0x13c>)
 8001176:	701a      	strb	r2, [r3, #0]
	  SUM = DHT22_Read ();
 8001178:	f7ff ff72 	bl	8001060 <DHT22_Read>
 800117c:	4603      	mov	r3, r0
 800117e:	b29a      	uxth	r2, r3
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <main+0x140>)
 8001182:	801a      	strh	r2, [r3, #0]

	  TEMP = ((Temp_b1<<8) | Temp_b2);
 8001184:	4b28      	ldr	r3, [pc, #160]	; (8001228 <main+0x138>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	b21a      	sxth	r2, r3
 800118c:	4b27      	ldr	r3, [pc, #156]	; (800122c <main+0x13c>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	b21b      	sxth	r3, r3
 8001192:	4313      	orrs	r3, r2
 8001194:	b21b      	sxth	r3, r3
 8001196:	b29a      	uxth	r2, r3
 8001198:	4b26      	ldr	r3, [pc, #152]	; (8001234 <main+0x144>)
 800119a:	801a      	strh	r2, [r3, #0]
	  RH = ((Rh_b1<<8) | Rh_b2);
 800119c:	4b20      	ldr	r3, [pc, #128]	; (8001220 <main+0x130>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <main+0x134>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b21      	ldr	r3, [pc, #132]	; (8001238 <main+0x148>)
 80011b2:	801a      	strh	r2, [r3, #0]

	  Temperature = (float) (TEMP/10.0);
 80011b4:	4b1f      	ldr	r3, [pc, #124]	; (8001234 <main+0x144>)
 80011b6:	881b      	ldrh	r3, [r3, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f931 	bl	8000420 <__aeabi_i2d>
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	4b1e      	ldr	r3, [pc, #120]	; (800123c <main+0x14c>)
 80011c4:	f7ff fabc 	bl	8000740 <__aeabi_ddiv>
 80011c8:	4603      	mov	r3, r0
 80011ca:	460c      	mov	r4, r1
 80011cc:	4618      	mov	r0, r3
 80011ce:	4621      	mov	r1, r4
 80011d0:	f7ff fb9e 	bl	8000910 <__aeabi_d2f>
 80011d4:	4602      	mov	r2, r0
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <main+0x124>)
 80011d8:	601a      	str	r2, [r3, #0]
	  Humidity = (float) (RH/10.0);
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <main+0x148>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f91e 	bl	8000420 <__aeabi_i2d>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4b14      	ldr	r3, [pc, #80]	; (800123c <main+0x14c>)
 80011ea:	f7ff faa9 	bl	8000740 <__aeabi_ddiv>
 80011ee:	4603      	mov	r3, r0
 80011f0:	460c      	mov	r4, r1
 80011f2:	4618      	mov	r0, r3
 80011f4:	4621      	mov	r1, r4
 80011f6:	f7ff fb8b 	bl	8000910 <__aeabi_d2f>
 80011fa:	4602      	mov	r2, r0
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <main+0x128>)
 80011fe:	601a      	str	r2, [r3, #0]

	  HAL_Delay(3000);
 8001200:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001204:	f000 fa92 	bl	800172c <HAL_Delay>
	  Display_Temp(Temperature);
 8001208:	e78c      	b.n	8001124 <main+0x34>
 800120a:	bf00      	nop
 800120c:	20000100 	.word	0x20000100
 8001210:	08003c70 	.word	0x08003c70
 8001214:	2000008c 	.word	0x2000008c
 8001218:	20000090 	.word	0x20000090
 800121c:	20000094 	.word	0x20000094
 8001220:	20000144 	.word	0x20000144
 8001224:	20000140 	.word	0x20000140
 8001228:	20000141 	.word	0x20000141
 800122c:	200000fa 	.word	0x200000fa
 8001230:	20000142 	.word	0x20000142
 8001234:	200000fc 	.word	0x200000fc
 8001238:	200000f8 	.word	0x200000f8
 800123c:	40240000 	.word	0x40240000

08001240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b092      	sub	sp, #72	; 0x48
 8001244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	2234      	movs	r2, #52	; 0x34
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f002 f8c0 	bl	80033d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001262:	4a1d      	ldr	r2, [pc, #116]	; (80012d8 <SystemClock_Config+0x98>)
 8001264:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <SystemClock_Config+0x98>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800126c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001270:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001272:	2302      	movs	r3, #2
 8001274:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001276:	2301      	movs	r3, #1
 8001278:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800127a:	2310      	movs	r3, #16
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127e:	2302      	movs	r3, #2
 8001280:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001282:	2300      	movs	r3, #0
 8001284:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001286:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800128a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800128c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001290:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4618      	mov	r0, r3
 8001298:	f001 f948 	bl	800252c <HAL_RCC_OscConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012a2:	f000 f8e5 	bl	8001470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a6:	230f      	movs	r3, #15
 80012a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2303      	movs	r3, #3
 80012ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	2101      	movs	r1, #1
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 fc64 	bl	8002b8c <HAL_RCC_ClockConfig>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80012ca:	f000 f8d1 	bl	8001470 <Error_Handler>
  }
}
 80012ce:	bf00      	nop
 80012d0:	3748      	adds	r7, #72	; 0x48
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40007000 	.word	0x40007000

080012dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <MX_I2C1_Init+0x50>)
 80012e2:	4a13      	ldr	r2, [pc, #76]	; (8001330 <MX_I2C1_Init+0x54>)
 80012e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_I2C1_Init+0x50>)
 80012e8:	4a12      	ldr	r2, [pc, #72]	; (8001334 <MX_I2C1_Init+0x58>)
 80012ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <MX_I2C1_Init+0x50>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <MX_I2C1_Init+0x50>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <MX_I2C1_Init+0x50>)
 80012fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001300:	4b0a      	ldr	r3, [pc, #40]	; (800132c <MX_I2C1_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001306:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_I2C1_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <MX_I2C1_Init+0x50>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_I2C1_Init+0x50>)
 8001314:	2200      	movs	r2, #0
 8001316:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001318:	4804      	ldr	r0, [pc, #16]	; (800132c <MX_I2C1_Init+0x50>)
 800131a:	f000 fcc9 	bl	8001cb0 <HAL_I2C_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001324:	f000 f8a4 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001328:	bf00      	nop
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200000a4 	.word	0x200000a4
 8001330:	40005400 	.word	0x40005400
 8001334:	000186a0 	.word	0x000186a0

08001338 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800133e:	463b      	mov	r3, r7
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <MX_TIM6_Init+0x64>)
 8001348:	4a15      	ldr	r2, [pc, #84]	; (80013a0 <MX_TIM6_Init+0x68>)
 800134a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800134c:	4b13      	ldr	r3, [pc, #76]	; (800139c <MX_TIM6_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_TIM6_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_TIM6_Init+0x64>)
 800135a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800135e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_TIM6_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001366:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_TIM6_Init+0x64>)
 8001368:	f001 fe8c 	bl	8003084 <HAL_TIM_Base_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001372:	f000 f87d 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800137e:	463b      	mov	r3, r7
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_TIM6_Init+0x64>)
 8001384:	f001 ff78 	bl	8003278 <HAL_TIMEx_MasterConfigSynchronization>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800138e:	f000 f86f 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000100 	.word	0x20000100
 80013a0:	40001000 	.word	0x40001000

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	4a2a      	ldr	r2, [pc, #168]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013bc:	4b29      	ldr	r3, [pc, #164]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013be:	69db      	ldr	r3, [r3, #28]
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	61d3      	str	r3, [r2, #28]
 80013c6:	4b27      	ldr	r3, [pc, #156]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013d2:	4a24      	ldr	r2, [pc, #144]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013d4:	4b23      	ldr	r3, [pc, #140]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	f043 0320 	orr.w	r3, r3, #32
 80013dc:	61d3      	str	r3, [r2, #28]
 80013de:	4b21      	ldr	r3, [pc, #132]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	f003 0320 	and.w	r3, r3, #32
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4a1e      	ldr	r2, [pc, #120]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013ec:	4b1d      	ldr	r3, [pc, #116]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	61d3      	str	r3, [r2, #28]
 80013f6:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	4a18      	ldr	r2, [pc, #96]	; (8001464 <MX_GPIO_Init+0xc0>)
 8001404:	4b17      	ldr	r3, [pc, #92]	; (8001464 <MX_GPIO_Init+0xc0>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	61d3      	str	r3, [r2, #28]
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <MX_GPIO_Init+0xc0>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2102      	movs	r1, #2
 800141e:	4812      	ldr	r0, [pc, #72]	; (8001468 <MX_GPIO_Init+0xc4>)
 8001420:	f000 fc2d 	bl	8001c7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001424:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800142a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800142e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	480c      	ldr	r0, [pc, #48]	; (800146c <MX_GPIO_Init+0xc8>)
 800143c:	f000 fa7a 	bl	8001934 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001440:	2302      	movs	r3, #2
 8001442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4804      	ldr	r0, [pc, #16]	; (8001468 <MX_GPIO_Init+0xc4>)
 8001458:	f000 fa6c 	bl	8001934 <HAL_GPIO_Init>

}
 800145c:	bf00      	nop
 800145e:	3728      	adds	r7, #40	; 0x28
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40023800 	.word	0x40023800
 8001468:	40020000 	.word	0x40020000
 800146c:	40020800 	.word	0x40020800

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001476:	e7fe      	b.n	8001476 <Error_Handler+0x6>

08001478 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800147e:	4a15      	ldr	r2, [pc, #84]	; (80014d4 <HAL_MspInit+0x5c>)
 8001480:	4b14      	ldr	r3, [pc, #80]	; (80014d4 <HAL_MspInit+0x5c>)
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001488:	6253      	str	r3, [r2, #36]	; 0x24
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_MspInit+0x5c>)
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	4a0f      	ldr	r2, [pc, #60]	; (80014d4 <HAL_MspInit+0x5c>)
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <HAL_MspInit+0x5c>)
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	6213      	str	r3, [r2, #32]
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <HAL_MspInit+0x5c>)
 80014a4:	6a1b      	ldr	r3, [r3, #32]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4a09      	ldr	r2, [pc, #36]	; (80014d4 <HAL_MspInit+0x5c>)
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <HAL_MspInit+0x5c>)
 80014b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6253      	str	r3, [r2, #36]	; 0x24
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <HAL_MspInit+0x5c>)
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014c6:	2007      	movs	r0, #7
 80014c8:	f000 fa00 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014cc:	bf00      	nop
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40023800 	.word	0x40023800

080014d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a17      	ldr	r2, [pc, #92]	; (8001554 <HAL_I2C_MspInit+0x7c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d128      	bne.n	800154c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	4a17      	ldr	r2, [pc, #92]	; (8001558 <HAL_I2C_MspInit+0x80>)
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <HAL_I2C_MspInit+0x80>)
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	61d3      	str	r3, [r2, #28]
 8001506:	4b14      	ldr	r3, [pc, #80]	; (8001558 <HAL_I2C_MspInit+0x80>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001512:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001518:	2312      	movs	r3, #18
 800151a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001520:	2303      	movs	r3, #3
 8001522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001524:	2304      	movs	r3, #4
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	480b      	ldr	r0, [pc, #44]	; (800155c <HAL_I2C_MspInit+0x84>)
 8001530:	f000 fa00 	bl	8001934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001534:	4a08      	ldr	r2, [pc, #32]	; (8001558 <HAL_I2C_MspInit+0x80>)
 8001536:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HAL_I2C_MspInit+0x80>)
 8001538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800153e:	6253      	str	r3, [r2, #36]	; 0x24
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_I2C_MspInit+0x80>)
 8001542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800154c:	bf00      	nop
 800154e:	3728      	adds	r7, #40	; 0x28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40005400 	.word	0x40005400
 8001558:	40023800 	.word	0x40023800
 800155c:	40020400 	.word	0x40020400

08001560 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a09      	ldr	r2, [pc, #36]	; (8001594 <HAL_TIM_Base_MspInit+0x34>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d10b      	bne.n	800158a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001572:	4a09      	ldr	r2, [pc, #36]	; (8001598 <HAL_TIM_Base_MspInit+0x38>)
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <HAL_TIM_Base_MspInit+0x38>)
 8001576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	6253      	str	r3, [r2, #36]	; 0x24
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <HAL_TIM_Base_MspInit+0x38>)
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	f003 0310 	and.w	r3, r3, #16
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40001000 	.word	0x40001000
 8001598:	40023800 	.word	0x40023800

0800159c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <NMI_Handler+0x4>

080015a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a6:	e7fe      	b.n	80015a6 <HardFault_Handler+0x4>

080015a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ac:	e7fe      	b.n	80015ac <MemManage_Handler+0x4>

080015ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	e7fe      	b.n	80015b8 <UsageFault_Handler+0x4>

080015ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr

080015de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e2:	f000 f887 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <_sbrk+0x50>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <_sbrk+0x16>
		heap_end = &end;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <_sbrk+0x50>)
 80015fe:	4a10      	ldr	r2, [pc, #64]	; (8001640 <_sbrk+0x54>)
 8001600:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <_sbrk+0x50>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <_sbrk+0x50>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4413      	add	r3, r2
 8001610:	466a      	mov	r2, sp
 8001612:	4293      	cmp	r3, r2
 8001614:	d907      	bls.n	8001626 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001616:	f001 feb3 	bl	8003380 <__errno>
 800161a:	4602      	mov	r2, r0
 800161c:	230c      	movs	r3, #12
 800161e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001620:	f04f 33ff 	mov.w	r3, #4294967295
 8001624:	e006      	b.n	8001634 <_sbrk+0x48>
	}

	heap_end += incr;
 8001626:	4b05      	ldr	r3, [pc, #20]	; (800163c <_sbrk+0x50>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	4a03      	ldr	r2, [pc, #12]	; (800163c <_sbrk+0x50>)
 8001630:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000098 	.word	0x20000098
 8001640:	20000150 	.word	0x20000150

08001644 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800165a:	2003      	movs	r0, #3
 800165c:	f000 f936 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001660:	2000      	movs	r0, #0
 8001662:	f000 f80d 	bl	8001680 <HAL_InitTick>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d002      	beq.n	8001672 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	71fb      	strb	r3, [r7, #7]
 8001670:	e001      	b.n	8001676 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001672:	f7ff ff01 	bl	8001478 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001676:	79fb      	ldrb	r3, [r7, #7]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_InitTick+0x68>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d022      	beq.n	80016da <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001694:	4b15      	ldr	r3, [pc, #84]	; (80016ec <HAL_InitTick+0x6c>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_InitTick+0x68>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80016a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 f936 	bl	800191a <HAL_SYSTICK_Config>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10f      	bne.n	80016d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2b0f      	cmp	r3, #15
 80016b8:	d809      	bhi.n	80016ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016ba:	2200      	movs	r2, #0
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	f04f 30ff 	mov.w	r0, #4294967295
 80016c2:	f000 f90e 	bl	80018e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016c6:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <HAL_InitTick+0x70>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	e007      	b.n	80016de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	73fb      	strb	r3, [r7, #15]
 80016d2:	e004      	b.n	80016de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e001      	b.n	80016de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000008 	.word	0x20000008
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000004 	.word	0x20000004

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <HAL_IncTick+0x1c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <HAL_IncTick+0x20>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4413      	add	r3, r2
 8001702:	4a03      	ldr	r2, [pc, #12]	; (8001710 <HAL_IncTick+0x1c>)
 8001704:	6013      	str	r3, [r2, #0]
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000148 	.word	0x20000148
 8001714:	20000008 	.word	0x20000008

08001718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b02      	ldr	r3, [pc, #8]	; (8001728 <HAL_GetTick+0x10>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	20000148 	.word	0x20000148

0800172c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001734:	f7ff fff0 	bl	8001718 <HAL_GetTick>
 8001738:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001744:	d004      	beq.n	8001750 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <HAL_Delay+0x40>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	4413      	add	r3, r2
 800174e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001750:	bf00      	nop
 8001752:	f7ff ffe1 	bl	8001718 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	1ad2      	subs	r2, r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	429a      	cmp	r2, r3
 8001760:	d3f7      	bcc.n	8001752 <HAL_Delay+0x26>
  {
  }
}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000008 	.word	0x20000008

08001770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800178c:	4013      	ands	r3, r2
 800178e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001798:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800179c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a2:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	60d3      	str	r3, [r2, #12]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <__NVIC_GetPriorityGrouping+0x18>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0a1b      	lsrs	r3, r3, #8
 80017c2:	f003 0307 	and.w	r3, r3, #7
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db0a      	blt.n	80017fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	490d      	ldr	r1, [pc, #52]	; (8001820 <__NVIC_SetPriority+0x4c>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017fc:	e00a      	b.n	8001814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fe:	4909      	ldr	r1, [pc, #36]	; (8001824 <__NVIC_SetPriority+0x50>)
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	3b04      	subs	r3, #4
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	0112      	lsls	r2, r2, #4
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	440b      	add	r3, r1
 8001812:	761a      	strb	r2, [r3, #24]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f1c3 0307 	rsb	r3, r3, #7
 8001842:	2b04      	cmp	r3, #4
 8001844:	bf28      	it	cs
 8001846:	2304      	movcs	r3, #4
 8001848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3304      	adds	r3, #4
 800184e:	2b06      	cmp	r3, #6
 8001850:	d902      	bls.n	8001858 <NVIC_EncodePriority+0x30>
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3b03      	subs	r3, #3
 8001856:	e000      	b.n	800185a <NVIC_EncodePriority+0x32>
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	2201      	movs	r2, #1
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	1e5a      	subs	r2, r3, #1
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	401a      	ands	r2, r3
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800186e:	2101      	movs	r1, #1
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	1e59      	subs	r1, r3, #1
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800187c:	4313      	orrs	r3, r2
         );
}
 800187e:	4618      	mov	r0, r3
 8001880:	3724      	adds	r7, #36	; 0x24
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	; (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f7ff ff92 	bl	80017d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff4b 	bl	8001770 <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff60 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff92 	bl	8001828 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff61 	bl	80017d4 <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ffb0 	bl	8001888 <SysTick_Config>
 8001928:	4603      	mov	r3, r0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001946:	2300      	movs	r3, #0
 8001948:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800194a:	e160      	b.n	8001c0e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2101      	movs	r1, #1
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	4013      	ands	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 8152 	beq.w	8001c08 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d005      	beq.n	800197c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001978:	2b02      	cmp	r3, #2
 800197a:	d130      	bne.n	80019de <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	2203      	movs	r2, #3
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4013      	ands	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80019b2:	2201      	movs	r2, #1
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 0201 	and.w	r2, r3, #1
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d017      	beq.n	8001a1a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	2203      	movs	r2, #3
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d123      	bne.n	8001a6e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a32:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4013      	ands	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	691a      	ldr	r2, [r3, #16]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	08da      	lsrs	r2, r3, #3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3208      	adds	r2, #8
 8001a68:	6939      	ldr	r1, [r7, #16]
 8001a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	2203      	movs	r2, #3
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4013      	ands	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0203 	and.w	r2, r3, #3
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 80ac 	beq.w	8001c08 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab0:	4a5d      	ldr	r2, [pc, #372]	; (8001c28 <HAL_GPIO_Init+0x2f4>)
 8001ab2:	4b5d      	ldr	r3, [pc, #372]	; (8001c28 <HAL_GPIO_Init+0x2f4>)
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6213      	str	r3, [r2, #32]
 8001abc:	4b5a      	ldr	r3, [pc, #360]	; (8001c28 <HAL_GPIO_Init+0x2f4>)
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ac8:	4a58      	ldr	r2, [pc, #352]	; (8001c2c <HAL_GPIO_Init+0x2f8>)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	3302      	adds	r3, #2
 8001ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	220f      	movs	r2, #15
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a50      	ldr	r2, [pc, #320]	; (8001c30 <HAL_GPIO_Init+0x2fc>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d025      	beq.n	8001b40 <HAL_GPIO_Init+0x20c>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a4f      	ldr	r2, [pc, #316]	; (8001c34 <HAL_GPIO_Init+0x300>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d01f      	beq.n	8001b3c <HAL_GPIO_Init+0x208>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a4e      	ldr	r2, [pc, #312]	; (8001c38 <HAL_GPIO_Init+0x304>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d019      	beq.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a4d      	ldr	r2, [pc, #308]	; (8001c3c <HAL_GPIO_Init+0x308>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d013      	beq.n	8001b34 <HAL_GPIO_Init+0x200>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a4c      	ldr	r2, [pc, #304]	; (8001c40 <HAL_GPIO_Init+0x30c>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d00d      	beq.n	8001b30 <HAL_GPIO_Init+0x1fc>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a4b      	ldr	r2, [pc, #300]	; (8001c44 <HAL_GPIO_Init+0x310>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d007      	beq.n	8001b2c <HAL_GPIO_Init+0x1f8>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a4a      	ldr	r2, [pc, #296]	; (8001c48 <HAL_GPIO_Init+0x314>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d101      	bne.n	8001b28 <HAL_GPIO_Init+0x1f4>
 8001b24:	2306      	movs	r3, #6
 8001b26:	e00c      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b28:	2307      	movs	r3, #7
 8001b2a:	e00a      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b2c:	2305      	movs	r3, #5
 8001b2e:	e008      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b30:	2304      	movs	r3, #4
 8001b32:	e006      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b34:	2303      	movs	r3, #3
 8001b36:	e004      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e002      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <HAL_GPIO_Init+0x20e>
 8001b40:	2300      	movs	r3, #0
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	f002 0203 	and.w	r2, r2, #3
 8001b48:	0092      	lsls	r2, r2, #2
 8001b4a:	4093      	lsls	r3, r2
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b52:	4936      	ldr	r1, [pc, #216]	; (8001c2c <HAL_GPIO_Init+0x2f8>)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	089b      	lsrs	r3, r3, #2
 8001b58:	3302      	adds	r3, #2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b60:	4b3a      	ldr	r3, [pc, #232]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b84:	4a31      	ldr	r2, [pc, #196]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b8a:	4b30      	ldr	r3, [pc, #192]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bae:	4a27      	ldr	r2, [pc, #156]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bb4:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bde:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43db      	mvns	r3, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <HAL_GPIO_Init+0x318>)
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	fa22 f303 	lsr.w	r3, r2, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f47f ae97 	bne.w	800194c <HAL_GPIO_Init+0x18>
  }
}
 8001c1e:	bf00      	nop
 8001c20:	371c      	adds	r7, #28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	40020000 	.word	0x40020000
 8001c34:	40020400 	.word	0x40020400
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	40020c00 	.word	0x40020c00
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40021400 	.word	0x40021400
 8001c48:	40021800 	.word	0x40021800
 8001c4c:	40010400 	.word	0x40010400

08001c50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	887b      	ldrh	r3, [r7, #2]
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d002      	beq.n	8001c6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	e001      	b.n	8001c72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	807b      	strh	r3, [r7, #2]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c8e:	787b      	ldrb	r3, [r7, #1]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c94:	887a      	ldrh	r2, [r7, #2]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001c9a:	e003      	b.n	8001ca4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001c9c:	887b      	ldrh	r3, [r7, #2]
 8001c9e:	041a      	lsls	r2, r3, #16
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	619a      	str	r2, [r3, #24]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr
	...

08001cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e11f      	b.n	8001f02 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d106      	bne.n	8001cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff fbfe 	bl	80014d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2224      	movs	r2, #36	; 0x24
 8001ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	6812      	ldr	r2, [r2, #0]
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	6812      	ldr	r2, [r2, #0]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d14:	f001 f942 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
 8001d18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	4a7b      	ldr	r2, [pc, #492]	; (8001f0c <HAL_I2C_Init+0x25c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d807      	bhi.n	8001d34 <HAL_I2C_Init+0x84>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4a7a      	ldr	r2, [pc, #488]	; (8001f10 <HAL_I2C_Init+0x260>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	bf94      	ite	ls
 8001d2c:	2301      	movls	r3, #1
 8001d2e:	2300      	movhi	r3, #0
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	e006      	b.n	8001d42 <HAL_I2C_Init+0x92>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	4a77      	ldr	r2, [pc, #476]	; (8001f14 <HAL_I2C_Init+0x264>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	bf94      	ite	ls
 8001d3c:	2301      	movls	r3, #1
 8001d3e:	2300      	movhi	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e0db      	b.n	8001f02 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	4a72      	ldr	r2, [pc, #456]	; (8001f18 <HAL_I2C_Init+0x268>)
 8001d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d52:	0c9b      	lsrs	r3, r3, #18
 8001d54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6852      	ldr	r2, [r2, #4]
 8001d60:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8001d64:	68ba      	ldr	r2, [r7, #8]
 8001d66:	430a      	orrs	r2, r1
 8001d68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4863      	ldr	r0, [pc, #396]	; (8001f0c <HAL_I2C_Init+0x25c>)
 8001d7e:	4283      	cmp	r3, r0
 8001d80:	d802      	bhi.n	8001d88 <HAL_I2C_Init+0xd8>
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	3301      	adds	r3, #1
 8001d86:	e009      	b.n	8001d9c <HAL_I2C_Init+0xec>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001d8e:	fb00 f303 	mul.w	r3, r0, r3
 8001d92:	4862      	ldr	r0, [pc, #392]	; (8001f1c <HAL_I2C_Init+0x26c>)
 8001d94:	fba0 0303 	umull	r0, r3, r0, r3
 8001d98:	099b      	lsrs	r3, r3, #6
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	430b      	orrs	r3, r1
 8001d9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001dae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4955      	ldr	r1, [pc, #340]	; (8001f0c <HAL_I2C_Init+0x25c>)
 8001db8:	428b      	cmp	r3, r1
 8001dba:	d80d      	bhi.n	8001dd8 <HAL_I2C_Init+0x128>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1e59      	subs	r1, r3, #1
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dca:	3301      	adds	r3, #1
 8001dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	bf38      	it	cc
 8001dd4:	2304      	movcc	r3, #4
 8001dd6:	e04f      	b.n	8001e78 <HAL_I2C_Init+0x1c8>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d111      	bne.n	8001e04 <HAL_I2C_Init+0x154>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1e5c      	subs	r4, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6859      	ldr	r1, [r3, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	440b      	add	r3, r1
 8001dee:	fbb4 f3f3 	udiv	r3, r4, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	bf0c      	ite	eq
 8001dfc:	2301      	moveq	r3, #1
 8001dfe:	2300      	movne	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	e012      	b.n	8001e2a <HAL_I2C_Init+0x17a>
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1e5c      	subs	r4, r3, #1
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6859      	ldr	r1, [r3, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	0099      	lsls	r1, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_I2C_Init+0x182>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e022      	b.n	8001e78 <HAL_I2C_Init+0x1c8>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10e      	bne.n	8001e58 <HAL_I2C_Init+0x1a8>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1e5c      	subs	r4, r3, #1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	460b      	mov	r3, r1
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	440b      	add	r3, r1
 8001e48:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e56:	e00f      	b.n	8001e78 <HAL_I2C_Init+0x1c8>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1e5c      	subs	r4, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6859      	ldr	r1, [r3, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	0099      	lsls	r1, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e6e:	3301      	adds	r3, #1
 8001e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	69d0      	ldr	r0, [r2, #28]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6a12      	ldr	r2, [r2, #32]
 8001e92:	4302      	orrs	r2, r0
 8001e94:	430a      	orrs	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ea6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	6908      	ldr	r0, [r1, #16]
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	68c9      	ldr	r1, [r1, #12]
 8001eb2:	4301      	orrs	r1, r0
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	68d2      	ldr	r2, [r2, #12]
 8001ec2:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6950      	ldr	r0, [r2, #20]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6992      	ldr	r2, [r2, #24]
 8001ece:	4302      	orrs	r2, r0
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	f042 0201 	orr.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2220      	movs	r2, #32
 8001eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd90      	pop	{r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	000186a0 	.word	0x000186a0
 8001f10:	001e847f 	.word	0x001e847f
 8001f14:	003d08ff 	.word	0x003d08ff
 8001f18:	431bde83 	.word	0x431bde83
 8001f1c:	10624dd3 	.word	0x10624dd3

08001f20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b088      	sub	sp, #32
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	607a      	str	r2, [r7, #4]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	817b      	strh	r3, [r7, #10]
 8001f30:	4613      	mov	r3, r2
 8001f32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff fbf0 	bl	8001718 <HAL_GetTick>
 8001f38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	f040 80e0 	bne.w	8002108 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	2319      	movs	r3, #25
 8001f4e:	2201      	movs	r2, #1
 8001f50:	4970      	ldr	r1, [pc, #448]	; (8002114 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 f964 	bl	8002220 <I2C_WaitOnFlagUntilTimeout>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e0d3      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_I2C_Master_Transmit+0x50>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e0cc      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d007      	beq.n	8001f96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	f042 0201 	orr.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fa4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2221      	movs	r2, #33	; 0x21
 8001faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2210      	movs	r2, #16
 8001fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	893a      	ldrh	r2, [r7, #8]
 8001fc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	4a50      	ldr	r2, [pc, #320]	; (8002118 <HAL_I2C_Master_Transmit+0x1f8>)
 8001fd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fd8:	8979      	ldrh	r1, [r7, #10]
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	6a3a      	ldr	r2, [r7, #32]
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f000 f89c 	bl	800211c <I2C_MasterRequestWrite>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e08d      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fee:	2300      	movs	r3, #0
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002004:	e066      	b.n	80020d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	6a39      	ldr	r1, [r7, #32]
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 f9de 	bl	80023cc <I2C_WaitOnTXEFlagUntilTimeout>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00d      	beq.n	8002032 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b04      	cmp	r3, #4
 800201c:	d107      	bne.n	800202e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	6812      	ldr	r2, [r2, #0]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800202c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e06b      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800203a:	7812      	ldrb	r2, [r2, #0]
 800203c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204c:	b29b      	uxth	r3, r3
 800204e:	3b01      	subs	r3, #1
 8002050:	b29a      	uxth	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205a:	3b01      	subs	r3, #1
 800205c:	b29a      	uxth	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b04      	cmp	r3, #4
 800206e:	d11b      	bne.n	80020a8 <HAL_I2C_Master_Transmit+0x188>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002074:	2b00      	cmp	r3, #0
 8002076:	d017      	beq.n	80020a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68fa      	ldr	r2, [r7, #12]
 800207e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002080:	7812      	ldrb	r2, [r2, #0]
 8002082:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002092:	b29b      	uxth	r3, r3
 8002094:	3b01      	subs	r3, #1
 8002096:	b29a      	uxth	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	6a39      	ldr	r1, [r7, #32]
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 f9ce 	bl	800244e <I2C_WaitOnBTFFlagUntilTimeout>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00d      	beq.n	80020d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d107      	bne.n	80020d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e01a      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d194      	bne.n	8002006 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2220      	movs	r2, #32
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	e000      	b.n	800210a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002108:	2302      	movs	r3, #2
  }
}
 800210a:	4618      	mov	r0, r3
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	00100002 	.word	0x00100002
 8002118:	ffff0000 	.word	0xffff0000

0800211c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b088      	sub	sp, #32
 8002120:	af02      	add	r7, sp, #8
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	603b      	str	r3, [r7, #0]
 8002128:	460b      	mov	r3, r1
 800212a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	2b08      	cmp	r3, #8
 8002136:	d006      	beq.n	8002146 <I2C_MasterRequestWrite+0x2a>
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d003      	beq.n	8002146 <I2C_MasterRequestWrite+0x2a>
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002144:	d108      	bne.n	8002158 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	6812      	ldr	r2, [r2, #0]
 8002150:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	e00b      	b.n	8002170 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	2b12      	cmp	r3, #18
 800215e:	d107      	bne.n	8002170 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800216e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f84f 	bl	8002220 <I2C_WaitOnFlagUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00d      	beq.n	80021a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002192:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002196:	d103      	bne.n	80021a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800219e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e034      	b.n	800220e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021ac:	d107      	bne.n	80021be <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	897a      	ldrh	r2, [r7, #10]
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80021ba:	611a      	str	r2, [r3, #16]
 80021bc:	e01b      	b.n	80021f6 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	897a      	ldrh	r2, [r7, #10]
 80021c4:	11d2      	asrs	r2, r2, #7
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	f002 0206 	and.w	r2, r2, #6
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	f062 020f 	orn	r2, r2, #15
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	490f      	ldr	r1, [pc, #60]	; (8002218 <I2C_MasterRequestWrite+0xfc>)
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f876 	bl	80022ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e010      	b.n	800220e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	897a      	ldrh	r2, [r7, #10]
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4908      	ldr	r1, [pc, #32]	; (800221c <I2C_MasterRequestWrite+0x100>)
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f866 	bl	80022ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e000      	b.n	800220e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	00010008 	.word	0x00010008
 800221c:	00010002 	.word	0x00010002

08002220 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	603b      	str	r3, [r7, #0]
 800222c:	4613      	mov	r3, r2
 800222e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002230:	e025      	b.n	800227e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002238:	d021      	beq.n	800227e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800223a:	f7ff fa6d 	bl	8001718 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	1ad2      	subs	r2, r2, r3
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d802      	bhi.n	8002250 <I2C_WaitOnFlagUntilTimeout+0x30>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d116      	bne.n	800227e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f043 0220 	orr.w	r2, r3, #32
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e023      	b.n	80022c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	0c1b      	lsrs	r3, r3, #16
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b01      	cmp	r3, #1
 8002286:	d10d      	bne.n	80022a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	43da      	mvns	r2, r3
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	4013      	ands	r3, r2
 8002294:	b29b      	uxth	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf0c      	ite	eq
 800229a:	2301      	moveq	r3, #1
 800229c:	2300      	movne	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	e00c      	b.n	80022be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	43da      	mvns	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4013      	ands	r3, r2
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf0c      	ite	eq
 80022b6:	2301      	moveq	r3, #1
 80022b8:	2300      	movne	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	461a      	mov	r2, r3
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d0b6      	beq.n	8002232 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
 80022da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022dc:	e051      	b.n	8002382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	695b      	ldr	r3, [r3, #20]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ec:	d123      	bne.n	8002336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	6812      	ldr	r2, [r2, #0]
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002306:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2220      	movs	r2, #32
 8002312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f043 0204 	orr.w	r2, r3, #4
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e046      	b.n	80023c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800233c:	d021      	beq.n	8002382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800233e:	f7ff f9eb 	bl	8001718 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	1ad2      	subs	r2, r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	d802      	bhi.n	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d116      	bne.n	8002382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	f043 0220 	orr.w	r2, r3, #32
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e020      	b.n	80023c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	0c1b      	lsrs	r3, r3, #16
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d10c      	bne.n	80023a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	43da      	mvns	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	4013      	ands	r3, r2
 8002398:	b29b      	uxth	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	bf14      	ite	ne
 800239e:	2301      	movne	r3, #1
 80023a0:	2300      	moveq	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	e00b      	b.n	80023be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	43da      	mvns	r2, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	4013      	ands	r3, r2
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	bf14      	ite	ne
 80023b8:	2301      	movne	r3, #1
 80023ba:	2300      	moveq	r3, #0
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d18d      	bne.n	80022de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023d8:	e02d      	b.n	8002436 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f000 f878 	bl	80024d0 <I2C_IsAcknowledgeFailed>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e02d      	b.n	8002446 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d021      	beq.n	8002436 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023f2:	f7ff f991 	bl	8001718 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	1ad2      	subs	r2, r2, r3
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d802      	bhi.n	8002408 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d116      	bne.n	8002436 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2220      	movs	r2, #32
 8002412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f043 0220 	orr.w	r2, r3, #32
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e007      	b.n	8002446 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002440:	2b80      	cmp	r3, #128	; 0x80
 8002442:	d1ca      	bne.n	80023da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b084      	sub	sp, #16
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800245a:	e02d      	b.n	80024b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 f837 	bl	80024d0 <I2C_IsAcknowledgeFailed>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e02d      	b.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002472:	d021      	beq.n	80024b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002474:	f7ff f950 	bl	8001718 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	1ad2      	subs	r2, r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	429a      	cmp	r2, r3
 8002482:	d802      	bhi.n	800248a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d116      	bne.n	80024b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	f043 0220 	orr.w	r2, r3, #32
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e007      	b.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d1ca      	bne.n	800245c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024e6:	d11b      	bne.n	8002520 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80024f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e000      	b.n	8002522 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr

0800252c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e31d      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800253e:	4b94      	ldr	r3, [pc, #592]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
 8002546:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002548:	4b91      	ldr	r3, [pc, #580]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002550:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	d07b      	beq.n	8002656 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	2b08      	cmp	r3, #8
 8002562:	d006      	beq.n	8002572 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2b0c      	cmp	r3, #12
 8002568:	d10f      	bne.n	800258a <HAL_RCC_OscConfig+0x5e>
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002570:	d10b      	bne.n	800258a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002572:	4b87      	ldr	r3, [pc, #540]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d06a      	beq.n	8002654 <HAL_RCC_OscConfig+0x128>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d166      	bne.n	8002654 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e2f7      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d106      	bne.n	80025a0 <HAL_RCC_OscConfig+0x74>
 8002592:	4a7f      	ldr	r2, [pc, #508]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002594:	4b7e      	ldr	r3, [pc, #504]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e02d      	b.n	80025fc <HAL_RCC_OscConfig+0xd0>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10c      	bne.n	80025c2 <HAL_RCC_OscConfig+0x96>
 80025a8:	4a79      	ldr	r2, [pc, #484]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025aa:	4b79      	ldr	r3, [pc, #484]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4a76      	ldr	r2, [pc, #472]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025b6:	4b76      	ldr	r3, [pc, #472]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e01c      	b.n	80025fc <HAL_RCC_OscConfig+0xd0>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b05      	cmp	r3, #5
 80025c8:	d10c      	bne.n	80025e4 <HAL_RCC_OscConfig+0xb8>
 80025ca:	4a71      	ldr	r2, [pc, #452]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025cc:	4b70      	ldr	r3, [pc, #448]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	4a6e      	ldr	r2, [pc, #440]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025d8:	4b6d      	ldr	r3, [pc, #436]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	e00b      	b.n	80025fc <HAL_RCC_OscConfig+0xd0>
 80025e4:	4a6a      	ldr	r2, [pc, #424]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025e6:	4b6a      	ldr	r3, [pc, #424]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	4a67      	ldr	r2, [pc, #412]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025f2:	4b67      	ldr	r3, [pc, #412]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d013      	beq.n	800262c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7ff f888 	bl	8001718 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800260c:	f7ff f884 	bl	8001718 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	; 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e2ad      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800261e:	4b5c      	ldr	r3, [pc, #368]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0xe0>
 800262a:	e014      	b.n	8002656 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7ff f874 	bl	8001718 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002634:	f7ff f870 	bl	8001718 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b64      	cmp	r3, #100	; 0x64
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e299      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002646:	4b52      	ldr	r3, [pc, #328]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f0      	bne.n	8002634 <HAL_RCC_OscConfig+0x108>
 8002652:	e000      	b.n	8002656 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d05a      	beq.n	8002718 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	2b04      	cmp	r3, #4
 8002666:	d005      	beq.n	8002674 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	2b0c      	cmp	r3, #12
 800266c:	d119      	bne.n	80026a2 <HAL_RCC_OscConfig+0x176>
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d116      	bne.n	80026a2 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002674:	4b46      	ldr	r3, [pc, #280]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_RCC_OscConfig+0x160>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d001      	beq.n	800268c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e276      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268c:	4940      	ldr	r1, [pc, #256]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800268e:	4b40      	ldr	r3, [pc, #256]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	021b      	lsls	r3, r3, #8
 800269c:	4313      	orrs	r3, r2
 800269e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026a0:	e03a      	b.n	8002718 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d020      	beq.n	80026ec <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026aa:	4b3a      	ldr	r3, [pc, #232]	; (8002794 <HAL_RCC_OscConfig+0x268>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b0:	f7ff f832 	bl	8001718 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026b8:	f7ff f82e 	bl	8001718 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e257      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026ca:	4b31      	ldr	r3, [pc, #196]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d6:	492e      	ldr	r1, [pc, #184]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80026d8:	4b2d      	ldr	r3, [pc, #180]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
 80026ea:	e015      	b.n	8002718 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ec:	4b29      	ldr	r3, [pc, #164]	; (8002794 <HAL_RCC_OscConfig+0x268>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f2:	f7ff f811 	bl	8001718 <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026fa:	f7ff f80d 	bl	8001718 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e236      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800270c:	4b20      	ldr	r3, [pc, #128]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f0      	bne.n	80026fa <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80b8 	beq.w	8002896 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d170      	bne.n	800280e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800272c:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002734:	2b00      	cmp	r3, #0
 8002736:	d005      	beq.n	8002744 <HAL_RCC_OscConfig+0x218>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e21a      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a1a      	ldr	r2, [r3, #32]
 8002748:	4b11      	ldr	r3, [pc, #68]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002750:	429a      	cmp	r2, r3
 8002752:	d921      	bls.n	8002798 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4618      	mov	r0, r3
 800275a:	f000 fc33 	bl	8002fc4 <RCC_SetFlashLatencyFromMSIRange>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e208      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002768:	4909      	ldr	r1, [pc, #36]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4313      	orrs	r3, r2
 8002778:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800277a:	4905      	ldr	r1, [pc, #20]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <HAL_RCC_OscConfig+0x264>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	061b      	lsls	r3, r3, #24
 800278a:	4313      	orrs	r3, r2
 800278c:	604b      	str	r3, [r1, #4]
 800278e:	e020      	b.n	80027d2 <HAL_RCC_OscConfig+0x2a6>
 8002790:	40023800 	.word	0x40023800
 8002794:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002798:	49a4      	ldr	r1, [pc, #656]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 800279a:	4ba4      	ldr	r3, [pc, #656]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027aa:	49a0      	ldr	r1, [pc, #640]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80027ac:	4b9f      	ldr	r3, [pc, #636]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	061b      	lsls	r3, r3, #24
 80027ba:	4313      	orrs	r3, r2
 80027bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fbfe 	bl	8002fc4 <RCC_SetFlashLatencyFromMSIRange>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e1d3      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	0b5b      	lsrs	r3, r3, #13
 80027d8:	3301      	adds	r3, #1
 80027da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80027e2:	4a92      	ldr	r2, [pc, #584]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80027e4:	6892      	ldr	r2, [r2, #8]
 80027e6:	0912      	lsrs	r2, r2, #4
 80027e8:	f002 020f 	and.w	r2, r2, #15
 80027ec:	4990      	ldr	r1, [pc, #576]	; (8002a30 <HAL_RCC_OscConfig+0x504>)
 80027ee:	5c8a      	ldrb	r2, [r1, r2]
 80027f0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027f2:	4a90      	ldr	r2, [pc, #576]	; (8002a34 <HAL_RCC_OscConfig+0x508>)
 80027f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027f6:	4b90      	ldr	r3, [pc, #576]	; (8002a38 <HAL_RCC_OscConfig+0x50c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fe ff40 	bl	8001680 <HAL_InitTick>
 8002800:	4603      	mov	r3, r0
 8002802:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d045      	beq.n	8002896 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
 800280c:	e1b5      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d029      	beq.n	800286a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002816:	4b89      	ldr	r3, [pc, #548]	; (8002a3c <HAL_RCC_OscConfig+0x510>)
 8002818:	2201      	movs	r2, #1
 800281a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7fe ff7c 	bl	8001718 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002824:	f7fe ff78 	bl	8001718 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e1a1      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002836:	4b7d      	ldr	r3, [pc, #500]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002842:	497a      	ldr	r1, [pc, #488]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002844:	4b79      	ldr	r3, [pc, #484]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002854:	4975      	ldr	r1, [pc, #468]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002856:	4b75      	ldr	r3, [pc, #468]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	061b      	lsls	r3, r3, #24
 8002864:	4313      	orrs	r3, r2
 8002866:	604b      	str	r3, [r1, #4]
 8002868:	e015      	b.n	8002896 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800286a:	4b74      	ldr	r3, [pc, #464]	; (8002a3c <HAL_RCC_OscConfig+0x510>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7fe ff52 	bl	8001718 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002878:	f7fe ff4e 	bl	8001718 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e177      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800288a:	4b68      	ldr	r3, [pc, #416]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d030      	beq.n	8002904 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d016      	beq.n	80028d8 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028aa:	4b65      	ldr	r3, [pc, #404]	; (8002a40 <HAL_RCC_OscConfig+0x514>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b0:	f7fe ff32 	bl	8001718 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028b8:	f7fe ff2e 	bl	8001718 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e157      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028ca:	4b58      	ldr	r3, [pc, #352]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80028cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0x38c>
 80028d6:	e015      	b.n	8002904 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028d8:	4b59      	ldr	r3, [pc, #356]	; (8002a40 <HAL_RCC_OscConfig+0x514>)
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028de:	f7fe ff1b 	bl	8001718 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028e4:	e008      	b.n	80028f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028e6:	f7fe ff17 	bl	8001718 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e140      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028f8:	4b4c      	ldr	r3, [pc, #304]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80028fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1f0      	bne.n	80028e6 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 80b5 	beq.w	8002a7c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002912:	2300      	movs	r3, #0
 8002914:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002916:	4b45      	ldr	r3, [pc, #276]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10d      	bne.n	800293e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002922:	4a42      	ldr	r2, [pc, #264]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002924:	4b41      	ldr	r3, [pc, #260]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800292c:	6253      	str	r3, [r2, #36]	; 0x24
 800292e:	4b3f      	ldr	r3, [pc, #252]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002936:	60bb      	str	r3, [r7, #8]
 8002938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800293a:	2301      	movs	r3, #1
 800293c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293e:	4b41      	ldr	r3, [pc, #260]	; (8002a44 <HAL_RCC_OscConfig+0x518>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d118      	bne.n	800297c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800294a:	4a3e      	ldr	r2, [pc, #248]	; (8002a44 <HAL_RCC_OscConfig+0x518>)
 800294c:	4b3d      	ldr	r3, [pc, #244]	; (8002a44 <HAL_RCC_OscConfig+0x518>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002956:	f7fe fedf 	bl	8001718 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800295e:	f7fe fedb 	bl	8001718 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b64      	cmp	r3, #100	; 0x64
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e104      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002970:	4b34      	ldr	r3, [pc, #208]	; (8002a44 <HAL_RCC_OscConfig+0x518>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d106      	bne.n	8002992 <HAL_RCC_OscConfig+0x466>
 8002984:	4a29      	ldr	r2, [pc, #164]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002986:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800298a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800298e:	6353      	str	r3, [r2, #52]	; 0x34
 8002990:	e02d      	b.n	80029ee <HAL_RCC_OscConfig+0x4c2>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10c      	bne.n	80029b4 <HAL_RCC_OscConfig+0x488>
 800299a:	4a24      	ldr	r2, [pc, #144]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 800299c:	4b23      	ldr	r3, [pc, #140]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 800299e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029a4:	6353      	str	r3, [r2, #52]	; 0x34
 80029a6:	4a21      	ldr	r2, [pc, #132]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029a8:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029b0:	6353      	str	r3, [r2, #52]	; 0x34
 80029b2:	e01c      	b.n	80029ee <HAL_RCC_OscConfig+0x4c2>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b05      	cmp	r3, #5
 80029ba:	d10c      	bne.n	80029d6 <HAL_RCC_OscConfig+0x4aa>
 80029bc:	4a1b      	ldr	r2, [pc, #108]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029be:	4b1b      	ldr	r3, [pc, #108]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029c6:	6353      	str	r3, [r2, #52]	; 0x34
 80029c8:	4a18      	ldr	r2, [pc, #96]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029ca:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029d2:	6353      	str	r3, [r2, #52]	; 0x34
 80029d4:	e00b      	b.n	80029ee <HAL_RCC_OscConfig+0x4c2>
 80029d6:	4a15      	ldr	r2, [pc, #84]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029d8:	4b14      	ldr	r3, [pc, #80]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029e0:	6353      	str	r3, [r2, #52]	; 0x34
 80029e2:	4a12      	ldr	r2, [pc, #72]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029e4:	4b11      	ldr	r3, [pc, #68]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 80029e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029ec:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d015      	beq.n	8002a22 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f6:	f7fe fe8f 	bl	8001718 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f7fe fe8b 	bl	8001718 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e0b2      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a14:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <HAL_RCC_OscConfig+0x500>)
 8002a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ee      	beq.n	80029fe <HAL_RCC_OscConfig+0x4d2>
 8002a20:	e023      	b.n	8002a6a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a22:	f7fe fe79 	bl	8001718 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a28:	e019      	b.n	8002a5e <HAL_RCC_OscConfig+0x532>
 8002a2a:	bf00      	nop
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	08003c94 	.word	0x08003c94
 8002a34:	20000000 	.word	0x20000000
 8002a38:	20000004 	.word	0x20000004
 8002a3c:	42470020 	.word	0x42470020
 8002a40:	42470680 	.word	0x42470680
 8002a44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a48:	f7fe fe66 	bl	8001718 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e08d      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a5e:	4b49      	ldr	r3, [pc, #292]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1ee      	bne.n	8002a48 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a6a:	7ffb      	ldrb	r3, [r7, #31]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d105      	bne.n	8002a7c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a70:	4a44      	ldr	r2, [pc, #272]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002a72:	4b44      	ldr	r3, [pc, #272]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d079      	beq.n	8002b78 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	2b0c      	cmp	r3, #12
 8002a88:	d056      	beq.n	8002b38 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d13b      	bne.n	8002b0a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a92:	4b3d      	ldr	r3, [pc, #244]	; (8002b88 <HAL_RCC_OscConfig+0x65c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7fe fe3e 	bl	8001718 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa0:	f7fe fe3a 	bl	8001718 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e063      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ab2:	4b34      	ldr	r3, [pc, #208]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002abe:	4831      	ldr	r0, [pc, #196]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002ac0:	4b30      	ldr	r3, [pc, #192]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad0:	4319      	orrs	r1, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	430b      	orrs	r3, r1
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	6083      	str	r3, [r0, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002adc:	4b2a      	ldr	r3, [pc, #168]	; (8002b88 <HAL_RCC_OscConfig+0x65c>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fe19 	bl	8001718 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aea:	f7fe fe15 	bl	8001718 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e03e      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002afc:	4b21      	ldr	r3, [pc, #132]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0f0      	beq.n	8002aea <HAL_RCC_OscConfig+0x5be>
 8002b08:	e036      	b.n	8002b78 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0a:	4b1f      	ldr	r3, [pc, #124]	; (8002b88 <HAL_RCC_OscConfig+0x65c>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7fe fe02 	bl	8001718 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe fdfe 	bl	8001718 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e027      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b2a:	4b16      	ldr	r3, [pc, #88]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x5ec>
 8002b36:	e01f      	b.n	8002b78 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e01a      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b44:	4b0f      	ldr	r3, [pc, #60]	; (8002b84 <HAL_RCC_OscConfig+0x658>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d10d      	bne.n	8002b74 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d106      	bne.n	8002b74 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3720      	adds	r7, #32
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800
 8002b88:	42470060 	.word	0x42470060

08002b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e11a      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b8f      	ldr	r3, [pc, #572]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0201 	and.w	r2, r3, #1
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d219      	bcs.n	8002be2 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d105      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0x34>
 8002bb4:	4a8a      	ldr	r2, [pc, #552]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002bb6:	4b8a      	ldr	r3, [pc, #552]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f043 0304 	orr.w	r3, r3, #4
 8002bbe:	6013      	str	r3, [r2, #0]
 8002bc0:	4987      	ldr	r1, [pc, #540]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002bc2:	4b87      	ldr	r3, [pc, #540]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f023 0201 	bic.w	r2, r3, #1
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd0:	4b83      	ldr	r3, [pc, #524]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0201 	and.w	r2, r3, #1
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d001      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e0f9      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d008      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bee:	497d      	ldr	r1, [pc, #500]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002bf0:	4b7c      	ldr	r3, [pc, #496]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 808e 	beq.w	8002d2a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d107      	bne.n	8002c26 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c16:	4b73      	ldr	r3, [pc, #460]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d121      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e0d7      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d107      	bne.n	8002c3e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c2e:	4b6d      	ldr	r3, [pc, #436]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d115      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e0cb      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d107      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c46:	4b67      	ldr	r3, [pc, #412]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d109      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e0bf      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c56:	4b63      	ldr	r3, [pc, #396]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0b7      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c66:	495f      	ldr	r1, [pc, #380]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c68:	4b5e      	ldr	r3, [pc, #376]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f023 0203 	bic.w	r2, r3, #3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c78:	f7fe fd4e 	bl	8001718 <HAL_GetTick>
 8002c7c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d112      	bne.n	8002cac <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c86:	e00a      	b.n	8002c9e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c88:	f7fe fd46 	bl	8001718 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e09b      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c9e:	4b51      	ldr	r3, [pc, #324]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b08      	cmp	r3, #8
 8002ca8:	d1ee      	bne.n	8002c88 <HAL_RCC_ClockConfig+0xfc>
 8002caa:	e03e      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d112      	bne.n	8002cda <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb4:	e00a      	b.n	8002ccc <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb6:	f7fe fd2f 	bl	8001718 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e084      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ccc:	4b45      	ldr	r3, [pc, #276]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 030c 	and.w	r3, r3, #12
 8002cd4:	2b0c      	cmp	r3, #12
 8002cd6:	d1ee      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0x12a>
 8002cd8:	e027      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d11d      	bne.n	8002d1e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce2:	e00a      	b.n	8002cfa <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce4:	f7fe fd18 	bl	8001718 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e06d      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cfa:	4b3a      	ldr	r3, [pc, #232]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d1ee      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0x158>
 8002d06:	e010      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d08:	f7fe fd06 	bl	8001718 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e05b      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d1e:	4b31      	ldr	r3, [pc, #196]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1ee      	bne.n	8002d08 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d2a:	4b2d      	ldr	r3, [pc, #180]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0201 	and.w	r2, r3, #1
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d919      	bls.n	8002d6c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d105      	bne.n	8002d4a <HAL_RCC_ClockConfig+0x1be>
 8002d3e:	4a28      	ldr	r2, [pc, #160]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d40:	4b27      	ldr	r3, [pc, #156]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f043 0304 	orr.w	r3, r3, #4
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4925      	ldr	r1, [pc, #148]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d4c:	4b24      	ldr	r3, [pc, #144]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f023 0201 	bic.w	r2, r3, #1
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	4b21      	ldr	r3, [pc, #132]	; (8002de0 <HAL_RCC_ClockConfig+0x254>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0201 	and.w	r2, r3, #1
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d001      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e034      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d008      	beq.n	8002d8a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d78:	491a      	ldr	r1, [pc, #104]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002d7a:	4b1a      	ldr	r3, [pc, #104]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0308 	and.w	r3, r3, #8
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d009      	beq.n	8002daa <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d96:	4913      	ldr	r1, [pc, #76]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002d98:	4b12      	ldr	r3, [pc, #72]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	4313      	orrs	r3, r2
 8002da8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002daa:	f000 f823 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002dae:	4601      	mov	r1, r0
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <HAL_RCC_ClockConfig+0x258>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	091b      	lsrs	r3, r3, #4
 8002db6:	f003 030f 	and.w	r3, r3, #15
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <HAL_RCC_ClockConfig+0x25c>)
 8002dbc:	5cd3      	ldrb	r3, [r2, r3]
 8002dbe:	fa21 f303 	lsr.w	r3, r1, r3
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <HAL_RCC_ClockConfig+0x260>)
 8002dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <HAL_RCC_ClockConfig+0x264>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe fc58 	bl	8001680 <HAL_InitTick>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	72fb      	strb	r3, [r7, #11]

  return status;
 8002dd4:	7afb      	ldrb	r3, [r7, #11]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00
 8002de4:	40023800 	.word	0x40023800
 8002de8:	08003c94 	.word	0x08003c94
 8002dec:	20000000 	.word	0x20000000
 8002df0:	20000004 	.word	0x20000004

08002df4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002df8:	b091      	sub	sp, #68	; 0x44
 8002dfa:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002dfc:	4b5e      	ldr	r3, [pc, #376]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x184>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e04:	f003 030c 	and.w	r3, r3, #12
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d007      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x28>
 8002e0c:	2b0c      	cmp	r3, #12
 8002e0e:	d008      	beq.n	8002e22 <HAL_RCC_GetSysClockFreq+0x2e>
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	f040 809d 	bne.w	8002f50 <HAL_RCC_GetSysClockFreq+0x15c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e16:	4b59      	ldr	r3, [pc, #356]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x188>)
 8002e18:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e1a:	e0a7      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x178>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e1c:	4b58      	ldr	r3, [pc, #352]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x18c>)
 8002e1e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e20:	e0a4      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x178>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e24:	0c9b      	lsrs	r3, r3, #18
 8002e26:	f003 020f 	and.w	r2, r3, #15
 8002e2a:	4b56      	ldr	r3, [pc, #344]	; (8002f84 <HAL_RCC_GetSysClockFreq+0x190>)
 8002e2c:	5c9b      	ldrb	r3, [r3, r2]
 8002e2e:	633b      	str	r3, [r7, #48]	; 0x30
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e32:	0d9b      	lsrs	r3, r3, #22
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	3301      	adds	r3, #1
 8002e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e3c:	4b4e      	ldr	r3, [pc, #312]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d045      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0xe0>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	460b      	mov	r3, r1
 8002e52:	4614      	mov	r4, r2
 8002e54:	0160      	lsls	r0, r4, #5
 8002e56:	6278      	str	r0, [r7, #36]	; 0x24
 8002e58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e5a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002e5e:	6278      	str	r0, [r7, #36]	; 0x24
 8002e60:	015b      	lsls	r3, r3, #5
 8002e62:	623b      	str	r3, [r7, #32]
 8002e64:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e68:	1a5b      	subs	r3, r3, r1
 8002e6a:	eb64 0402 	sbc.w	r4, r4, r2
 8002e6e:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002e72:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002e76:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002e7a:	ebb8 0803 	subs.w	r8, r8, r3
 8002e7e:	eb69 0904 	sbc.w	r9, r9, r4
 8002e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e86:	61fb      	str	r3, [r7, #28]
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e8e:	61fb      	str	r3, [r7, #28]
 8002e90:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002e94:	61bb      	str	r3, [r7, #24]
 8002e96:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002e9a:	eb18 0801 	adds.w	r8, r8, r1
 8002e9e:	eb49 0902 	adc.w	r9, r9, r2
 8002ea2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002eba:	4640      	mov	r0, r8
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec0:	f04f 0400 	mov.w	r4, #0
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4623      	mov	r3, r4
 8002ec8:	f7fd fd72 	bl	80009b0 <__aeabi_uldivmod>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	460c      	mov	r4, r1
 8002ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ed2:	e03a      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x156>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	460b      	mov	r3, r1
 8002ede:	4614      	mov	r4, r2
 8002ee0:	0160      	lsls	r0, r4, #5
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	015b      	lsls	r3, r3, #5
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002ef4:	1a5b      	subs	r3, r3, r1
 8002ef6:	eb64 0402 	sbc.w	r4, r4, r2
 8002efa:	01a6      	lsls	r6, r4, #6
 8002efc:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002f00:	019d      	lsls	r5, r3, #6
 8002f02:	1aed      	subs	r5, r5, r3
 8002f04:	eb66 0604 	sbc.w	r6, r6, r4
 8002f08:	00f3      	lsls	r3, r6, #3
 8002f0a:	607b      	str	r3, [r7, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002f12:	607b      	str	r3, [r7, #4]
 8002f14:	00eb      	lsls	r3, r5, #3
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002f1c:	186d      	adds	r5, r5, r1
 8002f1e:	eb46 0602 	adc.w	r6, r6, r2
 8002f22:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002f26:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002f2a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002f2e:	4655      	mov	r5, sl
 8002f30:	465e      	mov	r6, fp
 8002f32:	4628      	mov	r0, r5
 8002f34:	4631      	mov	r1, r6
 8002f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f38:	f04f 0400 	mov.w	r4, #0
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4623      	mov	r3, r4
 8002f40:	f7fd fd36 	bl	80009b0 <__aeabi_uldivmod>
 8002f44:	4603      	mov	r3, r0
 8002f46:	460c      	mov	r4, r1
 8002f48:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllvco;
 8002f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f4e:	e00d      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x178>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f50:	4b09      	ldr	r3, [pc, #36]	; (8002f78 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	0b5b      	lsrs	r3, r3, #13
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	62bb      	str	r3, [r7, #40]	; 0x28
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5e:	3301      	adds	r3, #1
 8002f60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3744      	adds	r7, #68	; 0x44
 8002f72:	46bd      	mov	sp, r7
 8002f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	00f42400 	.word	0x00f42400
 8002f80:	007a1200 	.word	0x007a1200
 8002f84:	08003c88 	.word	0x08003c88

08002f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f8c:	4b02      	ldr	r3, [pc, #8]	; (8002f98 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr
 8002f98:	20000000 	.word	0x20000000

08002f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fa0:	f7ff fff2 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002fa4:	4601      	mov	r1, r0
 8002fa6:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	4a03      	ldr	r2, [pc, #12]	; (8002fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fb2:	5cd3      	ldrb	r3, [r2, r3]
 8002fb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	08003ca4 	.word	0x08003ca4

08002fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fcc:	2300      	movs	r3, #0
 8002fce:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fd0:	4b29      	ldr	r3, [pc, #164]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d12c      	bne.n	8003036 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fdc:	4b26      	ldr	r3, [pc, #152]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002fe8:	4b24      	ldr	r3, [pc, #144]	; (800307c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	e016      	b.n	8003022 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff4:	4a20      	ldr	r2, [pc, #128]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002ff6:	4b20      	ldr	r3, [pc, #128]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ffe:	6253      	str	r3, [r2, #36]	; 0x24
 8003000:	4b1d      	ldr	r3, [pc, #116]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800300c:	4b1b      	ldr	r3, [pc, #108]	; (800307c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003014:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003016:	4a18      	ldr	r2, [pc, #96]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003020:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003028:	d105      	bne.n	8003036 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003030:	d101      	bne.n	8003036 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003032:	2301      	movs	r3, #1
 8003034:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800303c:	4a10      	ldr	r2, [pc, #64]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f043 0304 	orr.w	r3, r3, #4
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	490d      	ldr	r1, [pc, #52]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f023 0201 	bic.w	r2, r3, #1
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003058:	4b09      	ldr	r3, [pc, #36]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0201 	and.w	r2, r3, #1
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	429a      	cmp	r2, r3
 8003064:	d001      	beq.n	800306a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e000      	b.n	800306c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	371c      	adds	r7, #28
 8003070:	46bd      	mov	sp, r7
 8003072:	bc80      	pop	{r7}
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800
 800307c:	40007000 	.word	0x40007000
 8003080:	40023c00 	.word	0x40023c00

08003084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e031      	b.n	80030fa <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d106      	bne.n	80030b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7fe fa58 	bl	8001560 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2202      	movs	r2, #2
 80030b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3304      	adds	r3, #4
 80030c0:	4619      	mov	r1, r3
 80030c2:	4610      	mov	r0, r2
 80030c4:	f000 f868 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b01      	cmp	r3, #1
 8003116:	d001      	beq.n	800311c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e032      	b.n	8003182 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312c:	d00e      	beq.n	800314c <HAL_TIM_Base_Start+0x48>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a16      	ldr	r2, [pc, #88]	; (800318c <HAL_TIM_Base_Start+0x88>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d009      	beq.n	800314c <HAL_TIM_Base_Start+0x48>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a14      	ldr	r2, [pc, #80]	; (8003190 <HAL_TIM_Base_Start+0x8c>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d004      	beq.n	800314c <HAL_TIM_Base_Start+0x48>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a13      	ldr	r2, [pc, #76]	; (8003194 <HAL_TIM_Base_Start+0x90>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d111      	bne.n	8003170 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2b06      	cmp	r3, #6
 800315c:	d010      	beq.n	8003180 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316e:	e007      	b.n	8003180 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6812      	ldr	r2, [r2, #0]
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr
 800318c:	40000400 	.word	0x40000400
 8003190:	40000800 	.word	0x40000800
 8003194:	40010800 	.word	0x40010800

08003198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ae:	d00f      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a2b      	ldr	r2, [pc, #172]	; (8003260 <TIM_Base_SetConfig+0xc8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d00b      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a2a      	ldr	r2, [pc, #168]	; (8003264 <TIM_Base_SetConfig+0xcc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d007      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a29      	ldr	r2, [pc, #164]	; (8003268 <TIM_Base_SetConfig+0xd0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d003      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a28      	ldr	r2, [pc, #160]	; (800326c <TIM_Base_SetConfig+0xd4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d108      	bne.n	80031e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e8:	d017      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a1c      	ldr	r2, [pc, #112]	; (8003260 <TIM_Base_SetConfig+0xc8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d013      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a1b      	ldr	r2, [pc, #108]	; (8003264 <TIM_Base_SetConfig+0xcc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d00f      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a1a      	ldr	r2, [pc, #104]	; (8003268 <TIM_Base_SetConfig+0xd0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00b      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a19      	ldr	r2, [pc, #100]	; (800326c <TIM_Base_SetConfig+0xd4>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d007      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a18      	ldr	r2, [pc, #96]	; (8003270 <TIM_Base_SetConfig+0xd8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d003      	beq.n	800321a <TIM_Base_SetConfig+0x82>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a17      	ldr	r2, [pc, #92]	; (8003274 <TIM_Base_SetConfig+0xdc>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d108      	bne.n	800322c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4313      	orrs	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	615a      	str	r2, [r3, #20]
}
 8003256:	bf00      	nop
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr
 8003260:	40000400 	.word	0x40000400
 8003264:	40000800 	.word	0x40000800
 8003268:	40000c00 	.word	0x40000c00
 800326c:	40010800 	.word	0x40010800
 8003270:	40010c00 	.word	0x40010c00
 8003274:	40011000 	.word	0x40011000

08003278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800328c:	2302      	movs	r3, #2
 800328e:	e046      	b.n	800331e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d2:	d00e      	beq.n	80032f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a13      	ldr	r2, [pc, #76]	; (8003328 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d009      	beq.n	80032f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a12      	ldr	r2, [pc, #72]	; (800332c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d004      	beq.n	80032f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a10      	ldr	r2, [pc, #64]	; (8003330 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d10c      	bne.n	800330c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	4313      	orrs	r3, r2
 8003302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr
 8003328:	40000400 	.word	0x40000400
 800332c:	40000800 	.word	0x40000800
 8003330:	40010800 	.word	0x40010800

08003334 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003334:	480c      	ldr	r0, [pc, #48]	; (8003368 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003336:	490d      	ldr	r1, [pc, #52]	; (800336c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003338:	4a0d      	ldr	r2, [pc, #52]	; (8003370 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800333a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800333c:	e002      	b.n	8003344 <LoopCopyDataInit>

0800333e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800333e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003342:	3304      	adds	r3, #4

08003344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003348:	d3f9      	bcc.n	800333e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800334a:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800334c:	4c0a      	ldr	r4, [pc, #40]	; (8003378 <LoopFillZerobss+0x22>)
  movs r3, #0
 800334e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003350:	e001      	b.n	8003356 <LoopFillZerobss>

08003352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003354:	3204      	adds	r2, #4

08003356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003358:	d3fb      	bcc.n	8003352 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800335a:	f7fe f973 	bl	8001644 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800335e:	f000 f815 	bl	800338c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003362:	f7fd fec5 	bl	80010f0 <main>
  bx lr
 8003366:	4770      	bx	lr
  ldr r0, =_sdata
 8003368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800336c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003370:	08003cf0 	.word	0x08003cf0
  ldr r2, =_sbss
 8003374:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003378:	20000150 	.word	0x20000150

0800337c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800337c:	e7fe      	b.n	800337c <ADC1_IRQHandler>
	...

08003380 <__errno>:
 8003380:	4b01      	ldr	r3, [pc, #4]	; (8003388 <__errno+0x8>)
 8003382:	6818      	ldr	r0, [r3, #0]
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	2000000c 	.word	0x2000000c

0800338c <__libc_init_array>:
 800338c:	b570      	push	{r4, r5, r6, lr}
 800338e:	2500      	movs	r5, #0
 8003390:	4e0c      	ldr	r6, [pc, #48]	; (80033c4 <__libc_init_array+0x38>)
 8003392:	4c0d      	ldr	r4, [pc, #52]	; (80033c8 <__libc_init_array+0x3c>)
 8003394:	1ba4      	subs	r4, r4, r6
 8003396:	10a4      	asrs	r4, r4, #2
 8003398:	42a5      	cmp	r5, r4
 800339a:	d109      	bne.n	80033b0 <__libc_init_array+0x24>
 800339c:	f000 fc4e 	bl	8003c3c <_init>
 80033a0:	2500      	movs	r5, #0
 80033a2:	4e0a      	ldr	r6, [pc, #40]	; (80033cc <__libc_init_array+0x40>)
 80033a4:	4c0a      	ldr	r4, [pc, #40]	; (80033d0 <__libc_init_array+0x44>)
 80033a6:	1ba4      	subs	r4, r4, r6
 80033a8:	10a4      	asrs	r4, r4, #2
 80033aa:	42a5      	cmp	r5, r4
 80033ac:	d105      	bne.n	80033ba <__libc_init_array+0x2e>
 80033ae:	bd70      	pop	{r4, r5, r6, pc}
 80033b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033b4:	4798      	blx	r3
 80033b6:	3501      	adds	r5, #1
 80033b8:	e7ee      	b.n	8003398 <__libc_init_array+0xc>
 80033ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033be:	4798      	blx	r3
 80033c0:	3501      	adds	r5, #1
 80033c2:	e7f2      	b.n	80033aa <__libc_init_array+0x1e>
 80033c4:	08003ce8 	.word	0x08003ce8
 80033c8:	08003ce8 	.word	0x08003ce8
 80033cc:	08003ce8 	.word	0x08003ce8
 80033d0:	08003cec 	.word	0x08003cec

080033d4 <memset>:
 80033d4:	4603      	mov	r3, r0
 80033d6:	4402      	add	r2, r0
 80033d8:	4293      	cmp	r3, r2
 80033da:	d100      	bne.n	80033de <memset+0xa>
 80033dc:	4770      	bx	lr
 80033de:	f803 1b01 	strb.w	r1, [r3], #1
 80033e2:	e7f9      	b.n	80033d8 <memset+0x4>

080033e4 <siprintf>:
 80033e4:	b40e      	push	{r1, r2, r3}
 80033e6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80033ea:	b500      	push	{lr}
 80033ec:	b09c      	sub	sp, #112	; 0x70
 80033ee:	f8ad 1014 	strh.w	r1, [sp, #20]
 80033f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033f6:	9104      	str	r1, [sp, #16]
 80033f8:	9107      	str	r1, [sp, #28]
 80033fa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80033fe:	ab1d      	add	r3, sp, #116	; 0x74
 8003400:	9002      	str	r0, [sp, #8]
 8003402:	9006      	str	r0, [sp, #24]
 8003404:	4808      	ldr	r0, [pc, #32]	; (8003428 <siprintf+0x44>)
 8003406:	f853 2b04 	ldr.w	r2, [r3], #4
 800340a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800340e:	6800      	ldr	r0, [r0, #0]
 8003410:	a902      	add	r1, sp, #8
 8003412:	9301      	str	r3, [sp, #4]
 8003414:	f000 f866 	bl	80034e4 <_svfiprintf_r>
 8003418:	2200      	movs	r2, #0
 800341a:	9b02      	ldr	r3, [sp, #8]
 800341c:	701a      	strb	r2, [r3, #0]
 800341e:	b01c      	add	sp, #112	; 0x70
 8003420:	f85d eb04 	ldr.w	lr, [sp], #4
 8003424:	b003      	add	sp, #12
 8003426:	4770      	bx	lr
 8003428:	2000000c 	.word	0x2000000c

0800342c <__ssputs_r>:
 800342c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003430:	688e      	ldr	r6, [r1, #8]
 8003432:	4682      	mov	sl, r0
 8003434:	429e      	cmp	r6, r3
 8003436:	460c      	mov	r4, r1
 8003438:	4691      	mov	r9, r2
 800343a:	4698      	mov	r8, r3
 800343c:	d835      	bhi.n	80034aa <__ssputs_r+0x7e>
 800343e:	898a      	ldrh	r2, [r1, #12]
 8003440:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003444:	d031      	beq.n	80034aa <__ssputs_r+0x7e>
 8003446:	2302      	movs	r3, #2
 8003448:	6825      	ldr	r5, [r4, #0]
 800344a:	6909      	ldr	r1, [r1, #16]
 800344c:	1a6f      	subs	r7, r5, r1
 800344e:	6965      	ldr	r5, [r4, #20]
 8003450:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003454:	fb95 f5f3 	sdiv	r5, r5, r3
 8003458:	f108 0301 	add.w	r3, r8, #1
 800345c:	443b      	add	r3, r7
 800345e:	429d      	cmp	r5, r3
 8003460:	bf38      	it	cc
 8003462:	461d      	movcc	r5, r3
 8003464:	0553      	lsls	r3, r2, #21
 8003466:	d531      	bpl.n	80034cc <__ssputs_r+0xa0>
 8003468:	4629      	mov	r1, r5
 800346a:	f000 fb47 	bl	8003afc <_malloc_r>
 800346e:	4606      	mov	r6, r0
 8003470:	b950      	cbnz	r0, 8003488 <__ssputs_r+0x5c>
 8003472:	230c      	movs	r3, #12
 8003474:	f8ca 3000 	str.w	r3, [sl]
 8003478:	89a3      	ldrh	r3, [r4, #12]
 800347a:	f04f 30ff 	mov.w	r0, #4294967295
 800347e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003482:	81a3      	strh	r3, [r4, #12]
 8003484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003488:	463a      	mov	r2, r7
 800348a:	6921      	ldr	r1, [r4, #16]
 800348c:	f000 fac4 	bl	8003a18 <memcpy>
 8003490:	89a3      	ldrh	r3, [r4, #12]
 8003492:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349a:	81a3      	strh	r3, [r4, #12]
 800349c:	6126      	str	r6, [r4, #16]
 800349e:	443e      	add	r6, r7
 80034a0:	6026      	str	r6, [r4, #0]
 80034a2:	4646      	mov	r6, r8
 80034a4:	6165      	str	r5, [r4, #20]
 80034a6:	1bed      	subs	r5, r5, r7
 80034a8:	60a5      	str	r5, [r4, #8]
 80034aa:	4546      	cmp	r6, r8
 80034ac:	bf28      	it	cs
 80034ae:	4646      	movcs	r6, r8
 80034b0:	4649      	mov	r1, r9
 80034b2:	4632      	mov	r2, r6
 80034b4:	6820      	ldr	r0, [r4, #0]
 80034b6:	f000 faba 	bl	8003a2e <memmove>
 80034ba:	68a3      	ldr	r3, [r4, #8]
 80034bc:	2000      	movs	r0, #0
 80034be:	1b9b      	subs	r3, r3, r6
 80034c0:	60a3      	str	r3, [r4, #8]
 80034c2:	6823      	ldr	r3, [r4, #0]
 80034c4:	441e      	add	r6, r3
 80034c6:	6026      	str	r6, [r4, #0]
 80034c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034cc:	462a      	mov	r2, r5
 80034ce:	f000 fb73 	bl	8003bb8 <_realloc_r>
 80034d2:	4606      	mov	r6, r0
 80034d4:	2800      	cmp	r0, #0
 80034d6:	d1e1      	bne.n	800349c <__ssputs_r+0x70>
 80034d8:	6921      	ldr	r1, [r4, #16]
 80034da:	4650      	mov	r0, sl
 80034dc:	f000 fac2 	bl	8003a64 <_free_r>
 80034e0:	e7c7      	b.n	8003472 <__ssputs_r+0x46>
	...

080034e4 <_svfiprintf_r>:
 80034e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034e8:	b09d      	sub	sp, #116	; 0x74
 80034ea:	9303      	str	r3, [sp, #12]
 80034ec:	898b      	ldrh	r3, [r1, #12]
 80034ee:	4680      	mov	r8, r0
 80034f0:	061c      	lsls	r4, r3, #24
 80034f2:	460d      	mov	r5, r1
 80034f4:	4616      	mov	r6, r2
 80034f6:	d50f      	bpl.n	8003518 <_svfiprintf_r+0x34>
 80034f8:	690b      	ldr	r3, [r1, #16]
 80034fa:	b96b      	cbnz	r3, 8003518 <_svfiprintf_r+0x34>
 80034fc:	2140      	movs	r1, #64	; 0x40
 80034fe:	f000 fafd 	bl	8003afc <_malloc_r>
 8003502:	6028      	str	r0, [r5, #0]
 8003504:	6128      	str	r0, [r5, #16]
 8003506:	b928      	cbnz	r0, 8003514 <_svfiprintf_r+0x30>
 8003508:	230c      	movs	r3, #12
 800350a:	f8c8 3000 	str.w	r3, [r8]
 800350e:	f04f 30ff 	mov.w	r0, #4294967295
 8003512:	e0c4      	b.n	800369e <_svfiprintf_r+0x1ba>
 8003514:	2340      	movs	r3, #64	; 0x40
 8003516:	616b      	str	r3, [r5, #20]
 8003518:	2300      	movs	r3, #0
 800351a:	9309      	str	r3, [sp, #36]	; 0x24
 800351c:	2320      	movs	r3, #32
 800351e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003522:	2330      	movs	r3, #48	; 0x30
 8003524:	f04f 0b01 	mov.w	fp, #1
 8003528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800352c:	4637      	mov	r7, r6
 800352e:	463c      	mov	r4, r7
 8003530:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d13c      	bne.n	80035b2 <_svfiprintf_r+0xce>
 8003538:	ebb7 0a06 	subs.w	sl, r7, r6
 800353c:	d00b      	beq.n	8003556 <_svfiprintf_r+0x72>
 800353e:	4653      	mov	r3, sl
 8003540:	4632      	mov	r2, r6
 8003542:	4629      	mov	r1, r5
 8003544:	4640      	mov	r0, r8
 8003546:	f7ff ff71 	bl	800342c <__ssputs_r>
 800354a:	3001      	adds	r0, #1
 800354c:	f000 80a2 	beq.w	8003694 <_svfiprintf_r+0x1b0>
 8003550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003552:	4453      	add	r3, sl
 8003554:	9309      	str	r3, [sp, #36]	; 0x24
 8003556:	783b      	ldrb	r3, [r7, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 809b 	beq.w	8003694 <_svfiprintf_r+0x1b0>
 800355e:	2300      	movs	r3, #0
 8003560:	f04f 32ff 	mov.w	r2, #4294967295
 8003564:	9304      	str	r3, [sp, #16]
 8003566:	9307      	str	r3, [sp, #28]
 8003568:	9205      	str	r2, [sp, #20]
 800356a:	9306      	str	r3, [sp, #24]
 800356c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003570:	931a      	str	r3, [sp, #104]	; 0x68
 8003572:	2205      	movs	r2, #5
 8003574:	7821      	ldrb	r1, [r4, #0]
 8003576:	4850      	ldr	r0, [pc, #320]	; (80036b8 <_svfiprintf_r+0x1d4>)
 8003578:	f000 fa40 	bl	80039fc <memchr>
 800357c:	1c67      	adds	r7, r4, #1
 800357e:	9b04      	ldr	r3, [sp, #16]
 8003580:	b9d8      	cbnz	r0, 80035ba <_svfiprintf_r+0xd6>
 8003582:	06d9      	lsls	r1, r3, #27
 8003584:	bf44      	itt	mi
 8003586:	2220      	movmi	r2, #32
 8003588:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800358c:	071a      	lsls	r2, r3, #28
 800358e:	bf44      	itt	mi
 8003590:	222b      	movmi	r2, #43	; 0x2b
 8003592:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003596:	7822      	ldrb	r2, [r4, #0]
 8003598:	2a2a      	cmp	r2, #42	; 0x2a
 800359a:	d016      	beq.n	80035ca <_svfiprintf_r+0xe6>
 800359c:	2100      	movs	r1, #0
 800359e:	200a      	movs	r0, #10
 80035a0:	9a07      	ldr	r2, [sp, #28]
 80035a2:	4627      	mov	r7, r4
 80035a4:	783b      	ldrb	r3, [r7, #0]
 80035a6:	3401      	adds	r4, #1
 80035a8:	3b30      	subs	r3, #48	; 0x30
 80035aa:	2b09      	cmp	r3, #9
 80035ac:	d950      	bls.n	8003650 <_svfiprintf_r+0x16c>
 80035ae:	b1c9      	cbz	r1, 80035e4 <_svfiprintf_r+0x100>
 80035b0:	e011      	b.n	80035d6 <_svfiprintf_r+0xf2>
 80035b2:	2b25      	cmp	r3, #37	; 0x25
 80035b4:	d0c0      	beq.n	8003538 <_svfiprintf_r+0x54>
 80035b6:	4627      	mov	r7, r4
 80035b8:	e7b9      	b.n	800352e <_svfiprintf_r+0x4a>
 80035ba:	4a3f      	ldr	r2, [pc, #252]	; (80036b8 <_svfiprintf_r+0x1d4>)
 80035bc:	463c      	mov	r4, r7
 80035be:	1a80      	subs	r0, r0, r2
 80035c0:	fa0b f000 	lsl.w	r0, fp, r0
 80035c4:	4318      	orrs	r0, r3
 80035c6:	9004      	str	r0, [sp, #16]
 80035c8:	e7d3      	b.n	8003572 <_svfiprintf_r+0x8e>
 80035ca:	9a03      	ldr	r2, [sp, #12]
 80035cc:	1d11      	adds	r1, r2, #4
 80035ce:	6812      	ldr	r2, [r2, #0]
 80035d0:	9103      	str	r1, [sp, #12]
 80035d2:	2a00      	cmp	r2, #0
 80035d4:	db01      	blt.n	80035da <_svfiprintf_r+0xf6>
 80035d6:	9207      	str	r2, [sp, #28]
 80035d8:	e004      	b.n	80035e4 <_svfiprintf_r+0x100>
 80035da:	4252      	negs	r2, r2
 80035dc:	f043 0302 	orr.w	r3, r3, #2
 80035e0:	9207      	str	r2, [sp, #28]
 80035e2:	9304      	str	r3, [sp, #16]
 80035e4:	783b      	ldrb	r3, [r7, #0]
 80035e6:	2b2e      	cmp	r3, #46	; 0x2e
 80035e8:	d10d      	bne.n	8003606 <_svfiprintf_r+0x122>
 80035ea:	787b      	ldrb	r3, [r7, #1]
 80035ec:	1c79      	adds	r1, r7, #1
 80035ee:	2b2a      	cmp	r3, #42	; 0x2a
 80035f0:	d132      	bne.n	8003658 <_svfiprintf_r+0x174>
 80035f2:	9b03      	ldr	r3, [sp, #12]
 80035f4:	3702      	adds	r7, #2
 80035f6:	1d1a      	adds	r2, r3, #4
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	9203      	str	r2, [sp, #12]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bfb8      	it	lt
 8003600:	f04f 33ff 	movlt.w	r3, #4294967295
 8003604:	9305      	str	r3, [sp, #20]
 8003606:	4c2d      	ldr	r4, [pc, #180]	; (80036bc <_svfiprintf_r+0x1d8>)
 8003608:	2203      	movs	r2, #3
 800360a:	7839      	ldrb	r1, [r7, #0]
 800360c:	4620      	mov	r0, r4
 800360e:	f000 f9f5 	bl	80039fc <memchr>
 8003612:	b138      	cbz	r0, 8003624 <_svfiprintf_r+0x140>
 8003614:	2340      	movs	r3, #64	; 0x40
 8003616:	1b00      	subs	r0, r0, r4
 8003618:	fa03 f000 	lsl.w	r0, r3, r0
 800361c:	9b04      	ldr	r3, [sp, #16]
 800361e:	3701      	adds	r7, #1
 8003620:	4303      	orrs	r3, r0
 8003622:	9304      	str	r3, [sp, #16]
 8003624:	7839      	ldrb	r1, [r7, #0]
 8003626:	2206      	movs	r2, #6
 8003628:	4825      	ldr	r0, [pc, #148]	; (80036c0 <_svfiprintf_r+0x1dc>)
 800362a:	1c7e      	adds	r6, r7, #1
 800362c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003630:	f000 f9e4 	bl	80039fc <memchr>
 8003634:	2800      	cmp	r0, #0
 8003636:	d035      	beq.n	80036a4 <_svfiprintf_r+0x1c0>
 8003638:	4b22      	ldr	r3, [pc, #136]	; (80036c4 <_svfiprintf_r+0x1e0>)
 800363a:	b9fb      	cbnz	r3, 800367c <_svfiprintf_r+0x198>
 800363c:	9b03      	ldr	r3, [sp, #12]
 800363e:	3307      	adds	r3, #7
 8003640:	f023 0307 	bic.w	r3, r3, #7
 8003644:	3308      	adds	r3, #8
 8003646:	9303      	str	r3, [sp, #12]
 8003648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800364a:	444b      	add	r3, r9
 800364c:	9309      	str	r3, [sp, #36]	; 0x24
 800364e:	e76d      	b.n	800352c <_svfiprintf_r+0x48>
 8003650:	fb00 3202 	mla	r2, r0, r2, r3
 8003654:	2101      	movs	r1, #1
 8003656:	e7a4      	b.n	80035a2 <_svfiprintf_r+0xbe>
 8003658:	2300      	movs	r3, #0
 800365a:	240a      	movs	r4, #10
 800365c:	4618      	mov	r0, r3
 800365e:	9305      	str	r3, [sp, #20]
 8003660:	460f      	mov	r7, r1
 8003662:	783a      	ldrb	r2, [r7, #0]
 8003664:	3101      	adds	r1, #1
 8003666:	3a30      	subs	r2, #48	; 0x30
 8003668:	2a09      	cmp	r2, #9
 800366a:	d903      	bls.n	8003674 <_svfiprintf_r+0x190>
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0ca      	beq.n	8003606 <_svfiprintf_r+0x122>
 8003670:	9005      	str	r0, [sp, #20]
 8003672:	e7c8      	b.n	8003606 <_svfiprintf_r+0x122>
 8003674:	fb04 2000 	mla	r0, r4, r0, r2
 8003678:	2301      	movs	r3, #1
 800367a:	e7f1      	b.n	8003660 <_svfiprintf_r+0x17c>
 800367c:	ab03      	add	r3, sp, #12
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	462a      	mov	r2, r5
 8003682:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <_svfiprintf_r+0x1e4>)
 8003684:	a904      	add	r1, sp, #16
 8003686:	4640      	mov	r0, r8
 8003688:	f3af 8000 	nop.w
 800368c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003690:	4681      	mov	r9, r0
 8003692:	d1d9      	bne.n	8003648 <_svfiprintf_r+0x164>
 8003694:	89ab      	ldrh	r3, [r5, #12]
 8003696:	065b      	lsls	r3, r3, #25
 8003698:	f53f af39 	bmi.w	800350e <_svfiprintf_r+0x2a>
 800369c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800369e:	b01d      	add	sp, #116	; 0x74
 80036a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a4:	ab03      	add	r3, sp, #12
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	462a      	mov	r2, r5
 80036aa:	4b07      	ldr	r3, [pc, #28]	; (80036c8 <_svfiprintf_r+0x1e4>)
 80036ac:	a904      	add	r1, sp, #16
 80036ae:	4640      	mov	r0, r8
 80036b0:	f000 f884 	bl	80037bc <_printf_i>
 80036b4:	e7ea      	b.n	800368c <_svfiprintf_r+0x1a8>
 80036b6:	bf00      	nop
 80036b8:	08003cac 	.word	0x08003cac
 80036bc:	08003cb2 	.word	0x08003cb2
 80036c0:	08003cb6 	.word	0x08003cb6
 80036c4:	00000000 	.word	0x00000000
 80036c8:	0800342d 	.word	0x0800342d

080036cc <_printf_common>:
 80036cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036d0:	4691      	mov	r9, r2
 80036d2:	461f      	mov	r7, r3
 80036d4:	688a      	ldr	r2, [r1, #8]
 80036d6:	690b      	ldr	r3, [r1, #16]
 80036d8:	4606      	mov	r6, r0
 80036da:	4293      	cmp	r3, r2
 80036dc:	bfb8      	it	lt
 80036de:	4613      	movlt	r3, r2
 80036e0:	f8c9 3000 	str.w	r3, [r9]
 80036e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036e8:	460c      	mov	r4, r1
 80036ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036ee:	b112      	cbz	r2, 80036f6 <_printf_common+0x2a>
 80036f0:	3301      	adds	r3, #1
 80036f2:	f8c9 3000 	str.w	r3, [r9]
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	0699      	lsls	r1, r3, #26
 80036fa:	bf42      	ittt	mi
 80036fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003700:	3302      	addmi	r3, #2
 8003702:	f8c9 3000 	strmi.w	r3, [r9]
 8003706:	6825      	ldr	r5, [r4, #0]
 8003708:	f015 0506 	ands.w	r5, r5, #6
 800370c:	d107      	bne.n	800371e <_printf_common+0x52>
 800370e:	f104 0a19 	add.w	sl, r4, #25
 8003712:	68e3      	ldr	r3, [r4, #12]
 8003714:	f8d9 2000 	ldr.w	r2, [r9]
 8003718:	1a9b      	subs	r3, r3, r2
 800371a:	429d      	cmp	r5, r3
 800371c:	db2a      	blt.n	8003774 <_printf_common+0xa8>
 800371e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003722:	6822      	ldr	r2, [r4, #0]
 8003724:	3300      	adds	r3, #0
 8003726:	bf18      	it	ne
 8003728:	2301      	movne	r3, #1
 800372a:	0692      	lsls	r2, r2, #26
 800372c:	d42f      	bmi.n	800378e <_printf_common+0xc2>
 800372e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003732:	4639      	mov	r1, r7
 8003734:	4630      	mov	r0, r6
 8003736:	47c0      	blx	r8
 8003738:	3001      	adds	r0, #1
 800373a:	d022      	beq.n	8003782 <_printf_common+0xb6>
 800373c:	6823      	ldr	r3, [r4, #0]
 800373e:	68e5      	ldr	r5, [r4, #12]
 8003740:	f003 0306 	and.w	r3, r3, #6
 8003744:	2b04      	cmp	r3, #4
 8003746:	bf18      	it	ne
 8003748:	2500      	movne	r5, #0
 800374a:	f8d9 2000 	ldr.w	r2, [r9]
 800374e:	f04f 0900 	mov.w	r9, #0
 8003752:	bf08      	it	eq
 8003754:	1aad      	subeq	r5, r5, r2
 8003756:	68a3      	ldr	r3, [r4, #8]
 8003758:	6922      	ldr	r2, [r4, #16]
 800375a:	bf08      	it	eq
 800375c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003760:	4293      	cmp	r3, r2
 8003762:	bfc4      	itt	gt
 8003764:	1a9b      	subgt	r3, r3, r2
 8003766:	18ed      	addgt	r5, r5, r3
 8003768:	341a      	adds	r4, #26
 800376a:	454d      	cmp	r5, r9
 800376c:	d11b      	bne.n	80037a6 <_printf_common+0xda>
 800376e:	2000      	movs	r0, #0
 8003770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003774:	2301      	movs	r3, #1
 8003776:	4652      	mov	r2, sl
 8003778:	4639      	mov	r1, r7
 800377a:	4630      	mov	r0, r6
 800377c:	47c0      	blx	r8
 800377e:	3001      	adds	r0, #1
 8003780:	d103      	bne.n	800378a <_printf_common+0xbe>
 8003782:	f04f 30ff 	mov.w	r0, #4294967295
 8003786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800378a:	3501      	adds	r5, #1
 800378c:	e7c1      	b.n	8003712 <_printf_common+0x46>
 800378e:	2030      	movs	r0, #48	; 0x30
 8003790:	18e1      	adds	r1, r4, r3
 8003792:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800379c:	4422      	add	r2, r4
 800379e:	3302      	adds	r3, #2
 80037a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037a4:	e7c3      	b.n	800372e <_printf_common+0x62>
 80037a6:	2301      	movs	r3, #1
 80037a8:	4622      	mov	r2, r4
 80037aa:	4639      	mov	r1, r7
 80037ac:	4630      	mov	r0, r6
 80037ae:	47c0      	blx	r8
 80037b0:	3001      	adds	r0, #1
 80037b2:	d0e6      	beq.n	8003782 <_printf_common+0xb6>
 80037b4:	f109 0901 	add.w	r9, r9, #1
 80037b8:	e7d7      	b.n	800376a <_printf_common+0x9e>
	...

080037bc <_printf_i>:
 80037bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037c0:	4617      	mov	r7, r2
 80037c2:	7e0a      	ldrb	r2, [r1, #24]
 80037c4:	b085      	sub	sp, #20
 80037c6:	2a6e      	cmp	r2, #110	; 0x6e
 80037c8:	4698      	mov	r8, r3
 80037ca:	4606      	mov	r6, r0
 80037cc:	460c      	mov	r4, r1
 80037ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80037d0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80037d4:	f000 80bc 	beq.w	8003950 <_printf_i+0x194>
 80037d8:	d81a      	bhi.n	8003810 <_printf_i+0x54>
 80037da:	2a63      	cmp	r2, #99	; 0x63
 80037dc:	d02e      	beq.n	800383c <_printf_i+0x80>
 80037de:	d80a      	bhi.n	80037f6 <_printf_i+0x3a>
 80037e0:	2a00      	cmp	r2, #0
 80037e2:	f000 80c8 	beq.w	8003976 <_printf_i+0x1ba>
 80037e6:	2a58      	cmp	r2, #88	; 0x58
 80037e8:	f000 808a 	beq.w	8003900 <_printf_i+0x144>
 80037ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037f0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80037f4:	e02a      	b.n	800384c <_printf_i+0x90>
 80037f6:	2a64      	cmp	r2, #100	; 0x64
 80037f8:	d001      	beq.n	80037fe <_printf_i+0x42>
 80037fa:	2a69      	cmp	r2, #105	; 0x69
 80037fc:	d1f6      	bne.n	80037ec <_printf_i+0x30>
 80037fe:	6821      	ldr	r1, [r4, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003806:	d023      	beq.n	8003850 <_printf_i+0x94>
 8003808:	1d11      	adds	r1, r2, #4
 800380a:	6019      	str	r1, [r3, #0]
 800380c:	6813      	ldr	r3, [r2, #0]
 800380e:	e027      	b.n	8003860 <_printf_i+0xa4>
 8003810:	2a73      	cmp	r2, #115	; 0x73
 8003812:	f000 80b4 	beq.w	800397e <_printf_i+0x1c2>
 8003816:	d808      	bhi.n	800382a <_printf_i+0x6e>
 8003818:	2a6f      	cmp	r2, #111	; 0x6f
 800381a:	d02a      	beq.n	8003872 <_printf_i+0xb6>
 800381c:	2a70      	cmp	r2, #112	; 0x70
 800381e:	d1e5      	bne.n	80037ec <_printf_i+0x30>
 8003820:	680a      	ldr	r2, [r1, #0]
 8003822:	f042 0220 	orr.w	r2, r2, #32
 8003826:	600a      	str	r2, [r1, #0]
 8003828:	e003      	b.n	8003832 <_printf_i+0x76>
 800382a:	2a75      	cmp	r2, #117	; 0x75
 800382c:	d021      	beq.n	8003872 <_printf_i+0xb6>
 800382e:	2a78      	cmp	r2, #120	; 0x78
 8003830:	d1dc      	bne.n	80037ec <_printf_i+0x30>
 8003832:	2278      	movs	r2, #120	; 0x78
 8003834:	496f      	ldr	r1, [pc, #444]	; (80039f4 <_printf_i+0x238>)
 8003836:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800383a:	e064      	b.n	8003906 <_printf_i+0x14a>
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003842:	1d11      	adds	r1, r2, #4
 8003844:	6019      	str	r1, [r3, #0]
 8003846:	6813      	ldr	r3, [r2, #0]
 8003848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800384c:	2301      	movs	r3, #1
 800384e:	e0a3      	b.n	8003998 <_printf_i+0x1dc>
 8003850:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003854:	f102 0104 	add.w	r1, r2, #4
 8003858:	6019      	str	r1, [r3, #0]
 800385a:	d0d7      	beq.n	800380c <_printf_i+0x50>
 800385c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003860:	2b00      	cmp	r3, #0
 8003862:	da03      	bge.n	800386c <_printf_i+0xb0>
 8003864:	222d      	movs	r2, #45	; 0x2d
 8003866:	425b      	negs	r3, r3
 8003868:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800386c:	4962      	ldr	r1, [pc, #392]	; (80039f8 <_printf_i+0x23c>)
 800386e:	220a      	movs	r2, #10
 8003870:	e017      	b.n	80038a2 <_printf_i+0xe6>
 8003872:	6820      	ldr	r0, [r4, #0]
 8003874:	6819      	ldr	r1, [r3, #0]
 8003876:	f010 0f80 	tst.w	r0, #128	; 0x80
 800387a:	d003      	beq.n	8003884 <_printf_i+0xc8>
 800387c:	1d08      	adds	r0, r1, #4
 800387e:	6018      	str	r0, [r3, #0]
 8003880:	680b      	ldr	r3, [r1, #0]
 8003882:	e006      	b.n	8003892 <_printf_i+0xd6>
 8003884:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003888:	f101 0004 	add.w	r0, r1, #4
 800388c:	6018      	str	r0, [r3, #0]
 800388e:	d0f7      	beq.n	8003880 <_printf_i+0xc4>
 8003890:	880b      	ldrh	r3, [r1, #0]
 8003892:	2a6f      	cmp	r2, #111	; 0x6f
 8003894:	bf14      	ite	ne
 8003896:	220a      	movne	r2, #10
 8003898:	2208      	moveq	r2, #8
 800389a:	4957      	ldr	r1, [pc, #348]	; (80039f8 <_printf_i+0x23c>)
 800389c:	2000      	movs	r0, #0
 800389e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80038a2:	6865      	ldr	r5, [r4, #4]
 80038a4:	2d00      	cmp	r5, #0
 80038a6:	60a5      	str	r5, [r4, #8]
 80038a8:	f2c0 809c 	blt.w	80039e4 <_printf_i+0x228>
 80038ac:	6820      	ldr	r0, [r4, #0]
 80038ae:	f020 0004 	bic.w	r0, r0, #4
 80038b2:	6020      	str	r0, [r4, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d13f      	bne.n	8003938 <_printf_i+0x17c>
 80038b8:	2d00      	cmp	r5, #0
 80038ba:	f040 8095 	bne.w	80039e8 <_printf_i+0x22c>
 80038be:	4675      	mov	r5, lr
 80038c0:	2a08      	cmp	r2, #8
 80038c2:	d10b      	bne.n	80038dc <_printf_i+0x120>
 80038c4:	6823      	ldr	r3, [r4, #0]
 80038c6:	07da      	lsls	r2, r3, #31
 80038c8:	d508      	bpl.n	80038dc <_printf_i+0x120>
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	6862      	ldr	r2, [r4, #4]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	bfde      	ittt	le
 80038d2:	2330      	movle	r3, #48	; 0x30
 80038d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80038d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80038dc:	ebae 0305 	sub.w	r3, lr, r5
 80038e0:	6123      	str	r3, [r4, #16]
 80038e2:	f8cd 8000 	str.w	r8, [sp]
 80038e6:	463b      	mov	r3, r7
 80038e8:	aa03      	add	r2, sp, #12
 80038ea:	4621      	mov	r1, r4
 80038ec:	4630      	mov	r0, r6
 80038ee:	f7ff feed 	bl	80036cc <_printf_common>
 80038f2:	3001      	adds	r0, #1
 80038f4:	d155      	bne.n	80039a2 <_printf_i+0x1e6>
 80038f6:	f04f 30ff 	mov.w	r0, #4294967295
 80038fa:	b005      	add	sp, #20
 80038fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003900:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003904:	493c      	ldr	r1, [pc, #240]	; (80039f8 <_printf_i+0x23c>)
 8003906:	6822      	ldr	r2, [r4, #0]
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800390e:	f100 0504 	add.w	r5, r0, #4
 8003912:	601d      	str	r5, [r3, #0]
 8003914:	d001      	beq.n	800391a <_printf_i+0x15e>
 8003916:	6803      	ldr	r3, [r0, #0]
 8003918:	e002      	b.n	8003920 <_printf_i+0x164>
 800391a:	0655      	lsls	r5, r2, #25
 800391c:	d5fb      	bpl.n	8003916 <_printf_i+0x15a>
 800391e:	8803      	ldrh	r3, [r0, #0]
 8003920:	07d0      	lsls	r0, r2, #31
 8003922:	bf44      	itt	mi
 8003924:	f042 0220 	orrmi.w	r2, r2, #32
 8003928:	6022      	strmi	r2, [r4, #0]
 800392a:	b91b      	cbnz	r3, 8003934 <_printf_i+0x178>
 800392c:	6822      	ldr	r2, [r4, #0]
 800392e:	f022 0220 	bic.w	r2, r2, #32
 8003932:	6022      	str	r2, [r4, #0]
 8003934:	2210      	movs	r2, #16
 8003936:	e7b1      	b.n	800389c <_printf_i+0xe0>
 8003938:	4675      	mov	r5, lr
 800393a:	fbb3 f0f2 	udiv	r0, r3, r2
 800393e:	fb02 3310 	mls	r3, r2, r0, r3
 8003942:	5ccb      	ldrb	r3, [r1, r3]
 8003944:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003948:	4603      	mov	r3, r0
 800394a:	2800      	cmp	r0, #0
 800394c:	d1f5      	bne.n	800393a <_printf_i+0x17e>
 800394e:	e7b7      	b.n	80038c0 <_printf_i+0x104>
 8003950:	6808      	ldr	r0, [r1, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003958:	6949      	ldr	r1, [r1, #20]
 800395a:	d004      	beq.n	8003966 <_printf_i+0x1aa>
 800395c:	1d10      	adds	r0, r2, #4
 800395e:	6018      	str	r0, [r3, #0]
 8003960:	6813      	ldr	r3, [r2, #0]
 8003962:	6019      	str	r1, [r3, #0]
 8003964:	e007      	b.n	8003976 <_printf_i+0x1ba>
 8003966:	f010 0f40 	tst.w	r0, #64	; 0x40
 800396a:	f102 0004 	add.w	r0, r2, #4
 800396e:	6018      	str	r0, [r3, #0]
 8003970:	6813      	ldr	r3, [r2, #0]
 8003972:	d0f6      	beq.n	8003962 <_printf_i+0x1a6>
 8003974:	8019      	strh	r1, [r3, #0]
 8003976:	2300      	movs	r3, #0
 8003978:	4675      	mov	r5, lr
 800397a:	6123      	str	r3, [r4, #16]
 800397c:	e7b1      	b.n	80038e2 <_printf_i+0x126>
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	1d11      	adds	r1, r2, #4
 8003982:	6019      	str	r1, [r3, #0]
 8003984:	6815      	ldr	r5, [r2, #0]
 8003986:	2100      	movs	r1, #0
 8003988:	6862      	ldr	r2, [r4, #4]
 800398a:	4628      	mov	r0, r5
 800398c:	f000 f836 	bl	80039fc <memchr>
 8003990:	b108      	cbz	r0, 8003996 <_printf_i+0x1da>
 8003992:	1b40      	subs	r0, r0, r5
 8003994:	6060      	str	r0, [r4, #4]
 8003996:	6863      	ldr	r3, [r4, #4]
 8003998:	6123      	str	r3, [r4, #16]
 800399a:	2300      	movs	r3, #0
 800399c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039a0:	e79f      	b.n	80038e2 <_printf_i+0x126>
 80039a2:	6923      	ldr	r3, [r4, #16]
 80039a4:	462a      	mov	r2, r5
 80039a6:	4639      	mov	r1, r7
 80039a8:	4630      	mov	r0, r6
 80039aa:	47c0      	blx	r8
 80039ac:	3001      	adds	r0, #1
 80039ae:	d0a2      	beq.n	80038f6 <_printf_i+0x13a>
 80039b0:	6823      	ldr	r3, [r4, #0]
 80039b2:	079b      	lsls	r3, r3, #30
 80039b4:	d507      	bpl.n	80039c6 <_printf_i+0x20a>
 80039b6:	2500      	movs	r5, #0
 80039b8:	f104 0919 	add.w	r9, r4, #25
 80039bc:	68e3      	ldr	r3, [r4, #12]
 80039be:	9a03      	ldr	r2, [sp, #12]
 80039c0:	1a9b      	subs	r3, r3, r2
 80039c2:	429d      	cmp	r5, r3
 80039c4:	db05      	blt.n	80039d2 <_printf_i+0x216>
 80039c6:	68e0      	ldr	r0, [r4, #12]
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	4298      	cmp	r0, r3
 80039cc:	bfb8      	it	lt
 80039ce:	4618      	movlt	r0, r3
 80039d0:	e793      	b.n	80038fa <_printf_i+0x13e>
 80039d2:	2301      	movs	r3, #1
 80039d4:	464a      	mov	r2, r9
 80039d6:	4639      	mov	r1, r7
 80039d8:	4630      	mov	r0, r6
 80039da:	47c0      	blx	r8
 80039dc:	3001      	adds	r0, #1
 80039de:	d08a      	beq.n	80038f6 <_printf_i+0x13a>
 80039e0:	3501      	adds	r5, #1
 80039e2:	e7eb      	b.n	80039bc <_printf_i+0x200>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1a7      	bne.n	8003938 <_printf_i+0x17c>
 80039e8:	780b      	ldrb	r3, [r1, #0]
 80039ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039f2:	e765      	b.n	80038c0 <_printf_i+0x104>
 80039f4:	08003cce 	.word	0x08003cce
 80039f8:	08003cbd 	.word	0x08003cbd

080039fc <memchr>:
 80039fc:	b510      	push	{r4, lr}
 80039fe:	b2c9      	uxtb	r1, r1
 8003a00:	4402      	add	r2, r0
 8003a02:	4290      	cmp	r0, r2
 8003a04:	4603      	mov	r3, r0
 8003a06:	d101      	bne.n	8003a0c <memchr+0x10>
 8003a08:	2000      	movs	r0, #0
 8003a0a:	bd10      	pop	{r4, pc}
 8003a0c:	781c      	ldrb	r4, [r3, #0]
 8003a0e:	3001      	adds	r0, #1
 8003a10:	428c      	cmp	r4, r1
 8003a12:	d1f6      	bne.n	8003a02 <memchr+0x6>
 8003a14:	4618      	mov	r0, r3
 8003a16:	bd10      	pop	{r4, pc}

08003a18 <memcpy>:
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	1e43      	subs	r3, r0, #1
 8003a1c:	440a      	add	r2, r1
 8003a1e:	4291      	cmp	r1, r2
 8003a20:	d100      	bne.n	8003a24 <memcpy+0xc>
 8003a22:	bd10      	pop	{r4, pc}
 8003a24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a2c:	e7f7      	b.n	8003a1e <memcpy+0x6>

08003a2e <memmove>:
 8003a2e:	4288      	cmp	r0, r1
 8003a30:	b510      	push	{r4, lr}
 8003a32:	eb01 0302 	add.w	r3, r1, r2
 8003a36:	d803      	bhi.n	8003a40 <memmove+0x12>
 8003a38:	1e42      	subs	r2, r0, #1
 8003a3a:	4299      	cmp	r1, r3
 8003a3c:	d10c      	bne.n	8003a58 <memmove+0x2a>
 8003a3e:	bd10      	pop	{r4, pc}
 8003a40:	4298      	cmp	r0, r3
 8003a42:	d2f9      	bcs.n	8003a38 <memmove+0xa>
 8003a44:	1881      	adds	r1, r0, r2
 8003a46:	1ad2      	subs	r2, r2, r3
 8003a48:	42d3      	cmn	r3, r2
 8003a4a:	d100      	bne.n	8003a4e <memmove+0x20>
 8003a4c:	bd10      	pop	{r4, pc}
 8003a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a52:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003a56:	e7f7      	b.n	8003a48 <memmove+0x1a>
 8003a58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a5c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003a60:	e7eb      	b.n	8003a3a <memmove+0xc>
	...

08003a64 <_free_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4605      	mov	r5, r0
 8003a68:	2900      	cmp	r1, #0
 8003a6a:	d043      	beq.n	8003af4 <_free_r+0x90>
 8003a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a70:	1f0c      	subs	r4, r1, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bfb8      	it	lt
 8003a76:	18e4      	addlt	r4, r4, r3
 8003a78:	f000 f8d4 	bl	8003c24 <__malloc_lock>
 8003a7c:	4a1e      	ldr	r2, [pc, #120]	; (8003af8 <_free_r+0x94>)
 8003a7e:	6813      	ldr	r3, [r2, #0]
 8003a80:	4610      	mov	r0, r2
 8003a82:	b933      	cbnz	r3, 8003a92 <_free_r+0x2e>
 8003a84:	6063      	str	r3, [r4, #4]
 8003a86:	6014      	str	r4, [r2, #0]
 8003a88:	4628      	mov	r0, r5
 8003a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a8e:	f000 b8ca 	b.w	8003c26 <__malloc_unlock>
 8003a92:	42a3      	cmp	r3, r4
 8003a94:	d90b      	bls.n	8003aae <_free_r+0x4a>
 8003a96:	6821      	ldr	r1, [r4, #0]
 8003a98:	1862      	adds	r2, r4, r1
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	bf01      	itttt	eq
 8003a9e:	681a      	ldreq	r2, [r3, #0]
 8003aa0:	685b      	ldreq	r3, [r3, #4]
 8003aa2:	1852      	addeq	r2, r2, r1
 8003aa4:	6022      	streq	r2, [r4, #0]
 8003aa6:	6063      	str	r3, [r4, #4]
 8003aa8:	6004      	str	r4, [r0, #0]
 8003aaa:	e7ed      	b.n	8003a88 <_free_r+0x24>
 8003aac:	4613      	mov	r3, r2
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	b10a      	cbz	r2, 8003ab6 <_free_r+0x52>
 8003ab2:	42a2      	cmp	r2, r4
 8003ab4:	d9fa      	bls.n	8003aac <_free_r+0x48>
 8003ab6:	6819      	ldr	r1, [r3, #0]
 8003ab8:	1858      	adds	r0, r3, r1
 8003aba:	42a0      	cmp	r0, r4
 8003abc:	d10b      	bne.n	8003ad6 <_free_r+0x72>
 8003abe:	6820      	ldr	r0, [r4, #0]
 8003ac0:	4401      	add	r1, r0
 8003ac2:	1858      	adds	r0, r3, r1
 8003ac4:	4282      	cmp	r2, r0
 8003ac6:	6019      	str	r1, [r3, #0]
 8003ac8:	d1de      	bne.n	8003a88 <_free_r+0x24>
 8003aca:	6810      	ldr	r0, [r2, #0]
 8003acc:	6852      	ldr	r2, [r2, #4]
 8003ace:	4401      	add	r1, r0
 8003ad0:	6019      	str	r1, [r3, #0]
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	e7d8      	b.n	8003a88 <_free_r+0x24>
 8003ad6:	d902      	bls.n	8003ade <_free_r+0x7a>
 8003ad8:	230c      	movs	r3, #12
 8003ada:	602b      	str	r3, [r5, #0]
 8003adc:	e7d4      	b.n	8003a88 <_free_r+0x24>
 8003ade:	6820      	ldr	r0, [r4, #0]
 8003ae0:	1821      	adds	r1, r4, r0
 8003ae2:	428a      	cmp	r2, r1
 8003ae4:	bf01      	itttt	eq
 8003ae6:	6811      	ldreq	r1, [r2, #0]
 8003ae8:	6852      	ldreq	r2, [r2, #4]
 8003aea:	1809      	addeq	r1, r1, r0
 8003aec:	6021      	streq	r1, [r4, #0]
 8003aee:	6062      	str	r2, [r4, #4]
 8003af0:	605c      	str	r4, [r3, #4]
 8003af2:	e7c9      	b.n	8003a88 <_free_r+0x24>
 8003af4:	bd38      	pop	{r3, r4, r5, pc}
 8003af6:	bf00      	nop
 8003af8:	2000009c 	.word	0x2000009c

08003afc <_malloc_r>:
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	1ccd      	adds	r5, r1, #3
 8003b00:	f025 0503 	bic.w	r5, r5, #3
 8003b04:	3508      	adds	r5, #8
 8003b06:	2d0c      	cmp	r5, #12
 8003b08:	bf38      	it	cc
 8003b0a:	250c      	movcc	r5, #12
 8003b0c:	2d00      	cmp	r5, #0
 8003b0e:	4606      	mov	r6, r0
 8003b10:	db01      	blt.n	8003b16 <_malloc_r+0x1a>
 8003b12:	42a9      	cmp	r1, r5
 8003b14:	d903      	bls.n	8003b1e <_malloc_r+0x22>
 8003b16:	230c      	movs	r3, #12
 8003b18:	6033      	str	r3, [r6, #0]
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	bd70      	pop	{r4, r5, r6, pc}
 8003b1e:	f000 f881 	bl	8003c24 <__malloc_lock>
 8003b22:	4a23      	ldr	r2, [pc, #140]	; (8003bb0 <_malloc_r+0xb4>)
 8003b24:	6814      	ldr	r4, [r2, #0]
 8003b26:	4621      	mov	r1, r4
 8003b28:	b991      	cbnz	r1, 8003b50 <_malloc_r+0x54>
 8003b2a:	4c22      	ldr	r4, [pc, #136]	; (8003bb4 <_malloc_r+0xb8>)
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	b91b      	cbnz	r3, 8003b38 <_malloc_r+0x3c>
 8003b30:	4630      	mov	r0, r6
 8003b32:	f000 f867 	bl	8003c04 <_sbrk_r>
 8003b36:	6020      	str	r0, [r4, #0]
 8003b38:	4629      	mov	r1, r5
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	f000 f862 	bl	8003c04 <_sbrk_r>
 8003b40:	1c43      	adds	r3, r0, #1
 8003b42:	d126      	bne.n	8003b92 <_malloc_r+0x96>
 8003b44:	230c      	movs	r3, #12
 8003b46:	4630      	mov	r0, r6
 8003b48:	6033      	str	r3, [r6, #0]
 8003b4a:	f000 f86c 	bl	8003c26 <__malloc_unlock>
 8003b4e:	e7e4      	b.n	8003b1a <_malloc_r+0x1e>
 8003b50:	680b      	ldr	r3, [r1, #0]
 8003b52:	1b5b      	subs	r3, r3, r5
 8003b54:	d41a      	bmi.n	8003b8c <_malloc_r+0x90>
 8003b56:	2b0b      	cmp	r3, #11
 8003b58:	d90f      	bls.n	8003b7a <_malloc_r+0x7e>
 8003b5a:	600b      	str	r3, [r1, #0]
 8003b5c:	18cc      	adds	r4, r1, r3
 8003b5e:	50cd      	str	r5, [r1, r3]
 8003b60:	4630      	mov	r0, r6
 8003b62:	f000 f860 	bl	8003c26 <__malloc_unlock>
 8003b66:	f104 000b 	add.w	r0, r4, #11
 8003b6a:	1d23      	adds	r3, r4, #4
 8003b6c:	f020 0007 	bic.w	r0, r0, #7
 8003b70:	1ac3      	subs	r3, r0, r3
 8003b72:	d01b      	beq.n	8003bac <_malloc_r+0xb0>
 8003b74:	425a      	negs	r2, r3
 8003b76:	50e2      	str	r2, [r4, r3]
 8003b78:	bd70      	pop	{r4, r5, r6, pc}
 8003b7a:	428c      	cmp	r4, r1
 8003b7c:	bf0b      	itete	eq
 8003b7e:	6863      	ldreq	r3, [r4, #4]
 8003b80:	684b      	ldrne	r3, [r1, #4]
 8003b82:	6013      	streq	r3, [r2, #0]
 8003b84:	6063      	strne	r3, [r4, #4]
 8003b86:	bf18      	it	ne
 8003b88:	460c      	movne	r4, r1
 8003b8a:	e7e9      	b.n	8003b60 <_malloc_r+0x64>
 8003b8c:	460c      	mov	r4, r1
 8003b8e:	6849      	ldr	r1, [r1, #4]
 8003b90:	e7ca      	b.n	8003b28 <_malloc_r+0x2c>
 8003b92:	1cc4      	adds	r4, r0, #3
 8003b94:	f024 0403 	bic.w	r4, r4, #3
 8003b98:	42a0      	cmp	r0, r4
 8003b9a:	d005      	beq.n	8003ba8 <_malloc_r+0xac>
 8003b9c:	1a21      	subs	r1, r4, r0
 8003b9e:	4630      	mov	r0, r6
 8003ba0:	f000 f830 	bl	8003c04 <_sbrk_r>
 8003ba4:	3001      	adds	r0, #1
 8003ba6:	d0cd      	beq.n	8003b44 <_malloc_r+0x48>
 8003ba8:	6025      	str	r5, [r4, #0]
 8003baa:	e7d9      	b.n	8003b60 <_malloc_r+0x64>
 8003bac:	bd70      	pop	{r4, r5, r6, pc}
 8003bae:	bf00      	nop
 8003bb0:	2000009c 	.word	0x2000009c
 8003bb4:	200000a0 	.word	0x200000a0

08003bb8 <_realloc_r>:
 8003bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bba:	4607      	mov	r7, r0
 8003bbc:	4614      	mov	r4, r2
 8003bbe:	460e      	mov	r6, r1
 8003bc0:	b921      	cbnz	r1, 8003bcc <_realloc_r+0x14>
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003bc8:	f7ff bf98 	b.w	8003afc <_malloc_r>
 8003bcc:	b922      	cbnz	r2, 8003bd8 <_realloc_r+0x20>
 8003bce:	f7ff ff49 	bl	8003a64 <_free_r>
 8003bd2:	4625      	mov	r5, r4
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bd8:	f000 f826 	bl	8003c28 <_malloc_usable_size_r>
 8003bdc:	4284      	cmp	r4, r0
 8003bde:	d90f      	bls.n	8003c00 <_realloc_r+0x48>
 8003be0:	4621      	mov	r1, r4
 8003be2:	4638      	mov	r0, r7
 8003be4:	f7ff ff8a 	bl	8003afc <_malloc_r>
 8003be8:	4605      	mov	r5, r0
 8003bea:	2800      	cmp	r0, #0
 8003bec:	d0f2      	beq.n	8003bd4 <_realloc_r+0x1c>
 8003bee:	4631      	mov	r1, r6
 8003bf0:	4622      	mov	r2, r4
 8003bf2:	f7ff ff11 	bl	8003a18 <memcpy>
 8003bf6:	4631      	mov	r1, r6
 8003bf8:	4638      	mov	r0, r7
 8003bfa:	f7ff ff33 	bl	8003a64 <_free_r>
 8003bfe:	e7e9      	b.n	8003bd4 <_realloc_r+0x1c>
 8003c00:	4635      	mov	r5, r6
 8003c02:	e7e7      	b.n	8003bd4 <_realloc_r+0x1c>

08003c04 <_sbrk_r>:
 8003c04:	b538      	push	{r3, r4, r5, lr}
 8003c06:	2300      	movs	r3, #0
 8003c08:	4c05      	ldr	r4, [pc, #20]	; (8003c20 <_sbrk_r+0x1c>)
 8003c0a:	4605      	mov	r5, r0
 8003c0c:	4608      	mov	r0, r1
 8003c0e:	6023      	str	r3, [r4, #0]
 8003c10:	f7fd fcec 	bl	80015ec <_sbrk>
 8003c14:	1c43      	adds	r3, r0, #1
 8003c16:	d102      	bne.n	8003c1e <_sbrk_r+0x1a>
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	b103      	cbz	r3, 8003c1e <_sbrk_r+0x1a>
 8003c1c:	602b      	str	r3, [r5, #0]
 8003c1e:	bd38      	pop	{r3, r4, r5, pc}
 8003c20:	2000014c 	.word	0x2000014c

08003c24 <__malloc_lock>:
 8003c24:	4770      	bx	lr

08003c26 <__malloc_unlock>:
 8003c26:	4770      	bx	lr

08003c28 <_malloc_usable_size_r>:
 8003c28:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	f1a0 0004 	sub.w	r0, r0, #4
 8003c32:	bfbc      	itt	lt
 8003c34:	580b      	ldrlt	r3, [r1, r0]
 8003c36:	18c0      	addlt	r0, r0, r3
 8003c38:	4770      	bx	lr
	...

08003c3c <_init>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr

08003c48 <_fini>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr
