Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 15:40:07 2022
| Host         : DESKTOP-F03JE4O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_module_timing_summary_routed.rpt -pb main_module_timing_summary_routed.pb -rpx main_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FastClk/clk_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.367ns  (logic 8.135ns (39.943%)  route 12.232ns (60.057%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.002    14.832    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.956 r  d5/a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.900    16.856    a_to_g_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    20.367 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.367    a_to_g[6]
    W7                                                                r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.275ns  (logic 8.154ns (40.216%)  route 12.121ns (59.784%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.988    14.818    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.942 r  d5/a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804    16.745    a_to_g_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    20.275 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.275    a_to_g[5]
    W6                                                                r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.107ns  (logic 8.095ns (40.259%)  route 12.012ns (59.741%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.720 r  s_OBUF[14]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.720    s_OBUF[14]_inst_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.939 r  s_OBUF[15]_inst_i_3/O[0]
                         net (fo=2, routed)           1.039    11.978    d5/s[15][0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.323    12.301 r  d5/s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.082    16.384    s_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    20.107 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.107    s[15]
    L1                                                                r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.975ns  (logic 8.156ns (40.830%)  route 11.819ns (59.170%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.608    14.438    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.562 r  d5/a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.882    16.444    a_to_g_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.975 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.975    a_to_g[0]
    U7                                                                r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.868ns  (logic 8.160ns (41.072%)  route 11.708ns (58.928%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.705    14.535    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.659 r  d5/a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673    16.332    a_to_g_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.868 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.868    a_to_g[3]
    V8                                                                r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.747ns  (logic 8.129ns (41.165%)  route 11.618ns (58.835%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.619    14.449    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.573 r  d5/a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670    16.243    a_to_g_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.747 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.747    a_to_g[1]
    V5                                                                r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.627ns  (logic 8.160ns (41.574%)  route 11.467ns (58.426%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 r  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 r  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.470    14.300    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.424 r  d5/a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    16.092    a_to_g_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.627 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.627    a_to_g[4]
    U8                                                                r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.593ns  (logic 8.144ns (41.568%)  route 11.449ns (58.432%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.842 f  s_OBUF[14]_inst_i_2/O[2]
                         net (fo=2, routed)           0.671    11.513    d5/s[14][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.301    11.814 f  d5/a_to_g_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    12.625    d5/digit1[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  d5/a_to_g_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.956    13.706    d5/a_to_g_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  d5/a_to_g_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.446    14.275    d5/a_to_g_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    14.399 r  d5/a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    16.073    a_to_g_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.593 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.593    a_to_g[2]
    U5                                                                r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.048ns  (logic 7.860ns (41.261%)  route 11.189ns (58.739%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.926 r  s_OBUF[14]_inst_i_2/O[1]
                         net (fo=2, routed)           0.763    11.689    d5/s[14][0]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.306    11.995 r  d5/s_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.535    15.530    s_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    19.048 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.048    s[12]
    P3                                                                r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.902ns  (logic 8.080ns (42.747%)  route 10.822ns (57.253%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  b_IBUF[3]_inst/O
                         net (fo=23, routed)          3.670     5.118    b_IBUF[3]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.242 r  s_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.763     6.005    s_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.129 r  s_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.129    s_OBUF[10]_inst_i_36_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.505 r  s_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.505    s_OBUF[10]_inst_i_21_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  s_OBUF[10]_inst_i_22/O[1]
                         net (fo=2, routed)           0.953     7.781    s_OBUF[10]_inst_i_22_n_6
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.334     8.115 r  s_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.837     8.953    s_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.326     9.279 r  s_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.667     9.946    s_OBUF[10]_inst_i_23_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  s_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.070    s_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.603 r  s_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.603    s_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.918 r  s_OBUF[14]_inst_i_2/O[3]
                         net (fo=2, routed)           0.830    11.748    d5/s[14][2]
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.335    12.083 r  d5/s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.101    15.184    s_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717    18.902 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.902    s[14]
    P1                                                                r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE                         0.000     0.000 r  u1/count_reg[0]/C
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    u1/count[0]
    SLICE_X45Y18         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  u1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    u1/p_1_in[0]
    SLICE_X45Y18         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE                         0.000     0.000 r  u1/clk_out_reg/C
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/clk_out_reg/Q
                         net (fo=6, routed)           0.168     0.309    u1/clk
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  u1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    u1/clk_out_i_1__0_n_0
    SLICE_X45Y16         FDRE                                         r  u1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FastClk/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FastClk/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE                         0.000     0.000 r  FastClk/clk_out_reg/C
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FastClk/clk_out_reg/Q
                         net (fo=3, routed)           0.168     0.309    FastClk/CLK
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  FastClk/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    FastClk/clk_out_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  FastClk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FastClk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FastClk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE                         0.000     0.000 r  FastClk/count_reg[0]/C
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FastClk/count_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    FastClk/count_reg_n_0_[0]
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  FastClk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    FastClk/count[0]_i_1_n_0
    SLICE_X55Y21         FDRE                                         r  FastClk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refc/refreshcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refc/refreshcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  refc/refreshcounter_reg[1]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refc/refreshcounter_reg[1]/Q
                         net (fo=15, routed)          0.185     0.326    refc/Q[1]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.042     0.368 r  refc/refreshcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    refc/refreshcounter[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  refc/refreshcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE                         0.000     0.000 r  u1/count_reg[15]/C
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.134     0.275    u1/count[15]
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/p_1_in[15]
    SLICE_X44Y18         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE                         0.000     0.000 r  u1/count_reg[19]/C
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.134     0.275    u1/count[19]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/p_1_in[19]
    SLICE_X44Y19         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  u1/count_reg[23]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.134     0.275    u1/count[23]
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/p_1_in[23]
    SLICE_X44Y20         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  u1/count_reg[3]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    u1/count[3]
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/count0_carry/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/p_1_in[3]
    SLICE_X44Y15         FDRE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FastClk/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FastClk/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE                         0.000     0.000 r  FastClk/count_reg[7]/C
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FastClk/count_reg[7]/Q
                         net (fo=2, routed)           0.126     0.290    FastClk/count_reg_n_0_[7]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  FastClk/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.400    FastClk/count0_carry__0_n_5
    SLICE_X54Y21         FDRE                                         r  FastClk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------





