{
  "Top": "DLU",
  "RtlTop": "DLU",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": ["set_directive_top DLU -name DLU"],
    "DirectiveInfo": ["top DLU {{name DLU}} {}"]
  },
  "Args": {
    "inStream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axis<32, 2, 5, 6>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "outStream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axis<32, 2, 5, 6>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    "dataType": "int",
    "dataWidth": "32",
    "interfaceRef": "s_axi_CRTL_BUS",
    "registerRefs": ["ap_return"]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DLU",
    "Version": "1.0",
    "DisplayName": "Dlu",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DLU_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/DLU_faddfsub_32nsbkb.vhd",
      "impl\/vhdl\/DLU_fdiv_32ns_32ndEe.vhd",
      "impl\/vhdl\/DLU_fmul_32ns_32ncud.vhd",
      "impl\/vhdl\/DLU_sitofp_32ns_3eOg.vhd",
      "impl\/vhdl\/DLU_temp.vhd",
      "impl\/vhdl\/DLU_W.vhd",
      "impl\/vhdl\/DLU_X.vhd",
      "impl\/vhdl\/DLU.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DLU_CRTL_BUS_s_axi.v",
      "impl\/verilog\/DLU_faddfsub_32nsbkb.v",
      "impl\/verilog\/DLU_fdiv_32ns_32ndEe.v",
      "impl\/verilog\/DLU_fmul_32ns_32ncud.v",
      "impl\/verilog\/DLU_sitofp_32ns_3eOg.v",
      "impl\/verilog\/DLU_temp.v",
      "impl\/verilog\/DLU_temp_ram.dat",
      "impl\/verilog\/DLU_W.v",
      "impl\/verilog\/DLU_W_ram.dat",
      "impl\/verilog\/DLU_X.v",
      "impl\/verilog\/DLU_X_ram.dat",
      "impl\/verilog\/DLU.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/DLU_v1_0\/data\/DLU.mdd",
      "impl\/misc\/drivers\/DLU_v1_0\/data\/DLU.tcl",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/xdlu.c",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/xdlu.h",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/xdlu_hw.h",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/xdlu_linux.c",
      "impl\/misc\/drivers\/DLU_v1_0\/src\/xdlu_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/DLU_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/DLU_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/DLU_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/DLU_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "E:\/bio-SFA\/HLS_SampleGn\/solution1\/.autopilot\/db\/DLU.design.xml",
    "DebugDir": "E:\/bio-SFA\/HLS_SampleGn\/solution1\/.debug",
    "ProtoInst": [
      "E:\/bio-SFA\/HLS_SampleGn\/solution1\/.debug\/DLU.protoinst",
      "E:\/bio-SFA\/HLS_SampleGn\/solution1\/.debug\/MMU.protoinst",
      "E:\/bio-SFA\/HLS_SampleGn\/solution1\/.debug\/sampleGenerator.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "DLU_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DLU_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "DLU_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DLU_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "DLU_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DLU_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "DLU_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DLU_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CRTL_BUS inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CRTL_BUS",
      "bundle_role": "interrupt"
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ap_return",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ap_return"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "DLU"},
    "Info": {"DLU": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"DLU": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.140"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "880",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "14",
                "Latency": "14",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "14",
                "Latency": "112",
                "PipelineII": "",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "14",
                "Latency": "70",
                "PipelineII": "",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "14",
                "Latency": "70",
                "PipelineII": "",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 1.5",
                "TripCount": "14",
                "Latency": "70",
                "PipelineII": "",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 1.6",
                "TripCount": "14",
                "Latency": "70",
                "PipelineII": "",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 1.7",
                "TripCount": "14",
                "Latency": "238",
                "PipelineII": "",
                "PipelineDepth": "17"
              }
            ]
          },
          {
            "Name": "Loop 2",
            "TripCount": "13",
            "Latency": "39",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "3073",
          "LUT": "4812",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "DLU",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-11 13:05:30 +0430",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
