

================================================================
== Vitis HLS Report for 'fft1D_512_Pipeline_loop1_twiddles'
================================================================
* Date:           Thu May 29 21:12:24 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.054 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7647|     7647|  61.176 us|  61.176 us|  7647|  7647|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_twiddles  |     7645|     7645|        47|         17|          1|   448|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 17, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.05>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 51 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 56 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 57 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i.split"   --->   Operation 59 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 60 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln128 = icmp_eq  i9 %indvar_flatten_load, i9 448" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 61 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.71ns)   --->   "%add_ln128 = add i9 %indvar_flatten_load, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 62 'add' 'add_ln128' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %twiddles8.exit, void %for.inc481.preheader.exitStub" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 63 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 64 'load' 'j_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tid_load = load i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 65 'load' 'tid_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_load, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 66 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%or_ln115 = or i1 %icmp_ln28, i1 %first_iter_0" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 67 'or' 'or_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.35ns)   --->   "%select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 68 'select' 'select_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln128_1 = add i7 %tid_load, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 69 'add' 'add_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.30ns)   --->   "%select_ln128 = select i1 %icmp_ln28, i7 %add_ln128_1, i7 %tid_load" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 70 'select' 'select_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.22ns)   --->   "%xor_ln132 = xor i7 %select_ln128, i7 64" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 71 'xor' 'xor_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 72 'zext' 'zext_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%work_x_addr_1 = getelementptr i64 %work_x, i64 0, i64 %zext_ln132" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 73 'getelementptr' 'work_x_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 74 'load' 'work_x_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 75 'sext' 'sext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %sext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 76 'zext' 'zext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%work_x_addr_3 = getelementptr i64 %work_x, i64 0, i64 %zext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 77 'getelementptr' 'work_x_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 78 'load' 'work_x_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%work_y_addr_1 = getelementptr i64 %work_y, i64 0, i64 %zext_ln132" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 79 'getelementptr' 'work_y_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 80 'load' 'work_y_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%work_y_addr_3 = getelementptr i64 %work_y, i64 0, i64 %zext_ln134" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 81 'getelementptr' 'work_y_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 82 'load' 'work_y_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln115, void %for.inc.i.split, void %for.first.iter.for.inc.i" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 83 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 84 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i6 %trunc_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 85 'zext' 'zext_ln153' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (4.65ns)   --->   "%conv2_i = sitodp i32 %zext_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 86 'sitodp' 'conv2_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln115" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 88 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 89 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln128)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 90 'getelementptr' 'data_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 91 'getelementptr' 'data_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln128 = store i9 %add_ln128, i9 %indvar_flatten" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 92 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %select_ln128, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 93 'store' 'store_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 94 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 95 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 96 'load' 'work_x_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 97 'load' 'work_x_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 98 [1/1] (0.71ns)   --->   "%add_ln136 = add i9 %zext_ln128_1, i9 320" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 98 'add' 'add_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %add_ln136" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 99 'zext' 'zext_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%work_x_addr_5 = getelementptr i64 %work_x, i64 0, i64 %zext_ln136" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 100 'getelementptr' 'work_x_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 101 'load' 'work_x_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i7 %xor_ln132" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 102 'sext' 'sext_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i9 %sext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 103 'zext' 'zext_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%work_x_addr_7 = getelementptr i64 %work_x, i64 0, i64 %zext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 104 'getelementptr' 'work_x_addr_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 105 'load' 'work_x_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 106 [1/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 106 'load' 'work_y_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 107 'load' 'work_y_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%work_y_addr_5 = getelementptr i64 %work_y, i64 0, i64 %zext_ln136" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 108 'getelementptr' 'work_y_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 109 'load' 'work_y_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%work_y_addr_7 = getelementptr i64 %work_y, i64 0, i64 %zext_ln138" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 110 'getelementptr' 'work_y_addr_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 111 'load' 'work_y_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 112 [1/2] (4.65ns)   --->   "%conv2_i = sitodp i32 %zext_ln153" [data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 112 'sitodp' 'conv2_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 113 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 113 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln128)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 114 [2/2] (4.65ns)   --->   "%conv_i = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 114 'sitodp' 'conv_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%c0_x_12 = bitcast i64 %work_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:132]   --->   Operation 115 'bitcast' 'c0_x_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln133_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 116 'bitconcatenate' 'zext_ln133_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %zext_ln133_cast" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 117 'zext' 'zext_ln133' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%work_x_addr_2 = getelementptr i64 %work_x, i64 0, i64 %zext_ln133" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 118 'getelementptr' 'work_x_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 119 'load' 'work_x_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%c0_x_14 = bitcast i64 %work_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:134]   --->   Operation 120 'bitcast' 'c0_x_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 121 'load' 'work_x_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i64 %work_x_load_5" [data/benchmarks/trans_fft/transposed_fft.c:136]   --->   Operation 122 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i8 %zext_ln133_cast" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 123 'sext' 'sext_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i9 %sext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 124 'zext' 'zext_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%work_x_addr_6 = getelementptr i64 %work_x, i64 0, i64 %zext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 125 'getelementptr' 'work_x_addr_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 126 'load' 'work_x_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 127 [1/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 127 'load' 'work_x_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast i64 %work_x_load_7" [data/benchmarks/trans_fft/transposed_fft.c:138]   --->   Operation 128 'bitcast' 'bitcast_ln138' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%c0_y_12 = bitcast i64 %work_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:141]   --->   Operation 129 'bitcast' 'c0_y_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%work_y_addr_2 = getelementptr i64 %work_y, i64 0, i64 %zext_ln133" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 130 'getelementptr' 'work_y_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 131 'load' 'work_y_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%c0_y_14 = bitcast i64 %work_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:143]   --->   Operation 132 'bitcast' 'c0_y_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 133 'load' 'work_y_load_5' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i64 %work_y_load_5" [data/benchmarks/trans_fft/transposed_fft.c:145]   --->   Operation 134 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%work_y_addr_6 = getelementptr i64 %work_y, i64 0, i64 %zext_ln137" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 135 'getelementptr' 'work_y_addr_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 136 'load' 'work_y_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 137 [1/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 137 'load' 'work_y_load_7' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %work_y_load_7" [data/benchmarks/trans_fft/transposed_fft.c:147]   --->   Operation 138 'bitcast' 'bitcast_ln147' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 139 [4/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 139 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [4/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 140 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [4/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 141 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [4/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 142 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [4/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 143 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [4/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 144 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/2] (4.65ns)   --->   "%conv_i = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 145 'sitodp' 'conv_i' <Predicate = (!icmp_ln128)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:128]   --->   Operation 146 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln128" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 147 'getelementptr' 'work_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 148 [2/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 148 'load' 'work_x_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 149 'load' 'work_x_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%c0_x_13 = bitcast i64 %work_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:133]   --->   Operation 150 'bitcast' 'c0_x_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln135_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln128" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 151 'bitconcatenate' 'zext_ln135_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %zext_ln135_cast" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 152 'zext' 'zext_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%work_x_addr_4 = getelementptr i64 %work_x, i64 0, i64 %zext_ln135" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 153 'getelementptr' 'work_x_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 154 'load' 'work_x_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 155 'load' 'work_x_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln137 = bitcast i64 %work_x_load_6" [data/benchmarks/trans_fft/transposed_fft.c:137]   --->   Operation 156 'bitcast' 'bitcast_ln137' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln128" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 157 'getelementptr' 'work_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 158 'load' 'work_y_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 159 'load' 'work_y_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%c0_y_13 = bitcast i64 %work_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:142]   --->   Operation 160 'bitcast' 'c0_y_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%work_y_addr_4 = getelementptr i64 %work_y, i64 0, i64 %zext_ln135" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 161 'getelementptr' 'work_y_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 162 'load' 'work_y_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 163 'load' 'work_y_load_6' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln146 = bitcast i64 %work_y_load_6" [data/benchmarks/trans_fft/transposed_fft.c:146]   --->   Operation 164 'bitcast' 'bitcast_ln146' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 165 [3/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 165 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [3/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 166 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 167 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 168 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [4/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 169 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [4/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 170 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [4/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 171 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [4/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 172 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [4/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 173 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [4/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 174 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [3/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 175 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [3/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 176 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [4/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 177 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 178 [1/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 178 'load' 'work_x_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%c0_x = bitcast i64 %work_x_load" [data/benchmarks/trans_fft/transposed_fft.c:131]   --->   Operation 179 'bitcast' 'c0_x' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 180 'load' 'work_x_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i64 %work_x_load_4" [data/benchmarks/trans_fft/transposed_fft.c:135]   --->   Operation 181 'bitcast' 'bitcast_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 182 [1/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 182 'load' 'work_y_load' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%c0_y = bitcast i64 %work_y_load" [data/benchmarks/trans_fft/transposed_fft.c:140]   --->   Operation 183 'bitcast' 'c0_y' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 184 'load' 'work_y_load_4' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i64 %work_y_load_4" [data/benchmarks/trans_fft/transposed_fft.c:144]   --->   Operation 185 'bitcast' 'bitcast_ln144' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_5 : Operation 186 [4/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 186 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [4/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 187 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [4/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 188 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [4/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 189 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [2/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 190 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [2/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 191 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 192 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 193 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [3/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 194 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [3/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 195 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [3/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 196 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 197 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [3/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 198 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [3/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 199 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [2/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 200 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [2/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 201 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [3/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 202 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 203 [3/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 203 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [3/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 204 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [3/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 205 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [3/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 206 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 207 'dadd' 'c0_x_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 208 'dadd' 'c0_y_5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 209 'dsub' 'tmp_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 210 'dsub' 'sub3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [2/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 211 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [2/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 212 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [2/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 213 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 214 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [2/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 215 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 216 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 217 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 218 'dsub' 'sub7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [2/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 219 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.62>
ST_7 : Operation 220 [2/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 220 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [2/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 221 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [2/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 222 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [2/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 223 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 224 'dadd' 'add4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 225 'dadd' 'add5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 226 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 227 'dsub' 'sub5' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 228 'dadd' 'add6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 229 'dadd' 'add7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln150 = bitcast i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 230 'bitcast' 'bitcast_ln150' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i64 %bitcast_ln150, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 231 'xor' 'xor_ln150' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln150_1 = bitcast i64 %xor_ln150" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 232 'bitcast' 'bitcast_ln150_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 233 [4/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 233 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln150_2 = bitcast i64 %tmp_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 234 'bitcast' 'bitcast_ln150_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.28ns)   --->   "%xor_ln150_1 = xor i64 %bitcast_ln150_2, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 235 'xor' 'xor_ln150_1' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln150_3 = bitcast i64 %xor_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 236 'bitcast' 'bitcast_ln150_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 237 [4/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 237 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln150_8 = bitcast i64 %tmp_1_2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 238 'bitcast' 'bitcast_ln150_8' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.28ns)   --->   "%xor_ln150_4 = xor i64 %bitcast_ln150_8, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 239 'xor' 'xor_ln150_4' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln150_9 = bitcast i64 %xor_ln150_4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 240 'bitcast' 'bitcast_ln150_9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln150_10 = bitcast i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 241 'bitcast' 'bitcast_ln150_10' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.28ns)   --->   "%xor_ln150_5 = xor i64 %bitcast_ln150_10, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 242 'xor' 'xor_ln150_5' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln150_11 = bitcast i64 %xor_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 243 'bitcast' 'bitcast_ln150_11' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 244 [4/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 244 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [4/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 245 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/4] (4.50ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 246 'dmul' 'mul_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 247 [1/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 247 'dadd' 'c0_x_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 248 'dadd' 'c0_y_4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 249 'dsub' 'c0_x_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 250 'dsub' 'c0_y_8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [3/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 251 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [3/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 252 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [4/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 253 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln150_4 = bitcast i64 %sub5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 254 'bitcast' 'bitcast_ln150_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.28ns)   --->   "%xor_ln150_2 = xor i64 %bitcast_ln150_4, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 255 'xor' 'xor_ln150_2' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln150_6 = bitcast i64 %tmp_1_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 256 'bitcast' 'bitcast_ln150_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.28ns)   --->   "%xor_ln150_3 = xor i64 %bitcast_ln150_6, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 257 'xor' 'xor_ln150_3' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [4/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 258 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 259 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 260 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [4/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 261 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [4/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 262 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [4/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 263 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [4/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 264 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [4/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 265 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 266 [2/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 266 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [2/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 267 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 268 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 269 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 270 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 271 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [4/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 272 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [4/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 273 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [4/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 274 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [4/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 275 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 276 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 277 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 278 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 279 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [3/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 280 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 281 [1/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 281 'dsub' 'sub8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 282 'dadd' 'add8' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 283 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 284 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 285 'dsub' 'sub1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 286 'dadd' 'add1' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [3/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 287 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [3/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 288 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [3/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 289 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [3/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 290 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [2/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 291 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [2/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 292 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [2/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 293 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 294 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [2/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 295 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 296 [4/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 296 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [4/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 297 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 298 'dmul' 'mul4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub5, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 299 'dmul' 'mul7' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 300 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 301 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [2/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 302 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [2/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 303 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [2/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 304 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [2/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 305 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 306 'dadd' 'add2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 307 'dadd' 'add3' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 308 'dsub' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 309 'dsub' 'sub2' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/4] (4.50ns)   --->   "%div_i = dmul i64 %mul_i, i64 0.00195312" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 310 'dmul' 'div_i' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 311 [3/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 311 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [3/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 312 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln150_5 = bitcast i64 %xor_ln150_2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 313 'bitcast' 'bitcast_ln150_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 314 [4/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 314 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln150_7 = bitcast i64 %xor_ln150_3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 315 'bitcast' 'bitcast_ln150_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 316 [4/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 316 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 317 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 318 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 319 'dadd' 'c0_x_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 320 'dadd' 'c0_y_6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 321 'dsub' 'c0_x_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 322 'dsub' 'c0_y_7' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [4/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 323 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln150_12 = bitcast i64 %sub2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 324 'bitcast' 'bitcast_ln150_12' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.28ns)   --->   "%xor_ln150_6 = xor i64 %bitcast_ln150_12, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 325 'xor' 'xor_ln150_6' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln150_14 = bitcast i64 %tmp" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 326 'bitcast' 'bitcast_ln150_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.28ns)   --->   "%xor_ln150_7 = xor i64 %bitcast_ln150_14, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 327 'xor' 'xor_ln150_7' <Predicate = (!icmp_ln128)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 328 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 329 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 330 [2/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 330 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [2/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 331 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [3/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 332 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [3/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 333 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 334 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 335 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [3/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 336 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 337 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [4/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 338 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [4/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 339 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [4/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 340 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [4/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 341 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 342 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 343 [1/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 343 'dmul' 'c0_x_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 344 'dmul' 'c0_y_9' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [2/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 345 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [2/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 346 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 347 'dmul' 'mul1' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %add1, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 348 'dmul' 'mul3' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [2/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 349 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 350 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 351 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [3/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 352 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [3/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 353 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [3/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 354 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 355 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 356 [1/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 356 'dsub' 'sub9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 357 'dadd' 'add9' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 358 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 359 'dmul' 'mul2' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 360 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [2/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 361 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [2/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 362 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [2/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 363 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 364 [4/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 364 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [4/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 365 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [4/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 366 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [4/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 367 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div_i, i64 %conv2_i" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 368 'dmul' 'phi' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.53>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln150_13 = bitcast i64 %xor_ln150_6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 369 'bitcast' 'bitcast_ln150_13' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 370 [4/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 370 'dsub' 'sub4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln150_15 = bitcast i64 %xor_ln150_7" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 371 'bitcast' 'bitcast_ln150_15' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 372 [4/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 372 'dsub' 'sub6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 373 'dadd' 'add' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 374 'dadd' 'add10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 375 'dsub' 'sub10' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 376 'dsub' 'sub11' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [4/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 377 'dadd' 'c0_x_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [4/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 378 'dadd' 'c0_y_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [4/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 379 'dsub' 'c0_x_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [4/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 380 'dsub' 'c0_y_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [3/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 381 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [3/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 382 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [3/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 383 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [3/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 384 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 385 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 386 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %select_ln115, i4 1" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 386 'add' 'add_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.70ns)   --->   "%icmp_ln28_2 = icmp_eq  i4 %add_ln28, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 387 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln153, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 388 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i9 %shl_ln" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 389 'zext' 'zext_ln156' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln156" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 390 'getelementptr' 'DATA_x_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln156" [data/benchmarks/trans_fft/transposed_fft.c:165]   --->   Operation 391 'getelementptr' 'DATA_y_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_2, void %new.latch.for.inc.i.split, void %last.iter.for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 392 'br' 'br_ln28' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (1.20ns)   --->   "%store_ln156 = store i64 %add, i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:156]   --->   Operation 393 'store' 'store_ln156' <Predicate = (!icmp_ln128 & icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 394 [1/1] (1.20ns)   --->   "%store_ln165 = store i64 %add10, i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:165]   --->   Operation 394 'store' 'store_ln165' <Predicate = (!icmp_ln128 & icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 395 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 395 'store' 'store_ln25' <Predicate = (!icmp_ln128)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 396 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 396 'dsub' 'sub4' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [3/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 397 'dsub' 'sub6' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [3/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 398 'dadd' 'c0_x_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [3/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 399 'dadd' 'c0_y_15' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [3/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 400 'dsub' 'c0_x_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 401 [3/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 401 'dsub' 'c0_y_16' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [2/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 402 'dadd' 'add13' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [2/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 403 'dadd' 'add14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [2/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 404 'dsub' 'tmp_1_47' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [2/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 405 'dsub' 'sub14' <Predicate = (!icmp_ln128)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 406 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 407 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 407 'call' 'phi_y' <Predicate = (!icmp_ln128)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 408 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 408 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 409 [2/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 409 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [2/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 410 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [2/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 411 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [2/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 412 'dsub' 'c0_x_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [2/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 413 'dsub' 'c0_y_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 414 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 415 [1/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 415 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/4] (4.33ns)   --->   "%tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 416 'dsub' 'tmp_1_47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 417 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 418 'call' 'phi_x' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 419 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 419 'call' 'phi_y' <Predicate = (!icmp_ln128)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.55>
ST_19 : Operation 420 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 420 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 421 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 422 [1/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 422 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 423 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/4] (4.33ns)   --->   "%c0_x_16 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 424 'dsub' 'c0_x_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/4] (4.33ns)   --->   "%c0_y_16 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 425 'dsub' 'c0_y_16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [4/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 426 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln150_16 = bitcast i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 427 'bitcast' 'bitcast_ln150_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.28ns)   --->   "%xor_ln150_8 = xor i64 %bitcast_ln150_16, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 428 'xor' 'xor_ln150_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln150_18 = bitcast i64 %tmp_1_47" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 429 'bitcast' 'bitcast_ln150_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.28ns)   --->   "%xor_ln150_9 = xor i64 %bitcast_ln150_18, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 430 'xor' 'xor_ln150_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 431 [4/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 431 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 432 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 433 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 433 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 434 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 434 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 435 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 436 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 437 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 437 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.55>
ST_21 : Operation 438 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 438 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 439 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 439 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 440 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 440 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 441 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 441 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.55>
ST_22 : Operation 442 [4/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 442 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 443 [4/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 443 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 444 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %tmp_1_47, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 444 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %sub14, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 445 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 446 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 446 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 447 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 447 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 448 [3/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 448 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [3/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 449 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [4/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 450 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [4/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 451 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln150_17 = bitcast i64 %xor_ln150_8" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 452 'bitcast' 'bitcast_ln150_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [4/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 453 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln150_19 = bitcast i64 %xor_ln150_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 454 'bitcast' 'bitcast_ln150_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [4/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 455 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [4/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 456 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [4/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 457 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 458 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 459 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 459 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.55>
ST_24 : Operation 460 [2/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 460 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [2/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 461 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [3/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 462 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [3/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 463 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [3/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 464 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [3/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 465 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [3/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 466 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [3/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 467 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [4/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 468 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [4/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 469 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 470 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 470 'call' 'phi_x' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 471 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 471 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.94>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%data_x_addr_16 = getelementptr i64 %data_x, i64 0, i64 0"   --->   Operation 472 'getelementptr' 'data_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%data_y_addr_16 = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 473 'getelementptr' 'data_y_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [1/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 474 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 475 [1/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 475 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [2/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 476 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [2/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 477 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [2/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 478 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 479 [2/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 479 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 480 [2/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 480 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [2/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 481 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [3/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 482 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [3/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 483 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add, i3 %data_x_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 484 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 485 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add10, i3 %data_y_addr_16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 485 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 486 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 486 'call' 'phi_y' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 487 [1/1] (0.00ns)   --->   "%data_x_addr_9 = getelementptr i64 %data_x, i64 0, i64 1"   --->   Operation 487 'getelementptr' 'data_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%data_x_addr_10 = getelementptr i64 %data_x, i64 0, i64 2"   --->   Operation 488 'getelementptr' 'data_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 489 [1/1] (0.00ns)   --->   "%data_y_addr_9 = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 489 'getelementptr' 'data_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%data_y_addr_10 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 490 'getelementptr' 'data_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [1/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 491 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 492 [1/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 492 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 493 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [1/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 494 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 495 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [1/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 496 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [2/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 497 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 498 [2/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 498 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub10, i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 499 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 500 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub11, i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 500 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 501 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add11, i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 501 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 502 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add12, i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 502 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%data_x_addr_11 = getelementptr i64 %data_x, i64 0, i64 3"   --->   Operation 503 'getelementptr' 'data_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%data_x_addr_12 = getelementptr i64 %data_x, i64 0, i64 4"   --->   Operation 504 'getelementptr' 'data_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%data_y_addr_11 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 505 'getelementptr' 'data_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "%data_y_addr_12 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 506 'getelementptr' 'data_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 507 [1/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_15, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 507 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 508 [1/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_15, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 508 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [4/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 509 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [4/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 510 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 511 [4/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 511 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [4/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 512 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 513 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub12, i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 513 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 514 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub13, i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 514 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 515 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add15, i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 515 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 516 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add16, i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 516 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%data_x_addr_13 = getelementptr i64 %data_x, i64 0, i64 5"   --->   Operation 517 'getelementptr' 'data_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%data_y_addr_13 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 518 'getelementptr' 'data_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [3/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 519 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [3/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 520 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 521 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 521 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [3/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 522 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub17, i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 523 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 524 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub18, i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 524 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 525 [2/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 525 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 526 [2/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 526 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 527 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 527 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 528 [2/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 528 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.04>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%data_x_addr_14 = getelementptr i64 %data_x, i64 0, i64 6"   --->   Operation 529 'getelementptr' 'data_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%data_x_addr_15 = getelementptr i64 %data_x, i64 0, i64 7"   --->   Operation 530 'getelementptr' 'data_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%data_y_addr_14 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 531 'getelementptr' 'data_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%data_y_addr_15 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 532 'getelementptr' 'data_y_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_twiddles_str"   --->   Operation 533 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448"   --->   Operation 534 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 535 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 536 [1/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 536 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 537 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_16, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 537 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 538 [1/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_16, i64 %sub16" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 538 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 539 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add17, i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 539 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 540 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add18, i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 540 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 541 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub, i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 541 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 542 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub19, i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:150]   --->   Operation 542 'store' 'store_ln150' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 543 'br' 'br_ln28' <Predicate = (or_ln115)> <Delay = 0.00>
ST_30 : Operation 646 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 646 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 544 [2/2] (0.71ns)   --->   "%tmp_14 = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 544 'load' 'tmp_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 545 [2/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 545 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 5.21>
ST_32 : Operation 546 [1/2] (0.71ns)   --->   "%tmp_14 = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 546 'load' 'tmp_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 547 [4/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 547 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 548 [1/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 548 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 549 [4/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 549 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 550 [4/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 550 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [4/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 551 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.50>
ST_33 : Operation 552 [3/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 552 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 553 [3/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 553 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [3/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 554 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 555 [3/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 555 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.50>
ST_34 : Operation 556 [2/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 556 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 557 [2/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 557 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 558 [2/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 558 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 559 [2/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 559 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.50>
ST_35 : Operation 560 [1/4] (4.50ns)   --->   "%mul8_i = dmul i64 %tmp_14, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 560 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [1/4] (4.50ns)   --->   "%mul11_i = dmul i64 %data_y_load_7, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 561 'dmul' 'mul11_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 562 [1/4] (4.50ns)   --->   "%mul14_i = dmul i64 %tmp_14, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 562 'dmul' 'mul14_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 563 [1/4] (4.50ns)   --->   "%mul17_i = dmul i64 %data_y_load_7, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 563 'dmul' 'mul17_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 564 [4/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 564 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 565 [4/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 565 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 566 [3/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 566 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 567 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 567 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 568 [2/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 568 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 569 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 569 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.04>
ST_39 : Operation 570 [1/4] (4.33ns)   --->   "%sub_i = dsub i64 %mul8_i, i64 %mul11_i" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 570 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 571 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub_i, i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 571 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 572 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %mul14_i, i64 %mul17_i" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 572 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 573 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add_i, i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 573 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 574 [2/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 574 'load' 'data_x_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 575 [2/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 575 'load' 'data_x_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 576 [2/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 576 'load' 'data_y_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 577 [2/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 577 'load' 'data_y_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 41 <SV = 40> <Delay = 1.91>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln158 = or i9 %shl_ln, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 578 'or' 'or_ln158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i9 %or_ln158" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 579 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 580 [1/1] (0.00ns)   --->   "%DATA_x_addr_9 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln158" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 580 'getelementptr' 'DATA_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln161 = or i9 %shl_ln, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 581 'or' 'or_ln161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i9 %or_ln161" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 582 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 583 [1/1] (0.00ns)   --->   "%DATA_x_addr_12 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln161" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 583 'getelementptr' 'DATA_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 584 [1/1] (0.00ns)   --->   "%DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln158" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 584 'getelementptr' 'DATA_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 585 [1/1] (0.00ns)   --->   "%DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln161" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 585 'getelementptr' 'DATA_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 586 [1/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 586 'load' 'data_x_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 587 [1/1] (1.20ns)   --->   "%store_ln158 = store i64 %data_x_load_1, i9 %DATA_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:158]   --->   Operation 587 'store' 'store_ln158' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 588 [2/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 588 'load' 'data_x_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 589 [2/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 589 'load' 'data_x_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 590 [1/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 590 'load' 'data_x_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 591 [1/1] (1.20ns)   --->   "%store_ln161 = store i64 %data_x_load_4, i9 %DATA_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:161]   --->   Operation 591 'store' 'store_ln161' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 592 [1/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 592 'load' 'data_y_load_1' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 593 [1/1] (1.20ns)   --->   "%store_ln167 = store i64 %data_y_load_1, i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:167]   --->   Operation 593 'store' 'store_ln167' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 594 [2/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 594 'load' 'data_y_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 595 [2/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 595 'load' 'data_y_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 596 [1/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 596 'load' 'data_y_load_4' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 597 [1/1] (1.20ns)   --->   "%store_ln170 = store i64 %data_y_load_4, i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:170]   --->   Operation 597 'store' 'store_ln170' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "%or_ln159 = or i9 %shl_ln, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 598 'or' 'or_ln159' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i9 %or_ln159" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 599 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%DATA_x_addr_10 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln159" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 600 'getelementptr' 'DATA_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln160 = or i9 %shl_ln, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 601 'or' 'or_ln160' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i9 %or_ln160" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 602 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%DATA_x_addr_11 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln160" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 603 'getelementptr' 'DATA_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln159" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 604 'getelementptr' 'DATA_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln160" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 605 'getelementptr' 'DATA_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 606 [2/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 606 'load' 'data_x_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 607 [1/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 607 'load' 'data_x_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 608 [1/1] (1.20ns)   --->   "%store_ln159 = store i64 %data_x_load_2, i9 %DATA_x_addr_10" [data/benchmarks/trans_fft/transposed_fft.c:159]   --->   Operation 608 'store' 'store_ln159' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 609 [1/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 609 'load' 'data_x_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 610 [1/1] (1.20ns)   --->   "%store_ln160 = store i64 %data_x_load_3, i9 %DATA_x_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:160]   --->   Operation 610 'store' 'store_ln160' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 611 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 611 'load' 'data_y_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 612 [1/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_11" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 612 'load' 'data_y_load_2' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 613 [1/1] (1.20ns)   --->   "%store_ln168 = store i64 %data_y_load_2, i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:168]   --->   Operation 613 'store' 'store_ln168' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 614 [1/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_12" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 614 'load' 'data_y_load_3' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 615 [1/1] (1.20ns)   --->   "%store_ln169 = store i64 %data_y_load_3, i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:169]   --->   Operation 615 'store' 'store_ln169' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 43 <SV = 42> <Delay = 1.91>
ST_43 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln157 = or i9 %shl_ln, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 616 'or' 'or_ln157' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i9 %or_ln157" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 617 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 618 [1/1] (0.00ns)   --->   "%DATA_x_addr_8 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln157" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 618 'getelementptr' 'DATA_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 619 [1/1] (0.00ns)   --->   "%DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln157" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 619 'getelementptr' 'DATA_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 620 [1/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 620 'load' 'data_x_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 621 [1/1] (1.20ns)   --->   "%store_ln157 = store i64 %data_x_load, i9 %DATA_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:157]   --->   Operation 621 'store' 'store_ln157' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 622 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_9" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 622 'load' 'data_y_load' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 623 [1/1] (1.20ns)   --->   "%store_ln166 = store i64 %data_y_load, i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:166]   --->   Operation 623 'store' 'store_ln166' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.71>
ST_45 : Operation 624 [2/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 624 'load' 'data_x_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 625 [2/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 625 'load' 'data_y_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 1.91>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln162 = or i9 %shl_ln, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 626 'or' 'or_ln162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i9 %or_ln162" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 627 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 628 [1/1] (0.00ns)   --->   "%DATA_x_addr_13 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln162" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 628 'getelementptr' 'DATA_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln162" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 629 'getelementptr' 'DATA_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 630 [1/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 630 'load' 'data_x_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 631 [1/1] (1.20ns)   --->   "%store_ln162 = store i64 %data_x_load_5, i9 %DATA_x_addr_13" [data/benchmarks/trans_fft/transposed_fft.c:162]   --->   Operation 631 'store' 'store_ln162' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 632 [2/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 632 'load' 'data_x_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 633 [1/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 633 'load' 'data_y_load_5' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 634 [1/1] (1.20ns)   --->   "%store_ln171 = store i64 %data_y_load_5, i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:171]   --->   Operation 634 'store' 'store_ln171' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 635 [2/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 635 'load' 'data_y_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 1.91>
ST_47 : Operation 636 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 636 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln163 = or i9 %shl_ln, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 637 'or' 'or_ln163' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i9 %or_ln163" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 638 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (0.00ns)   --->   "%DATA_x_addr_14 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln163" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 639 'getelementptr' 'DATA_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 640 [1/1] (0.00ns)   --->   "%DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln163" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 640 'getelementptr' 'DATA_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 641 [1/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 641 'load' 'data_x_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln163 = store i64 %data_x_load_6, i9 %DATA_x_addr_14" [data/benchmarks/trans_fft/transposed_fft.c:163]   --->   Operation 642 'store' 'store_ln163' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 643 [1/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_15" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 643 'load' 'data_y_load_6' <Predicate = (icmp_ln28_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 644 [1/1] (1.20ns)   --->   "%store_ln172 = store i64 %data_y_load_6, i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:172]   --->   Operation 644 'store' 'store_ln172' <Predicate = (icmp_ln28_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.for.inc.i.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153]   --->   Operation 645 'br' 'br_ln28' <Predicate = (icmp_ln28_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 6.054ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln25', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153) of constant 1 on local variable 'j', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153 [21]  (0.387 ns)
	'load' operation 4 bit ('j_load', data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153) on local variable 'j', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:153 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:153) [50]  (0.708 ns)
	'select' operation 7 bit ('select_ln128', data/benchmarks/trans_fft/transposed_fft.c:128) [54]  (0.308 ns)
	'sitodp' operation 64 bit ('conv2_i', data/benchmarks/trans_fft/transposed_fft.c:153) [239]  (4.651 ns)

 <State 2>: 5.350ns
The critical path consists of the following:
	'load' operation 32 bit ('twiddles8_reversed8_load', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) on array 'twiddles8_reversed8' [243]  (0.699 ns)
	'sitodp' operation 64 bit ('conv_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [244]  (4.651 ns)

 <State 3>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:136) on array 'work_x' [83]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:150) [123]  (4.334 ns)

 <State 4>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:133) on array 'work_x' [68]  (1.200 ns)
	'dadd' operation 64 bit ('add4', data/benchmarks/trans_fft/transposed_fft.c:150) [127]  (4.334 ns)

 <State 5>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load', data/benchmarks/trans_fft/transposed_fft.c:131) on array 'work_x' [58]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:150) [119]  (4.334 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [245]  (4.503 ns)

 <State 7>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln150', data/benchmarks/trans_fft/transposed_fft.c:150) [136]  (0.289 ns)
	'dsub' operation 64 bit ('sub8', data/benchmarks/trans_fft/transposed_fft.c:150) [138]  (4.334 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [246]  (4.503 ns)

 <State 9>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [246]  (4.503 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [246]  (4.503 ns)

 <State 11>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [246]  (4.503 ns)

 <State 12>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [247]  (4.503 ns)

 <State 13>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [247]  (4.503 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [247]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:153) [247]  (4.503 ns)

 <State 16>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/trans_fft/transposed_fft.c:150) [183]  (4.334 ns)
	'store' operation 0 bit ('store_ln156', data/benchmarks/trans_fft/transposed_fft.c:156) of variable 'add', data/benchmarks/trans_fft/transposed_fft.c:150 on array 'DATA_x_r' [298]  (1.200 ns)

 <State 17>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 18>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 19>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 20>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 21>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 22>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 23>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [248]  (5.558 ns)

 <State 24>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_y', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [249]  (5.558 ns)

 <State 25>: 4.944ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_y', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:153) to 'sin_or_cos<double>' [249]  (4.944 ns)

 <State 26>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub12', data/benchmarks/trans_fft/transposed_fft.c:150) [189]  (4.334 ns)

 <State 27>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub17', data/benchmarks/trans_fft/transposed_fft.c:150) [211]  (4.334 ns)

 <State 28>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:150) [213]  (4.334 ns)

 <State 29>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:150) [213]  (4.334 ns)

 <State 30>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:150) [213]  (4.334 ns)
	'store' operation 0 bit ('store_ln150', data/benchmarks/trans_fft/transposed_fft.c:150) of variable 'add17', data/benchmarks/trans_fft/transposed_fft.c:150 on array 'data_x' [231]  (0.714 ns)

 <State 31>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('tmp', data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153) on array 'data_x' [251]  (0.714 ns)

 <State 32>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('tmp', data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:153) on array 'data_x' [251]  (0.714 ns)
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [252]  (4.503 ns)

 <State 33>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [252]  (4.503 ns)

 <State 34>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [252]  (4.503 ns)

 <State 35>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [252]  (4.503 ns)

 <State 36>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [256]  (4.334 ns)

 <State 37>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [256]  (4.334 ns)

 <State 38>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [256]  (4.334 ns)

 <State 39>: 5.048ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) [256]  (4.334 ns)
	'store' operation 0 bit ('store_ln34', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153) of variable 'sub_i', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:153 on array 'data_x' [257]  (0.714 ns)

 <State 40>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:158) on array 'data_x' [301]  (0.714 ns)

 <State 41>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:158) on array 'data_x' [301]  (0.714 ns)
	'store' operation 0 bit ('store_ln158', data/benchmarks/trans_fft/transposed_fft.c:158) of variable 'data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:158 on array 'DATA_x_r' [302]  (1.200 ns)

 <State 42>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:159) on array 'data_x' [303]  (0.714 ns)
	'store' operation 0 bit ('store_ln159', data/benchmarks/trans_fft/transposed_fft.c:159) of variable 'data_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:159 on array 'DATA_x_r' [304]  (1.200 ns)

 <State 43>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load', data/benchmarks/trans_fft/transposed_fft.c:157) on array 'data_x' [299]  (0.714 ns)
	'store' operation 0 bit ('store_ln157', data/benchmarks/trans_fft/transposed_fft.c:157) of variable 'data_x_load', data/benchmarks/trans_fft/transposed_fft.c:157 on array 'DATA_x_r' [300]  (1.200 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:162) on array 'data_x' [309]  (0.714 ns)

 <State 46>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:162) on array 'data_x' [309]  (0.714 ns)
	'store' operation 0 bit ('store_ln162', data/benchmarks/trans_fft/transposed_fft.c:162) of variable 'data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:162 on array 'DATA_x_r' [310]  (1.200 ns)

 <State 47>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:163) on array 'data_x' [311]  (0.714 ns)
	'store' operation 0 bit ('store_ln163', data/benchmarks/trans_fft/transposed_fft.c:163) of variable 'data_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:163 on array 'DATA_x_r' [312]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
