MODULE main
VAR
--inputs
controllable_DEQcontrollable_DEQ : boolean;
controllable_ENQcontrollable_ENQ : boolean;
controllable_BtoS_ACK0controllable_BtoS_ACK0 : boolean;
controllable_BtoS_ACK1controllable_BtoS_ACK1 : boolean;
controllable_BtoS_ACK2controllable_BtoS_ACK2 : boolean;
controllable_BtoS_ACK3controllable_BtoS_ACK3 : boolean;
controllable_BtoS_ACK4controllable_BtoS_ACK4 : boolean;
controllable_BtoS_ACK5controllable_BtoS_ACK5 : boolean;
controllable_BtoR_REQ0controllable_BtoR_REQ0 : boolean;
controllable_BtoS_ACK6controllable_BtoS_ACK6 : boolean;
controllable_BtoR_REQ1controllable_BtoR_REQ1 : boolean;
i_nEMPTYi_nEMPTY : boolean;
i_StoB_REQ0i_StoB_REQ0 : boolean;
controllable_SLC0controllable_SLC0 : boolean;
i_StoB_REQ1i_StoB_REQ1 : boolean;
controllable_SLC1controllable_SLC1 : boolean;
i_StoB_REQ2i_StoB_REQ2 : boolean;
controllable_SLC2controllable_SLC2 : boolean;
i_StoB_REQ3i_StoB_REQ3 : boolean;
i_StoB_REQ4i_StoB_REQ4 : boolean;
i_FULLi_FULL : boolean;
i_StoB_REQ5i_StoB_REQ5 : boolean;
i_StoB_REQ6i_StoB_REQ6 : boolean;
i_RtoB_ACK1i_RtoB_ACK1 : boolean;
i_RtoB_ACK0i_RtoB_ACK0 : boolean;
--latches
n53n53 : boolean;
sys_fair5done_outsys_fair5done_out : boolean;
reg_stateG7_0_outreg_stateG7_0_out : boolean;
reg_controllable_BtoR_REQ1_outreg_controllable_BtoR_REQ1_out : boolean;
reg_i_RtoB_ACK1_outreg_i_RtoB_ACK1_out : boolean;
env_fair1done_outenv_fair1done_out : boolean;
reg_controllable_BtoS_ACK0_outreg_controllable_BtoS_ACK0_out : boolean;
sys_fair0done_outsys_fair0done_out : boolean;
reg_i_nEMPTY_outreg_i_nEMPTY_out : boolean;
sys_fair3done_outsys_fair3done_out : boolean;
reg_controllable_BtoS_ACK1_outreg_controllable_BtoS_ACK1_out : boolean;
reg_nstateG7_1_outreg_nstateG7_1_out : boolean;
sys_fair6done_outsys_fair6done_out : boolean;
reg_controllable_BtoS_ACK2_outreg_controllable_BtoS_ACK2_out : boolean;
reg_i_StoB_REQ6_outreg_i_StoB_REQ6_out : boolean;
reg_controllable_SLC0_outreg_controllable_SLC0_out : boolean;
reg_controllable_BtoS_ACK3_outreg_controllable_BtoS_ACK3_out : boolean;
reg_i_StoB_REQ5_outreg_i_StoB_REQ5_out : boolean;
sys_fair1done_outsys_fair1done_out : boolean;
reg_controllable_SLC1_outreg_controllable_SLC1_out : boolean;
reg_controllable_ENQ_outreg_controllable_ENQ_out : boolean;
reg_controllable_BtoS_ACK4_outreg_controllable_BtoS_ACK4_out : boolean;
env_fair0done_outenv_fair0done_out : boolean;
reg_i_StoB_REQ4_outreg_i_StoB_REQ4_out : boolean;
reg_i_FULL_outreg_i_FULL_out : boolean;
reg_controllable_SLC2_outreg_controllable_SLC2_out : boolean;
reg_controllable_BtoS_ACK5_outreg_controllable_BtoS_ACK5_out : boolean;
reg_i_StoB_REQ3_outreg_i_StoB_REQ3_out : boolean;
reg_stateG12_outreg_stateG12_out : boolean;
sys_fair4done_outsys_fair4done_out : boolean;
fair_cnt<0>_outfair_cnt_0__out : boolean;
fair_cnt<1>_outfair_cnt_1__out : boolean;
fair_cnt<2>_outfair_cnt_2__out : boolean;
reg_controllable_DEQ_outreg_controllable_DEQ_out : boolean;
sys_fair7done_outsys_fair7done_out : boolean;
reg_controllable_BtoS_ACK6_outreg_controllable_BtoS_ACK6_out : boolean;
reg_i_StoB_REQ2_outreg_i_StoB_REQ2_out : boolean;
env_safe_err_happened_outenv_safe_err_happened_out : boolean;
reg_i_StoB_REQ1_outreg_i_StoB_REQ1_out : boolean;
sys_fair2done_outsys_fair2done_out : boolean;
reg_controllable_BtoR_REQ0_outreg_controllable_BtoR_REQ0_out : boolean;
reg_i_StoB_REQ0_outreg_i_StoB_REQ0_out : boolean;
reg_i_RtoB_ACK0_outreg_i_RtoB_ACK0_out : boolean;
--outputs
out_0 : boolean;
ASSIGN
init(n53n53) := FALSE;
next(n53n53) := TRUE;
init(sys_fair5done_outsys_fair5done_out) := FALSE;
next(sys_fair5done_outsys_fair5done_out) := a728;
init(reg_stateG7_0_outreg_stateG7_0_out) := FALSE;
next(reg_stateG7_0_outreg_stateG7_0_out) := a744;
init(reg_controllable_BtoR_REQ1_outreg_controllable_BtoR_REQ1_out) := FALSE;
next(reg_controllable_BtoR_REQ1_outreg_controllable_BtoR_REQ1_out) := controllable_BtoR_REQ1controllable_BtoR_REQ1;
init(reg_i_RtoB_ACK1_outreg_i_RtoB_ACK1_out) := FALSE;
next(reg_i_RtoB_ACK1_outreg_i_RtoB_ACK1_out) := i_RtoB_ACK1i_RtoB_ACK1;
init(env_fair1done_outenv_fair1done_out) := FALSE;
next(env_fair1done_outenv_fair1done_out) := a770;
init(reg_controllable_BtoS_ACK0_outreg_controllable_BtoS_ACK0_out) := FALSE;
next(reg_controllable_BtoS_ACK0_outreg_controllable_BtoS_ACK0_out) := controllable_BtoS_ACK0controllable_BtoS_ACK0;
init(sys_fair0done_outsys_fair0done_out) := FALSE;
next(sys_fair0done_outsys_fair0done_out) := a772;
init(reg_i_nEMPTY_outreg_i_nEMPTY_out) := FALSE;
next(reg_i_nEMPTY_outreg_i_nEMPTY_out) := i_nEMPTYi_nEMPTY;
init(sys_fair3done_outsys_fair3done_out) := FALSE;
next(sys_fair3done_outsys_fair3done_out) := a774;
init(reg_controllable_BtoS_ACK1_outreg_controllable_BtoS_ACK1_out) := FALSE;
next(reg_controllable_BtoS_ACK1_outreg_controllable_BtoS_ACK1_out) := controllable_BtoS_ACK1controllable_BtoS_ACK1;
init(reg_nstateG7_1_outreg_nstateG7_1_out) := FALSE;
next(reg_nstateG7_1_outreg_nstateG7_1_out) := !a782;
init(sys_fair6done_outsys_fair6done_out) := FALSE;
next(sys_fair6done_outsys_fair6done_out) := a784;
init(reg_controllable_BtoS_ACK2_outreg_controllable_BtoS_ACK2_out) := FALSE;
next(reg_controllable_BtoS_ACK2_outreg_controllable_BtoS_ACK2_out) := controllable_BtoS_ACK2controllable_BtoS_ACK2;
init(reg_i_StoB_REQ6_outreg_i_StoB_REQ6_out) := FALSE;
next(reg_i_StoB_REQ6_outreg_i_StoB_REQ6_out) := i_StoB_REQ6i_StoB_REQ6;
init(reg_controllable_SLC0_outreg_controllable_SLC0_out) := FALSE;
next(reg_controllable_SLC0_outreg_controllable_SLC0_out) := controllable_SLC0controllable_SLC0;
init(reg_controllable_BtoS_ACK3_outreg_controllable_BtoS_ACK3_out) := FALSE;
next(reg_controllable_BtoS_ACK3_outreg_controllable_BtoS_ACK3_out) := controllable_BtoS_ACK3controllable_BtoS_ACK3;
init(reg_i_StoB_REQ5_outreg_i_StoB_REQ5_out) := FALSE;
next(reg_i_StoB_REQ5_outreg_i_StoB_REQ5_out) := i_StoB_REQ5i_StoB_REQ5;
init(sys_fair1done_outsys_fair1done_out) := FALSE;
next(sys_fair1done_outsys_fair1done_out) := a786;
init(reg_controllable_SLC1_outreg_controllable_SLC1_out) := FALSE;
next(reg_controllable_SLC1_outreg_controllable_SLC1_out) := controllable_SLC1controllable_SLC1;
init(reg_controllable_ENQ_outreg_controllable_ENQ_out) := FALSE;
next(reg_controllable_ENQ_outreg_controllable_ENQ_out) := controllable_ENQcontrollable_ENQ;
init(reg_controllable_BtoS_ACK4_outreg_controllable_BtoS_ACK4_out) := FALSE;
next(reg_controllable_BtoS_ACK4_outreg_controllable_BtoS_ACK4_out) := controllable_BtoS_ACK4controllable_BtoS_ACK4;
init(env_fair0done_outenv_fair0done_out) := FALSE;
next(env_fair0done_outenv_fair0done_out) := a788;
init(reg_i_StoB_REQ4_outreg_i_StoB_REQ4_out) := FALSE;
next(reg_i_StoB_REQ4_outreg_i_StoB_REQ4_out) := i_StoB_REQ4i_StoB_REQ4;
init(reg_i_FULL_outreg_i_FULL_out) := FALSE;
next(reg_i_FULL_outreg_i_FULL_out) := i_FULLi_FULL;
init(reg_controllable_SLC2_outreg_controllable_SLC2_out) := FALSE;
next(reg_controllable_SLC2_outreg_controllable_SLC2_out) := controllable_SLC2controllable_SLC2;
init(reg_controllable_BtoS_ACK5_outreg_controllable_BtoS_ACK5_out) := FALSE;
next(reg_controllable_BtoS_ACK5_outreg_controllable_BtoS_ACK5_out) := controllable_BtoS_ACK5controllable_BtoS_ACK5;
init(reg_i_StoB_REQ3_outreg_i_StoB_REQ3_out) := FALSE;
next(reg_i_StoB_REQ3_outreg_i_StoB_REQ3_out) := i_StoB_REQ3i_StoB_REQ3;
init(reg_stateG12_outreg_stateG12_out) := FALSE;
next(reg_stateG12_outreg_stateG12_out) := a792;
init(sys_fair4done_outsys_fair4done_out) := FALSE;
next(sys_fair4done_outsys_fair4done_out) := a794;
init(fair_cnt<0>_outfair_cnt_0__out) := FALSE;
next(fair_cnt<0>_outfair_cnt_0__out) := a802;
init(fair_cnt<1>_outfair_cnt_1__out) := FALSE;
next(fair_cnt<1>_outfair_cnt_1__out) := a810;
init(fair_cnt<2>_outfair_cnt_2__out) := FALSE;
next(fair_cnt<2>_outfair_cnt_2__out) := a820;
init(reg_controllable_DEQ_outreg_controllable_DEQ_out) := FALSE;
next(reg_controllable_DEQ_outreg_controllable_DEQ_out) := controllable_DEQcontrollable_DEQ;
init(sys_fair7done_outsys_fair7done_out) := FALSE;
next(sys_fair7done_outsys_fair7done_out) := a822;
init(reg_controllable_BtoS_ACK6_outreg_controllable_BtoS_ACK6_out) := FALSE;
next(reg_controllable_BtoS_ACK6_outreg_controllable_BtoS_ACK6_out) := controllable_BtoS_ACK6controllable_BtoS_ACK6;
init(reg_i_StoB_REQ2_outreg_i_StoB_REQ2_out) := FALSE;
next(reg_i_StoB_REQ2_outreg_i_StoB_REQ2_out) := i_StoB_REQ2i_StoB_REQ2;
init(env_safe_err_happened_outenv_safe_err_happened_out) := FALSE;
next(env_safe_err_happened_outenv_safe_err_happened_out) := !a304;
init(reg_i_StoB_REQ1_outreg_i_StoB_REQ1_out) := FALSE;
next(reg_i_StoB_REQ1_outreg_i_StoB_REQ1_out) := i_StoB_REQ1i_StoB_REQ1;
init(sys_fair2done_outsys_fair2done_out) := FALSE;
next(sys_fair2done_outsys_fair2done_out) := a824;
init(reg_controllable_BtoR_REQ0_outreg_controllable_BtoR_REQ0_out) := FALSE;
next(reg_controllable_BtoR_REQ0_outreg_controllable_BtoR_REQ0_out) := controllable_BtoR_REQ0controllable_BtoR_REQ0;
init(reg_i_StoB_REQ0_outreg_i_StoB_REQ0_out) := FALSE;
next(reg_i_StoB_REQ0_outreg_i_StoB_REQ0_out) := i_StoB_REQ0i_StoB_REQ0;
init(reg_i_RtoB_ACK0_outreg_i_RtoB_ACK0_out) := FALSE;
next(reg_i_RtoB_ACK0_outreg_i_RtoB_ACK0_out) := i_RtoB_ACK0i_RtoB_ACK0;
--outputs
init(out_0) := FALSE;
next(out_0) := a636;
DEFINE
--ands
a138 := reg_i_StoB_REQ2_outreg_i_StoB_REQ2_out & n53n53;
a140 := reg_controllable_BtoS_ACK2_outreg_controllable_BtoS_ACK2_out & n53n53;
a142 := !a140 & a138;
a144 := a142 & !i_StoB_REQ2i_StoB_REQ2;
a146 := reg_controllable_BtoS_ACK0_outreg_controllable_BtoS_ACK0_out & n53n53;
a148 := a146 & !i_StoB_REQ0i_StoB_REQ0;
a150 := reg_i_StoB_REQ0_outreg_i_StoB_REQ0_out & n53n53;
a152 := a150 & !i_StoB_REQ0i_StoB_REQ0;
a154 := !a152 & !a146;
a156 := !a154 & !a148;
a158 := reg_controllable_BtoS_ACK1_outreg_controllable_BtoS_ACK1_out & n53n53;
a160 := a158 & !i_StoB_REQ1i_StoB_REQ1;
a162 := reg_i_StoB_REQ1_outreg_i_StoB_REQ1_out & n53n53;
a164 := a162 & !i_StoB_REQ1i_StoB_REQ1;
a166 := !a164 & !a158;
a168 := !a166 & !a160;
a170 := !a168 & !a156;
a172 := a170 & !a144;
a174 := a140 & i_StoB_REQ2i_StoB_REQ2;
a176 := !a174 & a172;
a178 := reg_i_StoB_REQ3_outreg_i_StoB_REQ3_out & n53n53;
a180 := reg_controllable_BtoS_ACK3_outreg_controllable_BtoS_ACK3_out & n53n53;
a182 := !a180 & a178;
a184 := a182 & !i_StoB_REQ3i_StoB_REQ3;
a186 := !a184 & a176;
a188 := a180 & i_StoB_REQ3i_StoB_REQ3;
a190 := !a188 & a186;
a192 := reg_i_StoB_REQ4_outreg_i_StoB_REQ4_out & n53n53;
a194 := reg_controllable_BtoS_ACK4_outreg_controllable_BtoS_ACK4_out & n53n53;
a196 := !a194 & a192;
a198 := a196 & !i_StoB_REQ4i_StoB_REQ4;
a200 := !a198 & a190;
a202 := a194 & i_StoB_REQ4i_StoB_REQ4;
a204 := !a202 & a200;
a206 := reg_i_StoB_REQ5_outreg_i_StoB_REQ5_out & n53n53;
a208 := reg_controllable_BtoS_ACK5_outreg_controllable_BtoS_ACK5_out & n53n53;
a210 := !a208 & a206;
a212 := a210 & !i_StoB_REQ5i_StoB_REQ5;
a214 := !a212 & a204;
a216 := a208 & i_StoB_REQ5i_StoB_REQ5;
a218 := !a216 & a214;
a220 := reg_i_StoB_REQ6_outreg_i_StoB_REQ6_out & n53n53;
a222 := reg_controllable_BtoS_ACK6_outreg_controllable_BtoS_ACK6_out & n53n53;
a224 := !a222 & a220;
a226 := a224 & !i_StoB_REQ6i_StoB_REQ6;
a228 := !a226 & a218;
a230 := a222 & i_StoB_REQ6i_StoB_REQ6;
a232 := !a230 & a228;
a234 := reg_controllable_BtoR_REQ0_outreg_controllable_BtoR_REQ0_out & n53n53;
a236 := !a234 & i_RtoB_ACK0i_RtoB_ACK0;
a238 := !a236 & a232;
a240 := reg_i_RtoB_ACK0_outreg_i_RtoB_ACK0_out & n53n53;
a242 := a240 & !i_RtoB_ACK0i_RtoB_ACK0;
a244 := a242 & a234;
a246 := !a244 & a238;
a248 := reg_controllable_BtoR_REQ1_outreg_controllable_BtoR_REQ1_out & n53n53;
a250 := !a248 & i_RtoB_ACK1i_RtoB_ACK1;
a252 := !a250 & a246;
a254 := reg_i_RtoB_ACK1_outreg_i_RtoB_ACK1_out & n53n53;
a256 := a254 & !i_RtoB_ACK1i_RtoB_ACK1;
a258 := a256 & a248;
a260 := !a258 & a252;
a262 := reg_controllable_ENQ_outreg_controllable_ENQ_out & n53n53;
a264 := reg_controllable_DEQ_outreg_controllable_DEQ_out & n53n53;
a266 := !a264 & a262;
a268 := a266 & !i_nEMPTYi_nEMPTY;
a270 := !a268 & a260;
a272 := a264 & !a262;
a274 := a272 & i_FULLi_FULL;
a276 := !a274 & a270;
a278 := !a272 & !a266;
a280 := reg_i_FULL_outreg_i_FULL_out & n53n53;
a282 := !a280 & i_FULLi_FULL;
a284 := a280 & !i_FULLi_FULL;
a286 := !a284 & !a282;
a288 := reg_i_nEMPTY_outreg_i_nEMPTY_out & n53n53;
a290 := !a288 & i_nEMPTYi_nEMPTY;
a292 := a288 & !i_nEMPTYi_nEMPTY;
a294 := !a292 & !a290;
a296 := a294 & a286;
a298 := !a296 & a278;
a300 := !a298 & a276;
a302 := env_safe_err_happened_outenv_safe_err_happened_out & n53n53;
a304 := !a302 & a300;
a306 := !a256 & !a242;
a308 := a306 & controllable_DEQcontrollable_DEQ;
a310 := !a222 & controllable_BtoS_ACK6controllable_BtoS_ACK6;
a312 := !a208 & controllable_BtoS_ACK5controllable_BtoS_ACK5;
a314 := !a194 & controllable_BtoS_ACK4controllable_BtoS_ACK4;
a316 := !a180 & controllable_BtoS_ACK3controllable_BtoS_ACK3;
a318 := !a140 & controllable_BtoS_ACK2controllable_BtoS_ACK2;
a320 := !a146 & controllable_BtoS_ACK0controllable_BtoS_ACK0;
a322 := !a158 & controllable_BtoS_ACK1controllable_BtoS_ACK1;
a324 := !a322 & !a320;
a326 := a324 & !a318;
a328 := a326 & !a316;
a330 := a328 & !a314;
a332 := a330 & !a312;
a334 := a332 & !a310;
a336 := a334 & controllable_ENQcontrollable_ENQ;
a338 := controllable_SLC1controllable_SLC1 & !controllable_SLC0controllable_SLC0;
a340 := a338 & controllable_SLC2controllable_SLC2;
a342 := a340 & controllable_ENQcontrollable_ENQ;
a344 := !a342 & a310;
a346 := a340 & !a310;
a348 := !controllable_SLC1controllable_SLC1 & controllable_SLC0controllable_SLC0;
a350 := a348 & controllable_SLC2controllable_SLC2;
a352 := a350 & controllable_ENQcontrollable_ENQ;
a354 := !a352 & a312;
a356 := a350 & !a312;
a358 := !controllable_SLC1controllable_SLC1 & !controllable_SLC0controllable_SLC0;
a360 := a358 & controllable_SLC2controllable_SLC2;
a362 := a360 & controllable_ENQcontrollable_ENQ;
a364 := !a362 & a314;
a366 := a360 & !a314;
a368 := controllable_SLC1controllable_SLC1 & controllable_SLC0controllable_SLC0;
a370 := a368 & !controllable_SLC2controllable_SLC2;
a372 := a370 & controllable_ENQcontrollable_ENQ;
a374 := !a372 & a316;
a376 := a370 & !a316;
a378 := a338 & !controllable_SLC2controllable_SLC2;
a380 := a378 & controllable_ENQcontrollable_ENQ;
a382 := !a380 & a318;
a384 := a378 & !a318;
a386 := a348 & !controllable_SLC2controllable_SLC2;
a388 := a386 & controllable_ENQcontrollable_ENQ;
a390 := !a388 & a322;
a392 := a386 & !a322;
a394 := reg_nstateG7_1_outreg_nstateG7_1_out & n53n53;
a396 := reg_stateG7_0_outreg_stateG7_0_out & n53n53;
a398 := a396 & !a394;
a400 := a398 & a248;
a402 := !a254 & a248;
a404 := a402 & !controllable_BtoR_REQ1controllable_BtoR_REQ1;
a406 := !a206 & i_StoB_REQ5i_StoB_REQ5;
a408 := a406 & controllable_BtoS_ACK5controllable_BtoS_ACK5;
a410 := !a192 & i_StoB_REQ4i_StoB_REQ4;
a412 := a410 & controllable_BtoS_ACK4controllable_BtoS_ACK4;
a414 := !a178 & i_StoB_REQ3i_StoB_REQ3;
a416 := a414 & controllable_BtoS_ACK3controllable_BtoS_ACK3;
a418 := !a138 & i_StoB_REQ2i_StoB_REQ2;
a420 := a418 & controllable_BtoS_ACK2controllable_BtoS_ACK2;
a422 := a162 & a158;
a424 := a150 & a146;
a426 := !a424 & !controllable_BtoS_ACK0controllable_BtoS_ACK0;
a428 := a150 & controllable_BtoS_ACK0controllable_BtoS_ACK0;
a430 := !a150 & a148;
a432 := !a430 & !a428;
a434 := !a432 & !controllable_BtoS_ACK2controllable_BtoS_ACK2;
a436 := !controllable_BtoS_ACK4controllable_BtoS_ACK4 & !controllable_BtoS_ACK3controllable_BtoS_ACK3;
a438 := a436 & !controllable_BtoS_ACK5controllable_BtoS_ACK5;
a440 := a438 & !controllable_BtoS_ACK6controllable_BtoS_ACK6;
a442 := a440 & a434;
a444 := !a442 & !a426;
a446 := !a444 & !a422;
a448 := a446 & !controllable_BtoS_ACK1controllable_BtoS_ACK1;
a450 := a426 & !controllable_BtoS_ACK6controllable_BtoS_ACK6;
a452 := a450 & controllable_BtoS_ACK1controllable_BtoS_ACK1;
a454 := !a162 & !a160;
a456 := !a454 & !controllable_BtoS_ACK2controllable_BtoS_ACK2;
a458 := a456 & a438;
a460 := a458 & a452;
a462 := !a460 & !a448;
a464 := !a462 & !a420;
a466 := a318 & !a138;
a468 := !a466 & a464;
a470 := a140 & a138;
a472 := a470 & !controllable_BtoS_ACK2controllable_BtoS_ACK2;
a474 := !a472 & a468;
a476 := !a440 & controllable_BtoS_ACK2controllable_BtoS_ACK2;
a478 := !a476 & a474;
a480 := a478 & !a416;
a482 := a316 & !a178;
a484 := !a482 & a480;
a486 := a180 & a178;
a488 := a486 & !controllable_BtoS_ACK3controllable_BtoS_ACK3;
a490 := !a488 & a484;
a492 := !controllable_BtoS_ACK6controllable_BtoS_ACK6 & !controllable_BtoS_ACK5controllable_BtoS_ACK5;
a494 := a492 & !controllable_BtoS_ACK4controllable_BtoS_ACK4;
a496 := !a494 & controllable_BtoS_ACK3controllable_BtoS_ACK3;
a498 := !a496 & a490;
a500 := a498 & !a412;
a502 := a314 & !a192;
a504 := !a502 & a500;
a506 := a194 & a192;
a508 := a506 & !controllable_BtoS_ACK4controllable_BtoS_ACK4;
a510 := !a508 & a504;
a512 := !a492 & controllable_BtoS_ACK4controllable_BtoS_ACK4;
a514 := !a512 & a510;
a516 := a514 & !a408;
a518 := a312 & !a206;
a520 := !a518 & a516;
a522 := a208 & a206;
a524 := a522 & !controllable_BtoS_ACK5controllable_BtoS_ACK5;
a526 := !a524 & a520;
a528 := !a220 & i_StoB_REQ6i_StoB_REQ6;
a530 := !a528 & !controllable_BtoS_ACK5controllable_BtoS_ACK5;
a532 := !a530 & controllable_BtoS_ACK6controllable_BtoS_ACK6;
a534 := !a532 & a526;
a536 := a310 & !a220;
a538 := !a536 & a534;
a540 := a222 & a220;
a542 := a540 & !controllable_BtoS_ACK6controllable_BtoS_ACK6;
a544 := !a542 & a538;
a546 := !a240 & a234;
a548 := a546 & !controllable_BtoR_REQ0controllable_BtoR_REQ0;
a550 := !a548 & a544;
a552 := !a240 & !controllable_BtoR_REQ1controllable_BtoR_REQ1;
a554 := !a552 & controllable_BtoR_REQ0controllable_BtoR_REQ0;
a556 := !a554 & a550;
a558 := a556 & !a404;
a560 := a254 & controllable_BtoR_REQ1controllable_BtoR_REQ1;
a562 := !a560 & a558;
a564 := a396 & a394;
a566 := !a564 & !a248;
a568 := !a566 & a234;
a570 := !a568 & a562;
a572 := a570 & !a400;
a574 := a358 & !controllable_SLC2controllable_SLC2;
a576 := a574 & controllable_ENQcontrollable_ENQ;
a578 := !a576 & a320;
a580 := !a578 & a572;
a582 := a580 & !a392;
a584 := a582 & !a390;
a586 := a584 & !a384;
a588 := a586 & !a382;
a590 := a588 & !a376;
a592 := a590 & !a374;
a594 := a592 & !a366;
a596 := a594 & !a364;
a598 := a596 & !a356;
a600 := a598 & !a354;
a602 := a600 & !a346;
a604 := a602 & !a344;
a606 := a604 & !a336;
a608 := !a306 & !controllable_DEQcontrollable_DEQ;
a610 := !a608 & a606;
a612 := a610 & !a308;
a614 := i_FULLi_FULL & !controllable_DEQcontrollable_DEQ;
a616 := a614 & controllable_ENQcontrollable_ENQ;
a618 := !a616 & a612;
a620 := !i_nEMPTYi_nEMPTY & controllable_DEQcontrollable_DEQ;
a622 := !a620 & a618;
a624 := fair_cnt<2>_outfair_cnt_2__out & n53n53;
a626 := fair_cnt<1>_outfair_cnt_1__out & n53n53;
a628 := fair_cnt<0>_outfair_cnt_0__out & n53n53;
a630 := a628 & a626;
a632 := a630 & a624;
a634 := !a632 & a622;
a636 := !a634 & a304;
a638 := !i_StoB_REQ5i_StoB_REQ5 & controllable_BtoS_ACK5controllable_BtoS_ACK5;
a640 := i_StoB_REQ5i_StoB_REQ5 & !controllable_BtoS_ACK5controllable_BtoS_ACK5;
a642 := !a640 & !a638;
a644 := sys_fair5done_outsys_fair5done_out & n53n53;
a646 := !a644 & !a642;
a648 := !i_StoB_REQ0i_StoB_REQ0 & controllable_BtoS_ACK0controllable_BtoS_ACK0;
a650 := i_StoB_REQ0i_StoB_REQ0 & !controllable_BtoS_ACK0controllable_BtoS_ACK0;
a652 := !a650 & !a648;
a654 := sys_fair0done_outsys_fair0done_out & n53n53;
a656 := !a654 & !a652;
a658 := !i_StoB_REQ1i_StoB_REQ1 & controllable_BtoS_ACK1controllable_BtoS_ACK1;
a660 := i_StoB_REQ1i_StoB_REQ1 & !controllable_BtoS_ACK1controllable_BtoS_ACK1;
a662 := !a660 & !a658;
a664 := sys_fair1done_outsys_fair1done_out & n53n53;
a666 := !a664 & !a662;
a668 := !a666 & !a656;
a670 := !i_StoB_REQ2i_StoB_REQ2 & controllable_BtoS_ACK2controllable_BtoS_ACK2;
a672 := i_StoB_REQ2i_StoB_REQ2 & !controllable_BtoS_ACK2controllable_BtoS_ACK2;
a674 := !a672 & !a670;
a676 := sys_fair2done_outsys_fair2done_out & n53n53;
a678 := !a676 & !a674;
a680 := !a678 & a668;
a682 := !i_StoB_REQ3i_StoB_REQ3 & controllable_BtoS_ACK3controllable_BtoS_ACK3;
a684 := i_StoB_REQ3i_StoB_REQ3 & !controllable_BtoS_ACK3controllable_BtoS_ACK3;
a686 := !a684 & !a682;
a688 := sys_fair3done_outsys_fair3done_out & n53n53;
a690 := !a688 & !a686;
a692 := !a690 & a680;
a694 := !i_StoB_REQ4i_StoB_REQ4 & controllable_BtoS_ACK4controllable_BtoS_ACK4;
a696 := i_StoB_REQ4i_StoB_REQ4 & !controllable_BtoS_ACK4controllable_BtoS_ACK4;
a698 := !a696 & !a694;
a700 := sys_fair4done_outsys_fair4done_out & n53n53;
a702 := !a700 & !a698;
a704 := !a702 & a692;
a706 := a704 & !a646;
a708 := !i_StoB_REQ6i_StoB_REQ6 & controllable_BtoS_ACK6controllable_BtoS_ACK6;
a710 := i_StoB_REQ6i_StoB_REQ6 & !controllable_BtoS_ACK6controllable_BtoS_ACK6;
a712 := !a710 & !a708;
a714 := sys_fair6done_outsys_fair6done_out & n53n53;
a716 := !a714 & !a712;
a718 := !a716 & a706;
a720 := reg_stateG12_outreg_stateG12_out & n53n53;
a722 := sys_fair7done_outsys_fair7done_out & n53n53;
a724 := !a722 & a720;
a726 := !a724 & a718;
a728 := !a726 & !a646;
a730 := a394 & !a234;
a732 := a730 & a248;
a734 := !a394 & a234;
a736 := a734 & !a248;
a738 := !a736 & !a732;
a740 := !a248 & !a234;
a742 := !a740 & !a396;
a744 := !a742 & a738;
a746 := i_RtoB_ACK1i_RtoB_ACK1 & !controllable_BtoR_REQ1controllable_BtoR_REQ1;
a748 := !i_RtoB_ACK1i_RtoB_ACK1 & controllable_BtoR_REQ1controllable_BtoR_REQ1;
a750 := !a748 & !a746;
a752 := env_fair1done_outenv_fair1done_out & n53n53;
a754 := !a752 & !a750;
a756 := i_RtoB_ACK0i_RtoB_ACK0 & !controllable_BtoR_REQ0controllable_BtoR_REQ0;
a758 := !i_RtoB_ACK0i_RtoB_ACK0 & controllable_BtoR_REQ0controllable_BtoR_REQ0;
a760 := !a758 & !a756;
a762 := env_fair0done_outenv_fair0done_out & n53n53;
a764 := !a762 & !a760;
a766 := !a764 & !a754;
a768 := !a766 & !a726;
a770 := a768 & !a754;
a772 := !a726 & !a656;
a774 := !a726 & !a690;
a776 := !a734 & !a730;
a778 := !a776 & !a248;
a780 := a394 & a234;
a782 := !a780 & !a778;
a784 := !a726 & !a716;
a786 := !a726 & !a666;
a788 := a768 & !a764;
a790 := !a720 & !a288;
a792 := !a790 & !a264;
a794 := !a726 & !a702;
a796 := a766 & a628;
a798 := !a766 & !a628;
a800 := !a798 & !a796;
a802 := a800 & !a726;
a804 := !a796 & a626;
a806 := a796 & !a626;
a808 := !a806 & !a804;
a810 := !a808 & !a726;
a812 := a766 & a630;
a814 := !a812 & a624;
a816 := a812 & !a624;
a818 := !a816 & !a814;
a820 := !a818 & !a726;
a822 := !a726 & !a724;
a824 := !a726 & !a678;
--bad
--constraints
--justice
--fairness
