{
  "CLOCK_PORT": "HCLK",
  "VDD_PIN_VOLTAGE": 1.8,
  "WELLTAP_CELL": "sky130_fd_sc_hd__tapvpwrvgnd_1",
  "EXTRA_LEFS": null,
  "CELL_PAD_EXCLUDE": [
    "sky130_fd_sc_hd__tap*",
    "sky130_fd_sc_hd__decap*",
    "sky130_ef_sc_hd__decap*",
    "sky130_fd_sc_hd__fill*"
  ],
  "PNR_EXCLUDED_CELL_FILE": "pdk_dir::libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells",
  "WIRE_LENGTH_THRESHOLD": null,
  "FP_IO_HLAYER": "met3",
  "VDD_NETS": null,
  "EXTRA_SPICE_MODELS": null,
  "FALLBACK_SDC_FILE": "./base.sdc",
  "FP_TRACKS_INFO": "pdk_dir::libs.tech/openlane/sky130_fd_sc_hd/tracks.info",
  "GPIO_PADS_LEF_CORE_SIDE": [
    "pdk_dir::libs.tech/openlane/custom_cells/lef/sky130_fd_io_core.lef",
    "pdk_dir::libs.tech/openlane/custom_cells/lef/sky130_ef_io_core.lef"
  ],
  "CLOCK_WIRE_RC_LAYER": "met5",
  "FP_TAPCELL_DIST": 13,
  "SCL_GROUND_PINS": ["VGND", "VNB"],
  "CELL_VERILOG_MODELS": [
    "pdk_dir::libs.ref/sky130_fd_sc_hd/verilog/primitives.v",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v"
  ],
  "MAX_FANOUT_CONSTRAINT": 10,
  "SYNTH_CLK_DRIVING_CELL": null,
  "SYNTH_TIEHI_CELL": "sky130_fd_sc_hd__conb_1/HI",
  "GPIO_PADS_VERILOG": [
    "pdk_dir::libs.ref/sky130_fd_io/verilog/sky130_ef_io.v"
  ],
  "ENDCAP_CELL": "sky130_fd_sc_hd__decap_3",
  "LIB": {
    "*_tt_025C_1v80": [
      "pdk_dir::libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib"
    ],
    "*_ss_100C_1v60": [
      "pdk_dir::libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib"
    ],
    "*_ff_n40C_1v95": [
      "pdk_dir::libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib"
    ]
  },
  "CELL_SPICE_MODELS": [
    "pdk_dir::libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice"
  ],
  "CLOCK_UNCERTAINTY_CONSTRAINT": 0.25,
  "EXTRA_EXCLUDED_CELLS": null,
  "RT_MAX_LAYER": "met5",
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
  "VDD_PIN": "VPWR",
  "DIODE_CELL": "sky130_fd_sc_hd__diode_2/DIODE",
  "SCL_POWER_PINS": ["VPWR", "VPB"],
  "TRISTATE_CELLS": ["sky130_fd_sc_hd__ebuf*"],
  "CELL_BB_VERILOG_MODELS": [
    "pdk_dir::libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox.v",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox_pp.v"
  ],
  "CELL_GDS": ["pdk_dir::libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds"],
  "SYNTH_TIELO_CELL": "sky130_fd_sc_hd__conb_1/LO",
  "CELL_LEFS": [
    "pdk_dir::libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef",
    "pdk_dir::libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef"
  ],
  "GND_PIN": "VGND",
  "MAX_TRANSITION_CONSTRAINT": 0.75,
  "DIE_AREA": null,
  "MACROS": null,
  "CLOCK_NET": null,
  "DEFAULT_MAX_TRAN": null,
  "SYNTH_DRIVING_CELL": "sky130_fd_sc_hd__inv_2/Y",
  "PDK": "sky130A",
  "EXTRA_LIBS": null,
  "OUTPUT_CAP_LOAD": 33.442,
  "EXTRA_GDS_FILES": null,
  "PRIMARY_GDSII_STREAMOUT_TOOL": "magic",
  "GPIO_PADS_LEF": [
    "pdk_dir::libs.ref/sky130_fd_io/lef/sky130_fd_io.lef",
    "pdk_dir::libs.ref/sky130_fd_io/lef/sky130_ef_io.lef"
  ],
  "TIME_DERATING_CONSTRAINT": 5,
  "CLOCK_PERIOD": 10,
  "IO_DELAY_CONSTRAINT": 20,
  "MAX_CAPACITANCE_CONSTRAINT": 0.2,
  "DESIGN_NAME": "MS_SPI_XIP_CACHE_ahbl",
  "GND_NETS": null,
  "TECH_LEFS": {
    "nom_*": "pdk_dir::libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef",
    "min_*": "pdk_dir::libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__min.tlef",
    "max_*": "pdk_dir::libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef"
  },
  "SYNTH_BUFFER_CELL": "sky130_fd_sc_hd__buf_2/A/X",
  "DATA_WIRE_RC_LAYER": "met2",
  "RT_MIN_LAYER": "met1",
  "FP_IO_VLAYER": "met2",
  "CLOCK_TRANSITION_CONSTRAINT": 0.15,
  "PLACE_SITE": "unithd",
  "FILL_CELL": ["sky130_fd_sc_hd__fill*"],
  "MAX_SLEW_VIOLATION_CORNERS": [""],
  "DEFAULT_CORNER": "nom_tt_025C_1v80",
  "SYNTH_EXCLUDED_CELL_FILE": "pdk_dir::libs.tech/openlane/sky130_fd_sc_hd/no_synth.cells",
  "GPIO_PAD_CELLS": ["sky130_fd_io*", "sky130_ef_io*"],
  "TIMING_VIOLATION_CORNERS": ["*tt*"],
  "DECAP_CELL": [
    "sky130_ef_sc_hd__decap_12",
    "sky130_fd_sc_hd__decap_8",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_3"
  ],
  "EXTRA_VERILOG_MODELS": null,
  "STA_CORNERS": [
    "nom_tt_025C_1v80",
    "nom_ss_100C_1v60",
    "nom_ff_n40C_1v95",
    "min_tt_025C_1v80",
    "min_ss_100C_1v60",
    "min_ff_n40C_1v95",
    "max_tt_025C_1v80",
    "max_ss_100C_1v60",
    "max_ff_n40C_1v95"
  ],
  "meta": {
    "openlane_version": "2.0.0b16",
    "step": "Checker.MaxSlewViolations"
  }
}
