library ieee;
use ieee.std_logic_1164.all;

entity secretariaEletronica is
     port (Play, NextB, BackB, OnB, clk : in std_logic;
	        AD : in std_logic_vector(7 downto 0);
			  LedF, LedO, LedM, LedP, LedR : out std_logic;
			  DA : out std_logic_vector(7 downto 0));
end secretariaEletronica;

architecture ckt of secretariaEletronica is




			  