#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557e7c51560 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
L_0x5557e7c984a0 .functor BUFZ 1, v0x5557e7c97d30_0, C4<0>, C4<0>, C4<0>;
v0x5557e7c97770_0 .var *"_s12", 0 0; Local signal
v0x5557e7c97870_0 .var *"_s13", 0 0; Local signal
v0x5557e7c97950_0 .net "clk", 0 0, v0x5557e7c979f0_0;  1 drivers
v0x5557e7c979f0_0 .var "clk_r", 0 0;
v0x5557e7c97a90_0 .net "cs", 0 0, v0x5557e7c97bd0_0;  1 drivers
v0x5557e7c97bd0_0 .var "cs_r", 0 0;
v0x5557e7c97c90_0 .net "loaded", 0 0, L_0x5557e7c984a0;  1 drivers
v0x5557e7c97d30_0 .var "loaded_r", 0 0;
v0x5557e7c97dd0_0 .net "pico", 0 0, L_0x5557e7c98590;  1 drivers
v0x5557e7c97f00_0 .net "poci", 0 0, L_0x5557e7c99510;  1 drivers
v0x5557e7c97fa0_0 .net "result", 7 0, L_0x5557e7c9a1d0;  1 drivers
v0x5557e7c98060_0 .net "rx_recv", 0 0, L_0x5557e7c988c0;  1 drivers
v0x5557e7c98100_0 .net "sclk", 0 0, v0x5557e7c981a0_0;  1 drivers
v0x5557e7c981a0_0 .var "sclk_r", 0 0;
L_0x7fd312675060 .functor BUFT 1, C4<10101100>, C4<0>, C4<0>, C4<0>;
v0x5557e7c98240_0 .net "test_unit", 7 0, L_0x7fd312675060;  1 drivers
S_0x5557e7c51180 .scope module, "deserializer" "SIPO_Register" 2 45, 3 1 0, S_0x5557e7c51560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "si"
    .port_info 2 /OUTPUT 8 "po"
    .port_info 3 /INPUT 1 "en_L"
L_0x5557e7c9a1d0 .functor BUFZ 8, v0x5557e7c92290_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5557e7c9a240 .functor NOT 1, L_0x5557e7c988c0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c9a300 .functor AND 1, v0x5557e7c979f0_0, L_0x5557e7c9a240, C4<1>, C4<1>;
v0x5557e7c534d0_0 .net *"_s3", 0 0, L_0x5557e7c9a240;  1 drivers
v0x5557e7c91e60_0 .net *"_s5", 0 0, L_0x5557e7c9a300;  1 drivers
v0x5557e7c91f40_0 .net "clk", 0 0, v0x5557e7c979f0_0;  alias, 1 drivers
v0x5557e7c91fe0_0 .net "en_L", 0 0, L_0x5557e7c988c0;  alias, 1 drivers
v0x5557e7c920a0_0 .net "po", 7 0, L_0x5557e7c9a1d0;  alias, 1 drivers
v0x5557e7c921d0_0 .net "si", 0 0, L_0x5557e7c99510;  alias, 1 drivers
v0x5557e7c92290_0 .var "tmp", 7 0;
E_0x5557e7c60b00 .event posedge, L_0x5557e7c9a300;
S_0x5557e7c923f0 .scope module, "dut" "spi_peripheral" 2 37, 4 1 0, S_0x5557e7c51560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "pico"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /OUTPUT 1 "poci"
    .port_info 4 /OUTPUT 1 "done"
L_0x5557e7c988c0 .functor BUFZ 1, v0x5557e7c95230_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98dd0 .functor NOT 1, v0x5557e7c93ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98e90 .functor NOT 1, v0x5557e7c93010_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98f00 .functor AND 1, L_0x5557e7c98dd0, L_0x5557e7c98e90, C4<1>, C4<1>;
L_0x5557e7c993c0 .functor NOT 1, v0x5557e7c93010_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99720 .functor NOT 1, v0x5557e7c93ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c997d0 .functor NOT 1, v0x5557e7c93010_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99840 .functor NOT 1, v0x5557e7c93ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99930 .functor AND 1, L_0x5557e7c997d0, L_0x5557e7c99840, C4<1>, C4<1>;
L_0x5557e7c9a100 .functor AND 1, v0x5557e7c981a0_0, v0x5557e7c93010_0, C4<1>, C4<1>;
v0x5557e7c95d70_0 .net *"_s12", 0 0, L_0x5557e7c997d0;  1 drivers
v0x5557e7c95e70_0 .net *"_s14", 0 0, L_0x5557e7c99840;  1 drivers
v0x5557e7c95f50_0 .net *"_s2", 0 0, L_0x5557e7c98dd0;  1 drivers
v0x5557e7c96010_0 .net *"_s21", 0 0, L_0x5557e7c9a100;  1 drivers
v0x5557e7c960f0_0 .net *"_s4", 0 0, L_0x5557e7c98e90;  1 drivers
v0x5557e7c96220_0 .net "cs", 0 0, v0x5557e7c97bd0_0;  alias, 1 drivers
v0x5557e7c962c0_0 .net "data_byte", 7 0, L_0x5557e7c99e00;  1 drivers
v0x5557e7c96390_0 .net "data_proc_state", 0 0, v0x5557e7c93010_0;  1 drivers
v0x5557e7c96480_0 .net "data_recv", 0 0, v0x5557e7c93ab0_0;  1 drivers
v0x5557e7c965b0_0 .net "data_sent", 0 0, v0x5557e7c95230_0;  1 drivers
v0x5557e7c96680_0 .net "done", 0 0, L_0x5557e7c988c0;  alias, 1 drivers
v0x5557e7c96750_0 .net "pico", 0 0, L_0x5557e7c98590;  alias, 1 drivers
v0x5557e7c96820_0 .net "poci", 0 0, L_0x5557e7c99510;  alias, 1 drivers
v0x5557e7c968c0_0 .var "r_data_sent", 0 0;
v0x5557e7c96960_0 .var "r_loaded", 0 0;
v0x5557e7c96a00_0 .var "r_poci", 7 0;
v0x5557e7c96aa0_0 .net "sclk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
E_0x5557e7c60d10 .event negedge, L_0x5557e7c9a100;
E_0x5557e7c61620 .event posedge, v0x5557e7c92f50_0;
S_0x5557e7c926a0 .scope module, "data_counter" "counter" 4 61, 5 1 0, S_0x5557e7c923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en_L"
    .port_info 2 /OUTPUT 1 "done"
P_0x5557e7c92890 .param/l "count" 0 5 2, +C4<00000000000000000000000000001000>;
L_0x5557e7c99ab0 .functor NOT 1, v0x5557e7c93010_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99b20 .functor AND 1, v0x5557e7c981a0_0, L_0x5557e7c99ab0, C4<1>, C4<1>;
L_0x5557e7c99be0 .functor NOT 1, v0x5557e7c97bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99d10 .functor AND 1, L_0x5557e7c99b20, L_0x5557e7c99be0, C4<1>, C4<1>;
v0x5557e7c929e0_0 .net *"_s3", 0 0, L_0x5557e7c99ab0;  1 drivers
v0x5557e7c92ae0_0 .net *"_s5", 0 0, L_0x5557e7c99b20;  1 drivers
v0x5557e7c92bc0_0 .net *"_s7", 0 0, L_0x5557e7c99be0;  1 drivers
v0x5557e7c92c80_0 .net *"_s9", 0 0, L_0x5557e7c99d10;  1 drivers
v0x5557e7c92d60_0 .net "clk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
v0x5557e7c92e70_0 .var "count_r", 8 0;
v0x5557e7c92f50_0 .net "done", 0 0, v0x5557e7c93010_0;  alias, 1 drivers
v0x5557e7c93010_0 .var "done_r", 0 0;
v0x5557e7c930d0_0 .net "en_L", 0 0, v0x5557e7c97bd0_0;  alias, 1 drivers
E_0x5557e7c612c0 .event posedge, L_0x5557e7c99d10;
S_0x5557e7c93210 .scope module, "piso_load" "counter" 4 47, 5 1 0, S_0x5557e7c923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en_L"
    .port_info 2 /OUTPUT 1 "done"
P_0x5557e7c93390 .param/l "count" 0 5 2, +C4<00000000000000000000000000000001>;
L_0x5557e7c99100 .functor NOT 1, v0x5557e7c93ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99170 .functor AND 1, v0x5557e7c981a0_0, L_0x5557e7c99100, C4<1>, C4<1>;
L_0x5557e7c991e0 .functor NOT 1, L_0x5557e7c993c0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99280 .functor AND 1, L_0x5557e7c99170, L_0x5557e7c991e0, C4<1>, C4<1>;
v0x5557e7c934c0_0 .net *"_s3", 0 0, L_0x5557e7c99100;  1 drivers
v0x5557e7c935c0_0 .net *"_s5", 0 0, L_0x5557e7c99170;  1 drivers
v0x5557e7c936a0_0 .net *"_s7", 0 0, L_0x5557e7c991e0;  1 drivers
v0x5557e7c93760_0 .net *"_s9", 0 0, L_0x5557e7c99280;  1 drivers
v0x5557e7c93840_0 .net "clk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
v0x5557e7c93930_0 .var "count_r", 1 0;
v0x5557e7c939f0_0 .net "done", 0 0, v0x5557e7c93ab0_0;  alias, 1 drivers
v0x5557e7c93ab0_0 .var "done_r", 0 0;
v0x5557e7c93b70_0 .net "en_L", 0 0, L_0x5557e7c993c0;  1 drivers
E_0x5557e7c74120 .event posedge, L_0x5557e7c99280;
S_0x5557e7c93cb0 .scope module, "piso_pipe" "PISO_Register" 4 53, 6 1 0, S_0x5557e7c923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 8 "pi"
    .port_info 3 /OUTPUT 1 "so"
    .port_info 4 /INPUT 1 "en_L"
L_0x5557e7c99510 .functor BUFZ 1, v0x5557e7c945a0_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99610 .functor NOT 1, L_0x5557e7c99930, C4<0>, C4<0>, C4<0>;
L_0x5557e7c99680 .functor AND 1, v0x5557e7c981a0_0, L_0x5557e7c99610, C4<1>, C4<1>;
v0x5557e7c93f90_0 .net *"_s5", 0 0, L_0x5557e7c99610;  1 drivers
v0x5557e7c94070_0 .net *"_s7", 0 0, L_0x5557e7c99680;  1 drivers
v0x5557e7c94150_0 .net "clk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
v0x5557e7c94270_0 .net "en_L", 0 0, L_0x5557e7c99930;  1 drivers
v0x5557e7c94310_0 .net "load", 0 0, L_0x5557e7c99720;  1 drivers
v0x5557e7c94420_0 .net "pi", 7 0, v0x5557e7c96a00_0;  1 drivers
v0x5557e7c94500_0 .net "so", 0 0, L_0x5557e7c99510;  alias, 1 drivers
v0x5557e7c945a0_0 .var "so_r", 0 0;
v0x5557e7c94640_0 .var "tmp", 7 0;
E_0x5557e7c74160 .event posedge, L_0x5557e7c99680;
E_0x5557e7c93f30 .event posedge, v0x5557e7c94310_0;
S_0x5557e7c94850 .scope module, "piso_serialized" "counter" 4 41, 5 1 0, S_0x5557e7c923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en_L"
    .port_info 2 /OUTPUT 1 "done"
P_0x5557e7c949d0 .param/l "count" 0 5 2, +C4<00000000000000000000000000001010>;
L_0x5557e7c98a30 .functor NOT 1, v0x5557e7c95230_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98b50 .functor AND 1, v0x5557e7c981a0_0, L_0x5557e7c98a30, C4<1>, C4<1>;
L_0x5557e7c98bc0 .functor NOT 1, L_0x5557e7c98f00, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98c90 .functor AND 1, L_0x5557e7c98b50, L_0x5557e7c98bc0, C4<1>, C4<1>;
v0x5557e7c94bf0_0 .net *"_s3", 0 0, L_0x5557e7c98a30;  1 drivers
v0x5557e7c94cf0_0 .net *"_s5", 0 0, L_0x5557e7c98b50;  1 drivers
v0x5557e7c94dd0_0 .net *"_s7", 0 0, L_0x5557e7c98bc0;  1 drivers
v0x5557e7c94ec0_0 .net *"_s9", 0 0, L_0x5557e7c98c90;  1 drivers
v0x5557e7c94fa0_0 .net "clk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
v0x5557e7c95090_0 .var "count_r", 10 0;
v0x5557e7c95170_0 .net "done", 0 0, v0x5557e7c95230_0;  alias, 1 drivers
v0x5557e7c95230_0 .var "done_r", 0 0;
v0x5557e7c952f0_0 .net "en_L", 0 0, L_0x5557e7c98f00;  1 drivers
E_0x5557e7c94b70 .event posedge, L_0x5557e7c98c90;
S_0x5557e7c95430 .scope module, "sipo_pipe" "SIPO_Register" 4 67, 3 1 0, S_0x5557e7c923f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "si"
    .port_info 2 /OUTPUT 8 "po"
    .port_info 3 /INPUT 1 "en_L"
L_0x5557e7c99e00 .functor BUFZ 8, v0x5557e7c95c10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5557e7c99ec0 .functor NOT 1, v0x5557e7c93010_0, C4<0>, C4<0>, C4<0>;
L_0x5557e7c9a040 .functor AND 1, v0x5557e7c981a0_0, L_0x5557e7c99ec0, C4<1>, C4<1>;
v0x5557e7c956d0_0 .net *"_s3", 0 0, L_0x5557e7c99ec0;  1 drivers
v0x5557e7c957d0_0 .net *"_s5", 0 0, L_0x5557e7c9a040;  1 drivers
v0x5557e7c958b0_0 .net "clk", 0 0, v0x5557e7c981a0_0;  alias, 1 drivers
v0x5557e7c959e0_0 .net "en_L", 0 0, v0x5557e7c93010_0;  alias, 1 drivers
v0x5557e7c95ab0_0 .net "po", 7 0, L_0x5557e7c99e00;  alias, 1 drivers
v0x5557e7c95b50_0 .net "si", 0 0, L_0x5557e7c98590;  alias, 1 drivers
v0x5557e7c95c10_0 .var "tmp", 7 0;
E_0x5557e7c95670 .event posedge, L_0x5557e7c9a040;
S_0x5557e7c96bb0 .scope module, "serializer" "PISO_Register" 2 29, 6 1 0, S_0x5557e7c51560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 8 "pi"
    .port_info 3 /OUTPUT 1 "so"
    .port_info 4 /INPUT 1 "en_L"
L_0x5557e7c98590 .functor BUFZ 1, v0x5557e7c97530_0, C4<0>, C4<0>, C4<0>;
L_0x7fd312675018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5557e7c986c0 .functor NOT 1, L_0x7fd312675018, C4<0>, C4<0>, C4<0>;
L_0x5557e7c98790 .functor AND 1, v0x5557e7c979f0_0, L_0x5557e7c986c0, C4<1>, C4<1>;
v0x5557e7c96ef0_0 .net *"_s5", 0 0, L_0x5557e7c986c0;  1 drivers
v0x5557e7c96ff0_0 .net *"_s7", 0 0, L_0x5557e7c98790;  1 drivers
v0x5557e7c970d0_0 .net "clk", 0 0, v0x5557e7c979f0_0;  alias, 1 drivers
v0x5557e7c971d0_0 .net "en_L", 0 0, L_0x7fd312675018;  1 drivers
v0x5557e7c97270_0 .net "load", 0 0, L_0x5557e7c984a0;  alias, 1 drivers
v0x5557e7c97360_0 .net "pi", 7 0, L_0x7fd312675060;  alias, 1 drivers
v0x5557e7c97440_0 .net "so", 0 0, L_0x5557e7c98590;  alias, 1 drivers
v0x5557e7c97530_0 .var "so_r", 0 0;
v0x5557e7c975f0_0 .var "tmp", 7 0;
E_0x5557e7c96e30 .event posedge, L_0x5557e7c98790;
E_0x5557e7c96e90 .event posedge, v0x5557e7c97270_0;
    .scope S_0x5557e7c96bb0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557e7c975f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c97530_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5557e7c96bb0;
T_1 ;
    %wait E_0x5557e7c96e90;
    %load/vec4 v0x5557e7c97360_0;
    %store/vec4 v0x5557e7c975f0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5557e7c96bb0;
T_2 ;
    %wait E_0x5557e7c96e30;
    %load/vec4 v0x5557e7c97270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5557e7c97360_0;
    %assign/vec4 v0x5557e7c975f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5557e7c975f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5557e7c97530_0, 0;
    %load/vec4 v0x5557e7c975f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5557e7c975f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5557e7c94850;
T_3 ;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0x5557e7c95090_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c95230_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5557e7c94850;
T_4 ;
    %wait E_0x5557e7c94b70;
    %load/vec4 v0x5557e7c95090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e7c95230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5557e7c95090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5557e7c95090_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5557e7c93210;
T_5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557e7c93930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c93ab0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5557e7c93210;
T_6 ;
    %wait E_0x5557e7c74120;
    %load/vec4 v0x5557e7c93930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e7c93ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5557e7c93930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5557e7c93930_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5557e7c93cb0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557e7c94640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c945a0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5557e7c93cb0;
T_8 ;
    %wait E_0x5557e7c93f30;
    %load/vec4 v0x5557e7c94420_0;
    %store/vec4 v0x5557e7c94640_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557e7c93cb0;
T_9 ;
    %wait E_0x5557e7c74160;
    %load/vec4 v0x5557e7c94310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5557e7c94420_0;
    %assign/vec4 v0x5557e7c94640_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5557e7c94640_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5557e7c945a0_0, 0;
    %load/vec4 v0x5557e7c94640_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5557e7c94640_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5557e7c926a0;
T_10 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x5557e7c92e70_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c93010_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5557e7c926a0;
T_11 ;
    %wait E_0x5557e7c612c0;
    %load/vec4 v0x5557e7c92e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e7c93010_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5557e7c92e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5557e7c92e70_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5557e7c95430;
T_12 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557e7c95c10_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x5557e7c95430;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557e7c95c10_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x5557e7c95430;
T_14 ;
    %wait E_0x5557e7c95670;
    %load/vec4 v0x5557e7c95c10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5557e7c95b50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557e7c95c10_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5557e7c923f0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c96960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557e7c968c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5557e7c923f0;
T_16 ;
    %wait E_0x5557e7c61620;
    %load/vec4 v0x5557e7c962c0_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 171, 0, 8;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 172, 0, 8;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 173, 0, 8;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x5557e7c96a00_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x5557e7c96a00_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 19, 0, 8;
    %assign/vec4 v0x5557e7c96a00_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x5557e7c96a00_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5557e7c923f0;
T_17 ;
    %wait E_0x5557e7c60d10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e7c96960_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5557e7c51180;
T_18 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557e7c92290_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x5557e7c51180;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557e7c92290_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x5557e7c51180;
T_20 ;
    %wait E_0x5557e7c60b00;
    %load/vec4 v0x5557e7c92290_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5557e7c921d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557e7c92290_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5557e7c51560;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557e7c979f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557e7c981a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557e7c97bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557e7c97d30_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5557e7c51560;
T_22 ;
    %load/vec4 v0x5557e7c97950_0;
    %inv;
    %store/vec4 v0x5557e7c97770_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5557e7c97770_0;
    %store/vec4 v0x5557e7c979f0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5557e7c51560;
T_23 ;
    %load/vec4 v0x5557e7c98100_0;
    %inv;
    %store/vec4 v0x5557e7c97870_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5557e7c97870_0;
    %store/vec4 v0x5557e7c981a0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5557e7c51560;
T_24 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c97bd0_0, 0, 1;
    %vpi_call 2 57 "$dumpfile", "bench.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5557e7c51560 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557e7c97d30_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 61 "$display", "Entered: %h", v0x5557e7c98240_0 {0 0 0};
    %vpi_call 2 62 "$display", "Received: %h", v0x5557e7c97fa0_0 {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./perpiheral_bench.sv";
    "../sipo_reg/sipo_reg.v";
    "../spi_interface/spi2/spi_peripheral.v";
    "../spi_interface/spi2/counter.v";
    "../piso_reg/piso_reg.v";
