
assin8-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  0800168c  0800168c  0000268c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001820  08001820  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001820  08001820  00002820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001828  08001828  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001828  08001828  00002828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800182c  0800182c  0000282c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001830  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001524  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000071b  00000000  00000000  000045a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00004cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000fc  00000000  00000000  00004e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019445  00000000  00000000  00004f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001fd5  00000000  00000000  0001e381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008be14  00000000  00000000  00020356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac16a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000ac0  00000000  00000000  000ac1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000acc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007b  00000000  00000000  000acc8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001674 	.word	0x08001674

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001674 	.word	0x08001674

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <EEPROM_Init>:
 *      Author: Nilesh
 */

#include "eeprom.h"

void EEPROM_Init(void) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	int ret;
	I2CInit();
 8000286:	f000 f96f 	bl	8000568 <I2CInit>
	// optional -- check if eeprom is present
	I2CStart();
 800028a:	f000 f8a5 	bl	80003d8 <I2CStart>
	ret = I2CIsDeviceReady(EEPROM_W);
 800028e:	20a0      	movs	r0, #160	@ 0xa0
 8000290:	f000 f94c 	bl	800052c <I2CIsDeviceReady>
 8000294:	6078      	str	r0, [r7, #4]
	// if ret=0, eeprom not avail; otherwise, eeprom is avail.
	I2CStop();
 8000296:	f000 f8bd 	bl	8000414 <I2CStop>
}
 800029a:	bf00      	nop
 800029c:	3708      	adds	r7, #8
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}

080002a2 <EEPROM_Write>:

void EEPROM_Write(uint16_t addr, uint8_t byte[], uint8_t n) {
 80002a2:	b580      	push	{r7, lr}
 80002a4:	b084      	sub	sp, #16
 80002a6:	af00      	add	r7, sp, #0
 80002a8:	4603      	mov	r3, r0
 80002aa:	6039      	str	r1, [r7, #0]
 80002ac:	80fb      	strh	r3, [r7, #6]
 80002ae:	4613      	mov	r3, r2
 80002b0:	717b      	strb	r3, [r7, #5]
	uint8_t high = addr >> 8, low = addr & 0xFF;
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	0a1b      	lsrs	r3, r3, #8
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	72fb      	strb	r3, [r7, #11]
 80002ba:	88fb      	ldrh	r3, [r7, #6]
 80002bc:	72bb      	strb	r3, [r7, #10]
	I2CStart();
 80002be:	f000 f88b 	bl	80003d8 <I2CStart>
	I2CSendSlaveAddress(EEPROM_W);
 80002c2:	20a0      	movs	r0, #160	@ 0xa0
 80002c4:	f000 f8be 	bl	8000444 <I2CSendSlaveAddress>
	I2CSendData(high);
 80002c8:	7afb      	ldrb	r3, [r7, #11]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f8d6 	bl	800047c <I2CSendData>
	I2CSendData(low);
 80002d0:	7abb      	ldrb	r3, [r7, #10]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f000 f8d2 	bl	800047c <I2CSendData>
	for(int i=0; i<n; i++)
 80002d8:	2300      	movs	r3, #0
 80002da:	60fb      	str	r3, [r7, #12]
 80002dc:	e009      	b.n	80002f2 <EEPROM_Write+0x50>
		I2CSendData(byte[i]);
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	683a      	ldr	r2, [r7, #0]
 80002e2:	4413      	add	r3, r2
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	4618      	mov	r0, r3
 80002e8:	f000 f8c8 	bl	800047c <I2CSendData>
	for(int i=0; i<n; i++)
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	3301      	adds	r3, #1
 80002f0:	60fb      	str	r3, [r7, #12]
 80002f2:	797b      	ldrb	r3, [r7, #5]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	429a      	cmp	r2, r3
 80002f8:	dbf1      	blt.n	80002de <EEPROM_Write+0x3c>
	I2CStop();
 80002fa:	f000 f88b 	bl	8000414 <I2CStop>
}
 80002fe:	bf00      	nop
 8000300:	3710      	adds	r7, #16
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}

08000306 <EEPROM_Read>:

void EEPROM_Read(uint16_t addr, uint8_t byte[], uint8_t n) {
 8000306:	b580      	push	{r7, lr}
 8000308:	b084      	sub	sp, #16
 800030a:	af00      	add	r7, sp, #0
 800030c:	4603      	mov	r3, r0
 800030e:	6039      	str	r1, [r7, #0]
 8000310:	80fb      	strh	r3, [r7, #6]
 8000312:	4613      	mov	r3, r2
 8000314:	717b      	strb	r3, [r7, #5]
	int i;
	uint8_t high = addr >> 8, low = addr & 0xFF;
 8000316:	88fb      	ldrh	r3, [r7, #6]
 8000318:	0a1b      	lsrs	r3, r3, #8
 800031a:	b29b      	uxth	r3, r3
 800031c:	72fb      	strb	r3, [r7, #11]
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	72bb      	strb	r3, [r7, #10]
	I2CStart();
 8000322:	f000 f859 	bl	80003d8 <I2CStart>
	I2CSendSlaveAddress(EEPROM_W);
 8000326:	20a0      	movs	r0, #160	@ 0xa0
 8000328:	f000 f88c 	bl	8000444 <I2CSendSlaveAddress>
	I2CSendData(high);
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4618      	mov	r0, r3
 8000330:	f000 f8a4 	bl	800047c <I2CSendData>
	I2CSendData(low);
 8000334:	7abb      	ldrb	r3, [r7, #10]
 8000336:	4618      	mov	r0, r3
 8000338:	f000 f8a0 	bl	800047c <I2CSendData>
	I2CRepeatStart();
 800033c:	f000 f864 	bl	8000408 <I2CRepeatStart>
	I2CSendSlaveAddress(EEPROM_R);
 8000340:	20a1      	movs	r0, #161	@ 0xa1
 8000342:	f000 f87f 	bl	8000444 <I2CSendSlaveAddress>
	for(i=0; i<n-1; i++)
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e00a      	b.n	8000362 <EEPROM_Read+0x5c>
		byte[i] = I2CRecvDataAck();
 800034c:	f000 f8b6 	bl	80004bc <I2CRecvDataAck>
 8000350:	4601      	mov	r1, r0
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	683a      	ldr	r2, [r7, #0]
 8000356:	4413      	add	r3, r2
 8000358:	b2ca      	uxtb	r2, r1
 800035a:	701a      	strb	r2, [r3, #0]
	for(i=0; i<n-1; i++)
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	3301      	adds	r3, #1
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	797b      	ldrb	r3, [r7, #5]
 8000364:	3b01      	subs	r3, #1
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	429a      	cmp	r2, r3
 800036a:	dbef      	blt.n	800034c <EEPROM_Read+0x46>
	byte[i] = I2CRecvDataNAck();
 800036c:	f000 f8c2 	bl	80004f4 <I2CRecvDataNAck>
 8000370:	4601      	mov	r1, r0
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	683a      	ldr	r2, [r7, #0]
 8000376:	4413      	add	r3, r2
 8000378:	b2ca      	uxtb	r2, r1
 800037a:	701a      	strb	r2, [r3, #0]
	I2CStop();
 800037c:	f000 f84a 	bl	8000414 <I2CStop>
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}

08000388 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000390:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <DelayMs+0x44>)
 8000392:	685b      	ldr	r3, [r3, #4]
 8000394:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000396:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <DelayMs+0x48>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a0e      	ldr	r2, [pc, #56]	@ (80003d4 <DelayMs+0x4c>)
 800039c:	fba2 2303 	umull	r2, r3, r2, r3
 80003a0:	099b      	lsrs	r3, r3, #6
 80003a2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68ba      	ldr	r2, [r7, #8]
 80003a8:	fb02 f303 	mul.w	r3, r2, r3
 80003ac:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80003ae:	bf00      	nop
 80003b0:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <DelayMs+0x44>)
 80003b2:	685a      	ldr	r2, [r3, #4]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	1ad2      	subs	r2, r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d3f8      	bcc.n	80003b0 <DelayMs+0x28>
}
 80003be:	bf00      	nop
 80003c0:	bf00      	nop
 80003c2:	3714      	adds	r7, #20
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e0001000 	.word	0xe0001000
 80003d0:	20000000 	.word	0x20000000
 80003d4:	10624dd3 	.word	0x10624dd3

080003d8 <I2CStart>:
 *      Author: Nilesh
 */

#include "i2c.h"

void I2CStart() {
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 80003dc:	4b09      	ldr	r3, [pc, #36]	@ (8000404 <I2CStart+0x2c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a08      	ldr	r2, [pc, #32]	@ (8000404 <I2CStart+0x2c>)
 80003e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003e6:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));
 80003e8:	bf00      	nop
 80003ea:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <I2CStart+0x2c>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f003 0301 	and.w	r3, r3, #1
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d0f9      	beq.n	80003ea <I2CStart+0x12>
}
 80003f6:	bf00      	nop
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	40005400 	.word	0x40005400

08000408 <I2CRepeatStart>:

void I2CRepeatStart() {
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	I2CStart();
 800040c:	f7ff ffe4 	bl	80003d8 <I2CStart>
}
 8000410:	bf00      	nop
 8000412:	bd80      	pop	{r7, pc}

08000414 <I2CStop>:

void I2CStop() {
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 8000418:	4b09      	ldr	r3, [pc, #36]	@ (8000440 <I2CStop+0x2c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a08      	ldr	r2, [pc, #32]	@ (8000440 <I2CStop+0x2c>)
 800041e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000422:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 8000424:	bf00      	nop
 8000426:	4b06      	ldr	r3, [pc, #24]	@ (8000440 <I2CStop+0x2c>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	f003 0302 	and.w	r3, r3, #2
 800042e:	2b00      	cmp	r3, #0
 8000430:	d0f9      	beq.n	8000426 <I2CStop+0x12>
}
 8000432:	bf00      	nop
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop
 8000440:	40005400 	.word	0x40005400

08000444 <I2CSendSlaveAddress>:

void I2CSendSlaveAddress(uint8_t slaveaddr) {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr
    // wait until address is sent
    I2C1->DR = slaveaddr;
 800044e:	4a0a      	ldr	r2, [pc, #40]	@ (8000478 <I2CSendSlaveAddress+0x34>)
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000454:	bf00      	nop
 8000456:	4b08      	ldr	r3, [pc, #32]	@ (8000478 <I2CSendSlaveAddress+0x34>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f003 0302 	and.w	r3, r3, #2
 800045e:	2b00      	cmp	r3, #0
 8000460:	d0f9      	beq.n	8000456 <I2CSendSlaveAddress+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000462:	4b05      	ldr	r3, [pc, #20]	@ (8000478 <I2CSendSlaveAddress+0x34>)
 8000464:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2; // clear addr condition
 8000466:	4b04      	ldr	r3, [pc, #16]	@ (8000478 <I2CSendSlaveAddress+0x34>)
 8000468:	699b      	ldr	r3, [r3, #24]
}
 800046a:	bf00      	nop
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40005400 	.word	0x40005400

0800047c <I2CSendData>:

void I2CSendData(uint8_t val) {
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
    // send data in write mode
    // wait until address is sent
    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000486:	bf00      	nop
 8000488:	4b0b      	ldr	r3, [pc, #44]	@ (80004b8 <I2CSendData+0x3c>)
 800048a:	695b      	ldr	r3, [r3, #20]
 800048c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000490:	2b00      	cmp	r3, #0
 8000492:	d0f9      	beq.n	8000488 <I2CSendData+0xc>
    // write dr and clear flags
    I2C1->DR = val;
 8000494:	4a08      	ldr	r2, [pc, #32]	@ (80004b8 <I2CSendData+0x3c>)
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	6113      	str	r3, [r2, #16]
    // wait until data byte is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 800049a:	bf00      	nop
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <I2CSendData+0x3c>)
 800049e:	695b      	ldr	r3, [r3, #20]
 80004a0:	f003 0304 	and.w	r3, r3, #4
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d0f9      	beq.n	800049c <I2CSendData+0x20>
}
 80004a8:	bf00      	nop
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40005400 	.word	0x40005400

080004bc <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
	uint8_t val;
	I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;
 80004c2:	4b0b      	ldr	r3, [pc, #44]	@ (80004f0 <I2CRecvDataAck+0x34>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a0a      	ldr	r2, [pc, #40]	@ (80004f0 <I2CRecvDataAck+0x34>)
 80004c8:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80004cc:	6013      	str	r3, [r2, #0]
	// wait until receive buffer is not empty
	while (!(I2C1->SR1 & I2C_SR1_RXNE));
 80004ce:	bf00      	nop
 80004d0:	4b07      	ldr	r3, [pc, #28]	@ (80004f0 <I2CRecvDataAck+0x34>)
 80004d2:	695b      	ldr	r3, [r3, #20]
 80004d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d0f9      	beq.n	80004d0 <I2CRecvDataAck+0x14>
	// read content and clear flags
	val = (uint8_t)I2C1->DR;
 80004dc:	4b04      	ldr	r3, [pc, #16]	@ (80004f0 <I2CRecvDataAck+0x34>)
 80004de:	691b      	ldr	r3, [r3, #16]
 80004e0:	71fb      	strb	r3, [r7, #7]
	return val;
 80004e2:	79fb      	ldrb	r3, [r7, #7]
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	370c      	adds	r7, #12
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	40005400 	.word	0x40005400

080004f4 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
	uint8_t val;
	I2C1->CR1 &= ~(I2C_CR1_ACK | I2C_CR1_POS);
 80004fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000528 <I2CRecvDataNAck+0x34>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000528 <I2CRecvDataNAck+0x34>)
 8000500:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000504:	6013      	str	r3, [r2, #0]
	// wait until receive buffer is not empty
	while (!(I2C1->SR1 & I2C_SR1_RXNE));
 8000506:	bf00      	nop
 8000508:	4b07      	ldr	r3, [pc, #28]	@ (8000528 <I2CRecvDataNAck+0x34>)
 800050a:	695b      	ldr	r3, [r3, #20]
 800050c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0f9      	beq.n	8000508 <I2CRecvDataNAck+0x14>
	// read content and clear flags
	val = I2C1->DR;
 8000514:	4b04      	ldr	r3, [pc, #16]	@ (8000528 <I2CRecvDataNAck+0x34>)
 8000516:	691b      	ldr	r3, [r3, #16]
 8000518:	71fb      	strb	r3, [r7, #7]
	return val;
 800051a:	79fb      	ldrb	r3, [r7, #7]
}
 800051c:	4618      	mov	r0, r3
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr
 8000528:	40005400 	.word	0x40005400

0800052c <I2CIsDeviceReady>:

int I2CIsDeviceReady(uint8_t slaveaddr) {
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr of write
	slaveaddr &= ~BV(0);
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	f023 0301 	bic.w	r3, r3, #1
 800053c:	71fb      	strb	r3, [r7, #7]
    // wait until address is sent
    I2C1->DR = slaveaddr;
 800053e:	4a09      	ldr	r2, [pc, #36]	@ (8000564 <I2CIsDeviceReady+0x38>)
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000544:	bf00      	nop
 8000546:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <I2CIsDeviceReady+0x38>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	f003 0302 	and.w	r3, r3, #2
 800054e:	2b00      	cmp	r3, #0
 8000550:	d0f9      	beq.n	8000546 <I2CIsDeviceReady+0x1a>
    // dummy read to clear flags
    (void)I2C1->SR2; // clear addr condition
 8000552:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <I2CIsDeviceReady+0x38>)
 8000554:	699b      	ldr	r3, [r3, #24]
	return 1;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	40005400 	.word	0x40005400

08000568 <I2CInit>:

void I2CInit() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
    // enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800056c:	4b43      	ldr	r3, [pc, #268]	@ (800067c <I2CInit+0x114>)
 800056e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000570:	4a42      	ldr	r2, [pc, #264]	@ (800067c <I2CInit+0x114>)
 8000572:	f043 0302 	orr.w	r3, r3, #2
 8000576:	6313      	str	r3, [r2, #48]	@ 0x30
	DelayMs(50);
 8000578:	2032      	movs	r0, #50	@ 0x32
 800057a:	f7ff ff05 	bl	8000388 <DelayMs>

    // setup I2C pins
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800057e:	4b3f      	ldr	r3, [pc, #252]	@ (800067c <I2CInit+0x114>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000582:	4a3e      	ldr	r2, [pc, #248]	@ (800067c <I2CInit+0x114>)
 8000584:	f043 0302 	orr.w	r3, r3, #2
 8000588:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOB->MODER &= ~(3U << I2C1_SCL*2); // PB6
 800058a:	4b3d      	ldr	r3, [pc, #244]	@ (8000680 <I2CInit+0x118>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a3c      	ldr	r2, [pc, #240]	@ (8000680 <I2CInit+0x118>)
 8000590:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000594:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SCL*2); // AF
 8000596:	4b3a      	ldr	r3, [pc, #232]	@ (8000680 <I2CInit+0x118>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a39      	ldr	r2, [pc, #228]	@ (8000680 <I2CInit+0x118>)
 800059c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005a0:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SCL);   // open-drain
 80005a2:	4b37      	ldr	r3, [pc, #220]	@ (8000680 <I2CInit+0x118>)
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	4a36      	ldr	r2, [pc, #216]	@ (8000680 <I2CInit+0x118>)
 80005a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005ac:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SCL*2); // no pull-up/down
 80005ae:	4b34      	ldr	r3, [pc, #208]	@ (8000680 <I2CInit+0x118>)
 80005b0:	68db      	ldr	r3, [r3, #12]
 80005b2:	4a33      	ldr	r2, [pc, #204]	@ (8000680 <I2CInit+0x118>)
 80005b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80005b8:	60d3      	str	r3, [r2, #12]
    GPIOB->MODER &= ~(3U << I2C1_SDA*2); // PB7
 80005ba:	4b31      	ldr	r3, [pc, #196]	@ (8000680 <I2CInit+0x118>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a30      	ldr	r2, [pc, #192]	@ (8000680 <I2CInit+0x118>)
 80005c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005c4:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SDA*2); // AF
 80005c6:	4b2e      	ldr	r3, [pc, #184]	@ (8000680 <I2CInit+0x118>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a2d      	ldr	r2, [pc, #180]	@ (8000680 <I2CInit+0x118>)
 80005cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005d0:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SDA);   // open-drain
 80005d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000680 <I2CInit+0x118>)
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	4a2a      	ldr	r2, [pc, #168]	@ (8000680 <I2CInit+0x118>)
 80005d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005dc:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SDA*2); // no pull-up/down
 80005de:	4b28      	ldr	r3, [pc, #160]	@ (8000680 <I2CInit+0x118>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	4a27      	ldr	r2, [pc, #156]	@ (8000680 <I2CInit+0x118>)
 80005e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005e8:	60d3      	str	r3, [r2, #12]

    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL6_Pos); // for pin 6
 80005ea:	4b25      	ldr	r3, [pc, #148]	@ (8000680 <I2CInit+0x118>)
 80005ec:	6a1b      	ldr	r3, [r3, #32]
 80005ee:	4a24      	ldr	r2, [pc, #144]	@ (8000680 <I2CInit+0x118>)
 80005f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80005f4:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL7_Pos); // for pin 7
 80005f6:	4b22      	ldr	r3, [pc, #136]	@ (8000680 <I2CInit+0x118>)
 80005f8:	6a1b      	ldr	r3, [r3, #32]
 80005fa:	4a21      	ldr	r2, [pc, #132]	@ (8000680 <I2CInit+0x118>)
 80005fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000600:	6213      	str	r3, [r2, #32]

    // enable I2C clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000602:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <I2CInit+0x114>)
 8000604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000606:	4a1d      	ldr	r2, [pc, #116]	@ (800067c <I2CInit+0x114>)
 8000608:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800060c:	6413      	str	r3, [r2, #64]	@ 0x40
	DelayMs(50);
 800060e:	2032      	movs	r0, #50	@ 0x32
 8000610:	f7ff feba 	bl	8000388 <DelayMs>
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000614:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <I2CInit+0x11c>)
 8000616:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800061a:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 800061c:	4b19      	ldr	r3, [pc, #100]	@ (8000684 <I2CInit+0x11c>)
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]

    I2C1->CR2 &= ~(I2C_CR2_ITERREN); // disable error interrupt
 8000622:	4b18      	ldr	r3, [pc, #96]	@ (8000684 <I2CInit+0x11c>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	4a17      	ldr	r2, [pc, #92]	@ (8000684 <I2CInit+0x11c>)
 8000628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800062c:	6053      	str	r3, [r2, #4]
    I2C1->CCR &= ~(1 << I2C_CCR_FS_Pos); // standard mode (100 khz)
 800062e:	4b15      	ldr	r3, [pc, #84]	@ (8000684 <I2CInit+0x11c>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a14      	ldr	r2, [pc, #80]	@ (8000684 <I2CInit+0x11c>)
 8000634:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000638:	61d3      	str	r3, [r2, #28]
    // Enable Ack
    I2C1->CR1 |= (1<<I2C_CR1_ACK_Pos);
 800063a:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <I2CInit+0x11c>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a11      	ldr	r2, [pc, #68]	@ (8000684 <I2CInit+0x11c>)
 8000640:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000644:	6013      	str	r3, [r2, #0]
    // Thigh and Tlow needs to be 5us each

    // Let's pick fPCLK1 = 16Mhz, TPCLK1 = 1/16Mhz = 62.5ns
    // Thigh = CCR * TPCLK1 => 5us = CCR * 62.5ns
    // CCR = 80
    I2C1->CR2 |= (16 << I2C_CR2_FREQ_Pos); // 16Mhz PCLK
 8000646:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <I2CInit+0x11c>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	4a0e      	ldr	r2, [pc, #56]	@ (8000684 <I2CInit+0x11c>)
 800064c:	f043 0310 	orr.w	r3, r3, #16
 8000650:	6053      	str	r3, [r2, #4]
    I2C1->CCR |= (80 << I2C_CCR_CCR_Pos);
 8000652:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <I2CInit+0x11c>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	4a0b      	ldr	r2, [pc, #44]	@ (8000684 <I2CInit+0x11c>)
 8000658:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800065c:	61d3      	str	r3, [r2, #28]
    // Maximum rise time.
    // Calculation is (maximum_rise_time / Tpclk) + 1
    // In SM mode maximum allowed SCL rise time is 1000ns
    // For TPCLK1 = 62.5ns => (1000ns / 62.5ns) + 1 = 16 + 1 = 17
    I2C1->TRISE |= (17 << I2C_TRISE_TRISE_Pos); // program Trise to 17 for 100khz
 800065e:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <I2CInit+0x11c>)
 8000660:	6a1b      	ldr	r3, [r3, #32]
 8000662:	4a08      	ldr	r2, [pc, #32]	@ (8000684 <I2CInit+0x11c>)
 8000664:	f043 0311 	orr.w	r3, r3, #17
 8000668:	6213      	str	r3, [r2, #32]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 800066a:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <I2CInit+0x11c>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a05      	ldr	r2, [pc, #20]	@ (8000684 <I2CInit+0x11c>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6013      	str	r3, [r2, #0]
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40023800 	.word	0x40023800
 8000680:	40020400 	.word	0x40020400
 8000684:	40005400 	.word	0x40005400

08000688 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	@ 0x28
 800068c:	af00      	add	r7, sp, #0
	int c;
	char str[32] = "";
 800068e:	2300      	movs	r3, #0
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	f107 0308 	add.w	r3, r7, #8
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
 80006a2:	615a      	str	r2, [r3, #20]
 80006a4:	619a      	str	r2, [r3, #24]
	SystemInit();
 80006a6:	f000 f889 	bl	80007bc <SystemInit>
	EEPROM_Init();
 80006aa:	f7ff fde9 	bl	8000280 <EEPROM_Init>
	UartInit(9600);
 80006ae:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80006b2:	f000 f8b9 	bl	8000828 <UartInit>
	do {
		UartPuts("Enter choice... \r\n");
 80006b6:	4820      	ldr	r0, [pc, #128]	@ (8000738 <main+0xb0>)
 80006b8:	f000 f952 	bl	8000960 <UartPuts>
		UartPuts("	1. string input \r\n");
 80006bc:	481f      	ldr	r0, [pc, #124]	@ (800073c <main+0xb4>)
 80006be:	f000 f94f 	bl	8000960 <UartPuts>
		UartPuts(" 2. print string \r\n");
 80006c2:	481f      	ldr	r0, [pc, #124]	@ (8000740 <main+0xb8>)
 80006c4:	f000 f94c 	bl	8000960 <UartPuts>
		UartPuts(" 0. exit!  \r\n");
 80006c8:	481e      	ldr	r0, [pc, #120]	@ (8000744 <main+0xbc>)
 80006ca:	f000 f949 	bl	8000960 <UartPuts>
		UartGets(str);
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	4618      	mov	r0, r3
 80006d2:	f000 f961 	bl	8000998 <UartGets>
		sscanf(str,"%d",&c);
 80006d6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	491a      	ldr	r1, [pc, #104]	@ (8000748 <main+0xc0>)
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 f9aa 	bl	8000a38 <siscanf>

		switch(c)
 80006e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d002      	beq.n	80006f0 <main+0x68>
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d00b      	beq.n	8000706 <main+0x7e>
 80006ee:	e015      	b.n	800071c <main+0x94>
		{
		case 1:UartGets(str);
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 f950 	bl	8000998 <UartGets>
			EEPROM_Write(0x0000, (uint8_t*) str, 32);
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2220      	movs	r2, #32
 80006fc:	4619      	mov	r1, r3
 80006fe:	2000      	movs	r0, #0
 8000700:	f7ff fdcf 	bl	80002a2 <EEPROM_Write>
			break;
 8000704:	e010      	b.n	8000728 <main+0xa0>

		case 2:EEPROM_Read(0x0000, (uint8_t*)str, 32);
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2220      	movs	r2, #32
 800070a:	4619      	mov	r1, r3
 800070c:	2000      	movs	r0, #0
 800070e:	f7ff fdfa 	bl	8000306 <EEPROM_Read>
				UartPuts(str);
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	4618      	mov	r0, r3
 8000716:	f000 f923 	bl	8000960 <UartPuts>
			break;
 800071a:	e005      	b.n	8000728 <main+0xa0>

		default :EEPROM_Write(0x0000, (uint8_t*)"Invalid choice ERROR!\r\n", 16);
 800071c:	2210      	movs	r2, #16
 800071e:	490b      	ldr	r1, [pc, #44]	@ (800074c <main+0xc4>)
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff fdbe 	bl	80002a2 <EEPROM_Write>
		break;
 8000726:	bf00      	nop
		}

	}while(c!=0);
 8000728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800072a:	2b00      	cmp	r3, #0
 800072c:	d1c3      	bne.n	80006b6 <main+0x2e>


	return 0;
 800072e:	2300      	movs	r3, #0
}
 8000730:	4618      	mov	r0, r3
 8000732:	3728      	adds	r7, #40	@ 0x28
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	0800168c 	.word	0x0800168c
 800073c:	080016a0 	.word	0x080016a0
 8000740:	080016b4 	.word	0x080016b4
 8000744:	080016c8 	.word	0x080016c8
 8000748:	080016d8 	.word	0x080016d8
 800074c:	080016dc 	.word	0x080016dc

08000750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000758:	4a14      	ldr	r2, [pc, #80]	@ (80007ac <_sbrk+0x5c>)
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <_sbrk+0x60>)
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000764:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <_sbrk+0x64>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d102      	bne.n	8000772 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800076c:	4b11      	ldr	r3, [pc, #68]	@ (80007b4 <_sbrk+0x64>)
 800076e:	4a12      	ldr	r2, [pc, #72]	@ (80007b8 <_sbrk+0x68>)
 8000770:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000772:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <_sbrk+0x64>)
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4413      	add	r3, r2
 800077a:	693a      	ldr	r2, [r7, #16]
 800077c:	429a      	cmp	r2, r3
 800077e:	d207      	bcs.n	8000790 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000780:	f000 f986 	bl	8000a90 <__errno>
 8000784:	4603      	mov	r3, r0
 8000786:	220c      	movs	r2, #12
 8000788:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800078a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800078e:	e009      	b.n	80007a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000790:	4b08      	ldr	r3, [pc, #32]	@ (80007b4 <_sbrk+0x64>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000796:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <_sbrk+0x64>)
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4413      	add	r3, r2
 800079e:	4a05      	ldr	r2, [pc, #20]	@ (80007b4 <_sbrk+0x64>)
 80007a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007a2:	68fb      	ldr	r3, [r7, #12]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3718      	adds	r7, #24
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20020000 	.word	0x20020000
 80007b0:	00000400 	.word	0x00000400
 80007b4:	20000070 	.word	0x20000070
 80007b8:	200001c0 	.word	0x200001c0

080007bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  DWT_Init();
 80007c0:	f000 f802 	bl	80007c8 <DWT_Init>
}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80007cc:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <DWT_Init+0x58>)
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <DWT_Init+0x58>)
 80007d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80007d6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <DWT_Init+0x58>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <DWT_Init+0x58>)
 80007de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007e2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <DWT_Init+0x5c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000824 <DWT_Init+0x5c>)
 80007ea:	f023 0301 	bic.w	r3, r3, #1
 80007ee:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <DWT_Init+0x5c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000824 <DWT_Init+0x5c>)
 80007f6:	f043 0301 	orr.w	r3, r3, #1
 80007fa:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <DWT_Init+0x5c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000802:	bf00      	nop
    __ASM volatile ("NOP");
 8000804:	bf00      	nop
    __ASM volatile ("NOP");
 8000806:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <DWT_Init+0x5c>)
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	bf0c      	ite	eq
 8000810:	2301      	moveq	r3, #1
 8000812:	2300      	movne	r3, #0
 8000814:	b2db      	uxtb	r3, r3
}
 8000816:	4618      	mov	r0, r3
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	e000edf0 	.word	0xe000edf0
 8000824:	e0001000 	.word	0xe0001000

08000828 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000830:	4b31      	ldr	r3, [pc, #196]	@ (80008f8 <UartInit+0xd0>)
 8000832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000834:	4a30      	ldr	r2, [pc, #192]	@ (80008f8 <UartInit+0xd0>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 800083c:	4b2f      	ldr	r3, [pc, #188]	@ (80008fc <UartInit+0xd4>)
 800083e:	6a1b      	ldr	r3, [r3, #32]
 8000840:	4a2e      	ldr	r2, [pc, #184]	@ (80008fc <UartInit+0xd4>)
 8000842:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000846:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000848:	4b2c      	ldr	r3, [pc, #176]	@ (80008fc <UartInit+0xd4>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a2b      	ldr	r2, [pc, #172]	@ (80008fc <UartInit+0xd4>)
 800084e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000852:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000854:	4b29      	ldr	r3, [pc, #164]	@ (80008fc <UartInit+0xd4>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a28      	ldr	r2, [pc, #160]	@ (80008fc <UartInit+0xd4>)
 800085a:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800085e:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000860:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <UartInit+0xd4>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	4a25      	ldr	r2, [pc, #148]	@ (80008fc <UartInit+0xd4>)
 8000866:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800086a:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 800086c:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <UartInit+0xd4>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	4a22      	ldr	r2, [pc, #136]	@ (80008fc <UartInit+0xd4>)
 8000872:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000876:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000878:	4b20      	ldr	r3, [pc, #128]	@ (80008fc <UartInit+0xd4>)
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	4a1f      	ldr	r2, [pc, #124]	@ (80008fc <UartInit+0xd4>)
 800087e:	f023 030c 	bic.w	r3, r3, #12
 8000882:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000884:	4b1c      	ldr	r3, [pc, #112]	@ (80008f8 <UartInit+0xd0>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	4a1b      	ldr	r2, [pc, #108]	@ (80008f8 <UartInit+0xd0>)
 800088a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800088e:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000890:	4b1b      	ldr	r3, [pc, #108]	@ (8000900 <UartInit+0xd8>)
 8000892:	220c      	movs	r2, #12
 8000894:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 8000896:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <UartInit+0xd8>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 800089c:	4b18      	ldr	r3, [pc, #96]	@ (8000900 <UartInit+0xd8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80008a8:	d016      	beq.n	80008d8 <UartInit+0xb0>
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80008b0:	d816      	bhi.n	80008e0 <UartInit+0xb8>
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80008b8:	d004      	beq.n	80008c4 <UartInit+0x9c>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80008c0:	d005      	beq.n	80008ce <UartInit+0xa6>
 80008c2:	e00d      	b.n	80008e0 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80008c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <UartInit+0xd8>)
 80008c6:	f240 6283 	movw	r2, #1667	@ 0x683
 80008ca:	609a      	str	r2, [r3, #8]
			break;
 80008cc:	e008      	b.n	80008e0 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <UartInit+0xd8>)
 80008d0:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80008d4:	609a      	str	r2, [r3, #8]
			break;
 80008d6:	e003      	b.n	80008e0 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80008d8:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <UartInit+0xd8>)
 80008da:	228b      	movs	r2, #139	@ 0x8b
 80008dc:	609a      	str	r2, [r3, #8]
			break;
 80008de:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80008e0:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <UartInit+0xd8>)
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	4a06      	ldr	r2, [pc, #24]	@ (8000900 <UartInit+0xd8>)
 80008e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008ea:	60d3      	str	r3, [r2, #12]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40020000 	.word	0x40020000
 8000900:	40004400 	.word	0x40004400

08000904 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 800090e:	bf00      	nop
 8000910:	4b07      	ldr	r3, [pc, #28]	@ (8000930 <UartPutch+0x2c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000918:	2b00      	cmp	r3, #0
 800091a:	d0f9      	beq.n	8000910 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 800091c:	4a04      	ldr	r2, [pc, #16]	@ (8000930 <UartPutch+0x2c>)
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	6053      	str	r3, [r2, #4]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40004400 	.word	0x40004400

08000934 <UartGetch>:

uint8_t UartGetch(void) {
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
	// wait until RDR is not empty (i.e. new byte received)
	while((USART2->SR & BV(USART_SR_RXNE_Pos)) == 0)
 800093a:	bf00      	nop
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <UartGetch+0x28>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f003 0320 	and.w	r3, r3, #32
 8000944:	2b00      	cmp	r3, #0
 8000946:	d0f9      	beq.n	800093c <UartGetch+0x8>
		;
	// read received byte from RDR
	char ch = USART2->DR;
 8000948:	4b04      	ldr	r3, [pc, #16]	@ (800095c <UartGetch+0x28>)
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	71fb      	strb	r3, [r7, #7]
	return ch;
 800094e:	79fb      	ldrb	r3, [r7, #7]
}
 8000950:	4618      	mov	r0, r3
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	40004400 	.word	0x40004400

08000960 <UartPuts>:

void UartPuts(char str[]) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	e009      	b.n	8000982 <UartPuts+0x22>
		UartPutch(str[i]);
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	4413      	add	r3, r2
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff ffc4 	bl	8000904 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	3301      	adds	r3, #1
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	687a      	ldr	r2, [r7, #4]
 8000986:	4413      	add	r3, r2
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1ef      	bne.n	800096e <UartPuts+0xe>
}
 800098e:	bf00      	nop
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <UartGets>:

void UartGets(char str[]) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	int i=0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
	char ch;
	do {
		ch = UartGetch();
 80009a4:	f7ff ffc6 	bl	8000934 <UartGetch>
 80009a8:	4603      	mov	r3, r0
 80009aa:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	4413      	add	r3, r2
 80009b2:	7afa      	ldrb	r2, [r7, #11]
 80009b4:	701a      	strb	r2, [r3, #0]
		i++;
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	3301      	adds	r3, #1
 80009ba:	60fb      	str	r3, [r7, #12]
	} while(ch != '\r');
 80009bc:	7afb      	ldrb	r3, [r7, #11]
 80009be:	2b0d      	cmp	r3, #13
 80009c0:	d1f0      	bne.n	80009a4 <UartGets+0xc>
	str[i] = '\n';
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	687a      	ldr	r2, [r7, #4]
 80009c6:	4413      	add	r3, r2
 80009c8:	220a      	movs	r2, #10
 80009ca:	701a      	strb	r2, [r3, #0]
	i++;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	3301      	adds	r3, #1
 80009d0:	60fb      	str	r3, [r7, #12]
	str[i] = '\0';
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	4413      	add	r3, r2
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009e4:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009e8:	f7ff fee8 	bl	80007bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <LoopForever+0x6>)
  ldr r1, =_edata
 80009ee:	490d      	ldr	r1, [pc, #52]	@ (8000a24 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a28 <LoopForever+0xe>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f4:	e002      	b.n	80009fc <LoopCopyDataInit>

080009f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009fa:	3304      	adds	r3, #4

080009fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a00:	d3f9      	bcc.n	80009f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a02:	4a0a      	ldr	r2, [pc, #40]	@ (8000a2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a04:	4c0a      	ldr	r4, [pc, #40]	@ (8000a30 <LoopForever+0x16>)
  movs r3, #0
 8000a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a08:	e001      	b.n	8000a0e <LoopFillZerobss>

08000a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a0c:	3204      	adds	r2, #4

08000a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a10:	d3fb      	bcc.n	8000a0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a12:	f000 f843 	bl	8000a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a16:	f7ff fe37 	bl	8000688 <main>

08000a1a <LoopForever>:

LoopForever:
  b LoopForever
 8000a1a:	e7fe      	b.n	8000a1a <LoopForever>
  ldr   r0, =_estack
 8000a1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a24:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000a28:	08001830 	.word	0x08001830
  ldr r2, =_sbss
 8000a2c:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000a30:	200001bc 	.word	0x200001bc

08000a34 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a34:	e7fe      	b.n	8000a34 <ADC_IRQHandler>
	...

08000a38 <siscanf>:
 8000a38:	b40e      	push	{r1, r2, r3}
 8000a3a:	b530      	push	{r4, r5, lr}
 8000a3c:	b09c      	sub	sp, #112	@ 0x70
 8000a3e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8000a40:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8000a44:	f854 5b04 	ldr.w	r5, [r4], #4
 8000a48:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000a4c:	9002      	str	r0, [sp, #8]
 8000a4e:	9006      	str	r0, [sp, #24]
 8000a50:	f7ff fbbe 	bl	80001d0 <strlen>
 8000a54:	4b0b      	ldr	r3, [pc, #44]	@ (8000a84 <siscanf+0x4c>)
 8000a56:	9003      	str	r0, [sp, #12]
 8000a58:	9007      	str	r0, [sp, #28]
 8000a5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000a5c:	480a      	ldr	r0, [pc, #40]	@ (8000a88 <siscanf+0x50>)
 8000a5e:	9401      	str	r4, [sp, #4]
 8000a60:	2300      	movs	r3, #0
 8000a62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000a64:	9314      	str	r3, [sp, #80]	@ 0x50
 8000a66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8000a6e:	462a      	mov	r2, r5
 8000a70:	4623      	mov	r3, r4
 8000a72:	a902      	add	r1, sp, #8
 8000a74:	6800      	ldr	r0, [r0, #0]
 8000a76:	f000 f987 	bl	8000d88 <__ssvfiscanf_r>
 8000a7a:	b01c      	add	sp, #112	@ 0x70
 8000a7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000a80:	b003      	add	sp, #12
 8000a82:	4770      	bx	lr
 8000a84:	08000a8d 	.word	0x08000a8d
 8000a88:	20000004 	.word	0x20000004

08000a8c <__seofread>:
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	4770      	bx	lr

08000a90 <__errno>:
 8000a90:	4b01      	ldr	r3, [pc, #4]	@ (8000a98 <__errno+0x8>)
 8000a92:	6818      	ldr	r0, [r3, #0]
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000004 	.word	0x20000004

08000a9c <__libc_init_array>:
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	4d0d      	ldr	r5, [pc, #52]	@ (8000ad4 <__libc_init_array+0x38>)
 8000aa0:	4c0d      	ldr	r4, [pc, #52]	@ (8000ad8 <__libc_init_array+0x3c>)
 8000aa2:	1b64      	subs	r4, r4, r5
 8000aa4:	10a4      	asrs	r4, r4, #2
 8000aa6:	2600      	movs	r6, #0
 8000aa8:	42a6      	cmp	r6, r4
 8000aaa:	d109      	bne.n	8000ac0 <__libc_init_array+0x24>
 8000aac:	4d0b      	ldr	r5, [pc, #44]	@ (8000adc <__libc_init_array+0x40>)
 8000aae:	4c0c      	ldr	r4, [pc, #48]	@ (8000ae0 <__libc_init_array+0x44>)
 8000ab0:	f000 fde0 	bl	8001674 <_init>
 8000ab4:	1b64      	subs	r4, r4, r5
 8000ab6:	10a4      	asrs	r4, r4, #2
 8000ab8:	2600      	movs	r6, #0
 8000aba:	42a6      	cmp	r6, r4
 8000abc:	d105      	bne.n	8000aca <__libc_init_array+0x2e>
 8000abe:	bd70      	pop	{r4, r5, r6, pc}
 8000ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ac4:	4798      	blx	r3
 8000ac6:	3601      	adds	r6, #1
 8000ac8:	e7ee      	b.n	8000aa8 <__libc_init_array+0xc>
 8000aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ace:	4798      	blx	r3
 8000ad0:	3601      	adds	r6, #1
 8000ad2:	e7f2      	b.n	8000aba <__libc_init_array+0x1e>
 8000ad4:	08001828 	.word	0x08001828
 8000ad8:	08001828 	.word	0x08001828
 8000adc:	08001828 	.word	0x08001828
 8000ae0:	0800182c 	.word	0x0800182c

08000ae4 <__retarget_lock_acquire_recursive>:
 8000ae4:	4770      	bx	lr

08000ae6 <__retarget_lock_release_recursive>:
 8000ae6:	4770      	bx	lr

08000ae8 <_free_r>:
 8000ae8:	b538      	push	{r3, r4, r5, lr}
 8000aea:	4605      	mov	r5, r0
 8000aec:	2900      	cmp	r1, #0
 8000aee:	d041      	beq.n	8000b74 <_free_r+0x8c>
 8000af0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000af4:	1f0c      	subs	r4, r1, #4
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	bfb8      	it	lt
 8000afa:	18e4      	addlt	r4, r4, r3
 8000afc:	f000 f8e0 	bl	8000cc0 <__malloc_lock>
 8000b00:	4a1d      	ldr	r2, [pc, #116]	@ (8000b78 <_free_r+0x90>)
 8000b02:	6813      	ldr	r3, [r2, #0]
 8000b04:	b933      	cbnz	r3, 8000b14 <_free_r+0x2c>
 8000b06:	6063      	str	r3, [r4, #4]
 8000b08:	6014      	str	r4, [r2, #0]
 8000b0a:	4628      	mov	r0, r5
 8000b0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b10:	f000 b8dc 	b.w	8000ccc <__malloc_unlock>
 8000b14:	42a3      	cmp	r3, r4
 8000b16:	d908      	bls.n	8000b2a <_free_r+0x42>
 8000b18:	6820      	ldr	r0, [r4, #0]
 8000b1a:	1821      	adds	r1, r4, r0
 8000b1c:	428b      	cmp	r3, r1
 8000b1e:	bf01      	itttt	eq
 8000b20:	6819      	ldreq	r1, [r3, #0]
 8000b22:	685b      	ldreq	r3, [r3, #4]
 8000b24:	1809      	addeq	r1, r1, r0
 8000b26:	6021      	streq	r1, [r4, #0]
 8000b28:	e7ed      	b.n	8000b06 <_free_r+0x1e>
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	b10b      	cbz	r3, 8000b34 <_free_r+0x4c>
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d9fa      	bls.n	8000b2a <_free_r+0x42>
 8000b34:	6811      	ldr	r1, [r2, #0]
 8000b36:	1850      	adds	r0, r2, r1
 8000b38:	42a0      	cmp	r0, r4
 8000b3a:	d10b      	bne.n	8000b54 <_free_r+0x6c>
 8000b3c:	6820      	ldr	r0, [r4, #0]
 8000b3e:	4401      	add	r1, r0
 8000b40:	1850      	adds	r0, r2, r1
 8000b42:	4283      	cmp	r3, r0
 8000b44:	6011      	str	r1, [r2, #0]
 8000b46:	d1e0      	bne.n	8000b0a <_free_r+0x22>
 8000b48:	6818      	ldr	r0, [r3, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	6053      	str	r3, [r2, #4]
 8000b4e:	4408      	add	r0, r1
 8000b50:	6010      	str	r0, [r2, #0]
 8000b52:	e7da      	b.n	8000b0a <_free_r+0x22>
 8000b54:	d902      	bls.n	8000b5c <_free_r+0x74>
 8000b56:	230c      	movs	r3, #12
 8000b58:	602b      	str	r3, [r5, #0]
 8000b5a:	e7d6      	b.n	8000b0a <_free_r+0x22>
 8000b5c:	6820      	ldr	r0, [r4, #0]
 8000b5e:	1821      	adds	r1, r4, r0
 8000b60:	428b      	cmp	r3, r1
 8000b62:	bf04      	itt	eq
 8000b64:	6819      	ldreq	r1, [r3, #0]
 8000b66:	685b      	ldreq	r3, [r3, #4]
 8000b68:	6063      	str	r3, [r4, #4]
 8000b6a:	bf04      	itt	eq
 8000b6c:	1809      	addeq	r1, r1, r0
 8000b6e:	6021      	streq	r1, [r4, #0]
 8000b70:	6054      	str	r4, [r2, #4]
 8000b72:	e7ca      	b.n	8000b0a <_free_r+0x22>
 8000b74:	bd38      	pop	{r3, r4, r5, pc}
 8000b76:	bf00      	nop
 8000b78:	200001b8 	.word	0x200001b8

08000b7c <sbrk_aligned>:
 8000b7c:	b570      	push	{r4, r5, r6, lr}
 8000b7e:	4e0f      	ldr	r6, [pc, #60]	@ (8000bbc <sbrk_aligned+0x40>)
 8000b80:	460c      	mov	r4, r1
 8000b82:	6831      	ldr	r1, [r6, #0]
 8000b84:	4605      	mov	r5, r0
 8000b86:	b911      	cbnz	r1, 8000b8e <sbrk_aligned+0x12>
 8000b88:	f000 fc34 	bl	80013f4 <_sbrk_r>
 8000b8c:	6030      	str	r0, [r6, #0]
 8000b8e:	4621      	mov	r1, r4
 8000b90:	4628      	mov	r0, r5
 8000b92:	f000 fc2f 	bl	80013f4 <_sbrk_r>
 8000b96:	1c43      	adds	r3, r0, #1
 8000b98:	d103      	bne.n	8000ba2 <sbrk_aligned+0x26>
 8000b9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000b9e:	4620      	mov	r0, r4
 8000ba0:	bd70      	pop	{r4, r5, r6, pc}
 8000ba2:	1cc4      	adds	r4, r0, #3
 8000ba4:	f024 0403 	bic.w	r4, r4, #3
 8000ba8:	42a0      	cmp	r0, r4
 8000baa:	d0f8      	beq.n	8000b9e <sbrk_aligned+0x22>
 8000bac:	1a21      	subs	r1, r4, r0
 8000bae:	4628      	mov	r0, r5
 8000bb0:	f000 fc20 	bl	80013f4 <_sbrk_r>
 8000bb4:	3001      	adds	r0, #1
 8000bb6:	d1f2      	bne.n	8000b9e <sbrk_aligned+0x22>
 8000bb8:	e7ef      	b.n	8000b9a <sbrk_aligned+0x1e>
 8000bba:	bf00      	nop
 8000bbc:	200001b4 	.word	0x200001b4

08000bc0 <_malloc_r>:
 8000bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000bc4:	1ccd      	adds	r5, r1, #3
 8000bc6:	f025 0503 	bic.w	r5, r5, #3
 8000bca:	3508      	adds	r5, #8
 8000bcc:	2d0c      	cmp	r5, #12
 8000bce:	bf38      	it	cc
 8000bd0:	250c      	movcc	r5, #12
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	4606      	mov	r6, r0
 8000bd6:	db01      	blt.n	8000bdc <_malloc_r+0x1c>
 8000bd8:	42a9      	cmp	r1, r5
 8000bda:	d904      	bls.n	8000be6 <_malloc_r+0x26>
 8000bdc:	230c      	movs	r3, #12
 8000bde:	6033      	str	r3, [r6, #0]
 8000be0:	2000      	movs	r0, #0
 8000be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000be6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000cbc <_malloc_r+0xfc>
 8000bea:	f000 f869 	bl	8000cc0 <__malloc_lock>
 8000bee:	f8d8 3000 	ldr.w	r3, [r8]
 8000bf2:	461c      	mov	r4, r3
 8000bf4:	bb44      	cbnz	r4, 8000c48 <_malloc_r+0x88>
 8000bf6:	4629      	mov	r1, r5
 8000bf8:	4630      	mov	r0, r6
 8000bfa:	f7ff ffbf 	bl	8000b7c <sbrk_aligned>
 8000bfe:	1c43      	adds	r3, r0, #1
 8000c00:	4604      	mov	r4, r0
 8000c02:	d158      	bne.n	8000cb6 <_malloc_r+0xf6>
 8000c04:	f8d8 4000 	ldr.w	r4, [r8]
 8000c08:	4627      	mov	r7, r4
 8000c0a:	2f00      	cmp	r7, #0
 8000c0c:	d143      	bne.n	8000c96 <_malloc_r+0xd6>
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d04b      	beq.n	8000caa <_malloc_r+0xea>
 8000c12:	6823      	ldr	r3, [r4, #0]
 8000c14:	4639      	mov	r1, r7
 8000c16:	4630      	mov	r0, r6
 8000c18:	eb04 0903 	add.w	r9, r4, r3
 8000c1c:	f000 fbea 	bl	80013f4 <_sbrk_r>
 8000c20:	4581      	cmp	r9, r0
 8000c22:	d142      	bne.n	8000caa <_malloc_r+0xea>
 8000c24:	6821      	ldr	r1, [r4, #0]
 8000c26:	1a6d      	subs	r5, r5, r1
 8000c28:	4629      	mov	r1, r5
 8000c2a:	4630      	mov	r0, r6
 8000c2c:	f7ff ffa6 	bl	8000b7c <sbrk_aligned>
 8000c30:	3001      	adds	r0, #1
 8000c32:	d03a      	beq.n	8000caa <_malloc_r+0xea>
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	442b      	add	r3, r5
 8000c38:	6023      	str	r3, [r4, #0]
 8000c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8000c3e:	685a      	ldr	r2, [r3, #4]
 8000c40:	bb62      	cbnz	r2, 8000c9c <_malloc_r+0xdc>
 8000c42:	f8c8 7000 	str.w	r7, [r8]
 8000c46:	e00f      	b.n	8000c68 <_malloc_r+0xa8>
 8000c48:	6822      	ldr	r2, [r4, #0]
 8000c4a:	1b52      	subs	r2, r2, r5
 8000c4c:	d420      	bmi.n	8000c90 <_malloc_r+0xd0>
 8000c4e:	2a0b      	cmp	r2, #11
 8000c50:	d917      	bls.n	8000c82 <_malloc_r+0xc2>
 8000c52:	1961      	adds	r1, r4, r5
 8000c54:	42a3      	cmp	r3, r4
 8000c56:	6025      	str	r5, [r4, #0]
 8000c58:	bf18      	it	ne
 8000c5a:	6059      	strne	r1, [r3, #4]
 8000c5c:	6863      	ldr	r3, [r4, #4]
 8000c5e:	bf08      	it	eq
 8000c60:	f8c8 1000 	streq.w	r1, [r8]
 8000c64:	5162      	str	r2, [r4, r5]
 8000c66:	604b      	str	r3, [r1, #4]
 8000c68:	4630      	mov	r0, r6
 8000c6a:	f000 f82f 	bl	8000ccc <__malloc_unlock>
 8000c6e:	f104 000b 	add.w	r0, r4, #11
 8000c72:	1d23      	adds	r3, r4, #4
 8000c74:	f020 0007 	bic.w	r0, r0, #7
 8000c78:	1ac2      	subs	r2, r0, r3
 8000c7a:	bf1c      	itt	ne
 8000c7c:	1a1b      	subne	r3, r3, r0
 8000c7e:	50a3      	strne	r3, [r4, r2]
 8000c80:	e7af      	b.n	8000be2 <_malloc_r+0x22>
 8000c82:	6862      	ldr	r2, [r4, #4]
 8000c84:	42a3      	cmp	r3, r4
 8000c86:	bf0c      	ite	eq
 8000c88:	f8c8 2000 	streq.w	r2, [r8]
 8000c8c:	605a      	strne	r2, [r3, #4]
 8000c8e:	e7eb      	b.n	8000c68 <_malloc_r+0xa8>
 8000c90:	4623      	mov	r3, r4
 8000c92:	6864      	ldr	r4, [r4, #4]
 8000c94:	e7ae      	b.n	8000bf4 <_malloc_r+0x34>
 8000c96:	463c      	mov	r4, r7
 8000c98:	687f      	ldr	r7, [r7, #4]
 8000c9a:	e7b6      	b.n	8000c0a <_malloc_r+0x4a>
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	42a3      	cmp	r3, r4
 8000ca2:	d1fb      	bne.n	8000c9c <_malloc_r+0xdc>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	6053      	str	r3, [r2, #4]
 8000ca8:	e7de      	b.n	8000c68 <_malloc_r+0xa8>
 8000caa:	230c      	movs	r3, #12
 8000cac:	6033      	str	r3, [r6, #0]
 8000cae:	4630      	mov	r0, r6
 8000cb0:	f000 f80c 	bl	8000ccc <__malloc_unlock>
 8000cb4:	e794      	b.n	8000be0 <_malloc_r+0x20>
 8000cb6:	6005      	str	r5, [r0, #0]
 8000cb8:	e7d6      	b.n	8000c68 <_malloc_r+0xa8>
 8000cba:	bf00      	nop
 8000cbc:	200001b8 	.word	0x200001b8

08000cc0 <__malloc_lock>:
 8000cc0:	4801      	ldr	r0, [pc, #4]	@ (8000cc8 <__malloc_lock+0x8>)
 8000cc2:	f7ff bf0f 	b.w	8000ae4 <__retarget_lock_acquire_recursive>
 8000cc6:	bf00      	nop
 8000cc8:	200001b0 	.word	0x200001b0

08000ccc <__malloc_unlock>:
 8000ccc:	4801      	ldr	r0, [pc, #4]	@ (8000cd4 <__malloc_unlock+0x8>)
 8000cce:	f7ff bf0a 	b.w	8000ae6 <__retarget_lock_release_recursive>
 8000cd2:	bf00      	nop
 8000cd4:	200001b0 	.word	0x200001b0

08000cd8 <_sungetc_r>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	1c4b      	adds	r3, r1, #1
 8000cdc:	4614      	mov	r4, r2
 8000cde:	d103      	bne.n	8000ce8 <_sungetc_r+0x10>
 8000ce0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8000ce4:	4628      	mov	r0, r5
 8000ce6:	bd38      	pop	{r3, r4, r5, pc}
 8000ce8:	8993      	ldrh	r3, [r2, #12]
 8000cea:	f023 0320 	bic.w	r3, r3, #32
 8000cee:	8193      	strh	r3, [r2, #12]
 8000cf0:	6853      	ldr	r3, [r2, #4]
 8000cf2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000cf4:	b2cd      	uxtb	r5, r1
 8000cf6:	b18a      	cbz	r2, 8000d1c <_sungetc_r+0x44>
 8000cf8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	dd08      	ble.n	8000d10 <_sungetc_r+0x38>
 8000cfe:	6823      	ldr	r3, [r4, #0]
 8000d00:	1e5a      	subs	r2, r3, #1
 8000d02:	6022      	str	r2, [r4, #0]
 8000d04:	f803 5c01 	strb.w	r5, [r3, #-1]
 8000d08:	6863      	ldr	r3, [r4, #4]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	6063      	str	r3, [r4, #4]
 8000d0e:	e7e9      	b.n	8000ce4 <_sungetc_r+0xc>
 8000d10:	4621      	mov	r1, r4
 8000d12:	f000 fb34 	bl	800137e <__submore>
 8000d16:	2800      	cmp	r0, #0
 8000d18:	d0f1      	beq.n	8000cfe <_sungetc_r+0x26>
 8000d1a:	e7e1      	b.n	8000ce0 <_sungetc_r+0x8>
 8000d1c:	6921      	ldr	r1, [r4, #16]
 8000d1e:	6822      	ldr	r2, [r4, #0]
 8000d20:	b141      	cbz	r1, 8000d34 <_sungetc_r+0x5c>
 8000d22:	4291      	cmp	r1, r2
 8000d24:	d206      	bcs.n	8000d34 <_sungetc_r+0x5c>
 8000d26:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8000d2a:	42a9      	cmp	r1, r5
 8000d2c:	d102      	bne.n	8000d34 <_sungetc_r+0x5c>
 8000d2e:	3a01      	subs	r2, #1
 8000d30:	6022      	str	r2, [r4, #0]
 8000d32:	e7ea      	b.n	8000d0a <_sungetc_r+0x32>
 8000d34:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8000d38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000d3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8000d3e:	2303      	movs	r3, #3
 8000d40:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000d42:	4623      	mov	r3, r4
 8000d44:	f803 5f46 	strb.w	r5, [r3, #70]!
 8000d48:	6023      	str	r3, [r4, #0]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e7de      	b.n	8000d0c <_sungetc_r+0x34>

08000d4e <__ssrefill_r>:
 8000d4e:	b510      	push	{r4, lr}
 8000d50:	460c      	mov	r4, r1
 8000d52:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8000d54:	b169      	cbz	r1, 8000d72 <__ssrefill_r+0x24>
 8000d56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000d5a:	4299      	cmp	r1, r3
 8000d5c:	d001      	beq.n	8000d62 <__ssrefill_r+0x14>
 8000d5e:	f7ff fec3 	bl	8000ae8 <_free_r>
 8000d62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d64:	6063      	str	r3, [r4, #4]
 8000d66:	2000      	movs	r0, #0
 8000d68:	6360      	str	r0, [r4, #52]	@ 0x34
 8000d6a:	b113      	cbz	r3, 8000d72 <__ssrefill_r+0x24>
 8000d6c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000d6e:	6023      	str	r3, [r4, #0]
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	6923      	ldr	r3, [r4, #16]
 8000d74:	6023      	str	r3, [r4, #0]
 8000d76:	2300      	movs	r3, #0
 8000d78:	6063      	str	r3, [r4, #4]
 8000d7a:	89a3      	ldrh	r3, [r4, #12]
 8000d7c:	f043 0320 	orr.w	r3, r3, #32
 8000d80:	81a3      	strh	r3, [r4, #12]
 8000d82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d86:	e7f3      	b.n	8000d70 <__ssrefill_r+0x22>

08000d88 <__ssvfiscanf_r>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	460c      	mov	r4, r1
 8000d8e:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000d92:	2100      	movs	r1, #0
 8000d94:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8000d98:	49a5      	ldr	r1, [pc, #660]	@ (8001030 <__ssvfiscanf_r+0x2a8>)
 8000d9a:	91a0      	str	r1, [sp, #640]	@ 0x280
 8000d9c:	f10d 0804 	add.w	r8, sp, #4
 8000da0:	49a4      	ldr	r1, [pc, #656]	@ (8001034 <__ssvfiscanf_r+0x2ac>)
 8000da2:	4fa5      	ldr	r7, [pc, #660]	@ (8001038 <__ssvfiscanf_r+0x2b0>)
 8000da4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8000da8:	4606      	mov	r6, r0
 8000daa:	91a1      	str	r1, [sp, #644]	@ 0x284
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	7813      	ldrb	r3, [r2, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 8158 	beq.w	8001066 <__ssvfiscanf_r+0x2de>
 8000db6:	5cf9      	ldrb	r1, [r7, r3]
 8000db8:	f011 0108 	ands.w	r1, r1, #8
 8000dbc:	f102 0501 	add.w	r5, r2, #1
 8000dc0:	d019      	beq.n	8000df6 <__ssvfiscanf_r+0x6e>
 8000dc2:	6863      	ldr	r3, [r4, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dd0f      	ble.n	8000de8 <__ssvfiscanf_r+0x60>
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	781a      	ldrb	r2, [r3, #0]
 8000dcc:	5cba      	ldrb	r2, [r7, r2]
 8000dce:	0712      	lsls	r2, r2, #28
 8000dd0:	d401      	bmi.n	8000dd6 <__ssvfiscanf_r+0x4e>
 8000dd2:	462a      	mov	r2, r5
 8000dd4:	e7eb      	b.n	8000dae <__ssvfiscanf_r+0x26>
 8000dd6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000dd8:	3201      	adds	r2, #1
 8000dda:	9245      	str	r2, [sp, #276]	@ 0x114
 8000ddc:	6862      	ldr	r2, [r4, #4]
 8000dde:	3301      	adds	r3, #1
 8000de0:	3a01      	subs	r2, #1
 8000de2:	6062      	str	r2, [r4, #4]
 8000de4:	6023      	str	r3, [r4, #0]
 8000de6:	e7ec      	b.n	8000dc2 <__ssvfiscanf_r+0x3a>
 8000de8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000dea:	4621      	mov	r1, r4
 8000dec:	4630      	mov	r0, r6
 8000dee:	4798      	blx	r3
 8000df0:	2800      	cmp	r0, #0
 8000df2:	d0e9      	beq.n	8000dc8 <__ssvfiscanf_r+0x40>
 8000df4:	e7ed      	b.n	8000dd2 <__ssvfiscanf_r+0x4a>
 8000df6:	2b25      	cmp	r3, #37	@ 0x25
 8000df8:	d012      	beq.n	8000e20 <__ssvfiscanf_r+0x98>
 8000dfa:	4699      	mov	r9, r3
 8000dfc:	6863      	ldr	r3, [r4, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f340 8093 	ble.w	8000f2a <__ssvfiscanf_r+0x1a2>
 8000e04:	6822      	ldr	r2, [r4, #0]
 8000e06:	7813      	ldrb	r3, [r2, #0]
 8000e08:	454b      	cmp	r3, r9
 8000e0a:	f040 812c 	bne.w	8001066 <__ssvfiscanf_r+0x2de>
 8000e0e:	6863      	ldr	r3, [r4, #4]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	6063      	str	r3, [r4, #4]
 8000e14:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8000e16:	3201      	adds	r2, #1
 8000e18:	3301      	adds	r3, #1
 8000e1a:	6022      	str	r2, [r4, #0]
 8000e1c:	9345      	str	r3, [sp, #276]	@ 0x114
 8000e1e:	e7d8      	b.n	8000dd2 <__ssvfiscanf_r+0x4a>
 8000e20:	9141      	str	r1, [sp, #260]	@ 0x104
 8000e22:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000e24:	7853      	ldrb	r3, [r2, #1]
 8000e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e28:	bf02      	ittt	eq
 8000e2a:	2310      	moveq	r3, #16
 8000e2c:	1c95      	addeq	r5, r2, #2
 8000e2e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8000e30:	220a      	movs	r2, #10
 8000e32:	46a9      	mov	r9, r5
 8000e34:	f819 1b01 	ldrb.w	r1, [r9], #1
 8000e38:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8000e3c:	2b09      	cmp	r3, #9
 8000e3e:	d91e      	bls.n	8000e7e <__ssvfiscanf_r+0xf6>
 8000e40:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800103c <__ssvfiscanf_r+0x2b4>
 8000e44:	2203      	movs	r2, #3
 8000e46:	4650      	mov	r0, sl
 8000e48:	f7ff f9ca 	bl	80001e0 <memchr>
 8000e4c:	b138      	cbz	r0, 8000e5e <__ssvfiscanf_r+0xd6>
 8000e4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000e50:	eba0 000a 	sub.w	r0, r0, sl
 8000e54:	2301      	movs	r3, #1
 8000e56:	4083      	lsls	r3, r0
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	9341      	str	r3, [sp, #260]	@ 0x104
 8000e5c:	464d      	mov	r5, r9
 8000e5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000e62:	2b78      	cmp	r3, #120	@ 0x78
 8000e64:	d806      	bhi.n	8000e74 <__ssvfiscanf_r+0xec>
 8000e66:	2b57      	cmp	r3, #87	@ 0x57
 8000e68:	d810      	bhi.n	8000e8c <__ssvfiscanf_r+0x104>
 8000e6a:	2b25      	cmp	r3, #37	@ 0x25
 8000e6c:	d0c5      	beq.n	8000dfa <__ssvfiscanf_r+0x72>
 8000e6e:	d857      	bhi.n	8000f20 <__ssvfiscanf_r+0x198>
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d065      	beq.n	8000f40 <__ssvfiscanf_r+0x1b8>
 8000e74:	2303      	movs	r3, #3
 8000e76:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000e78:	230a      	movs	r3, #10
 8000e7a:	9342      	str	r3, [sp, #264]	@ 0x108
 8000e7c:	e078      	b.n	8000f70 <__ssvfiscanf_r+0x1e8>
 8000e7e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8000e80:	fb02 1103 	mla	r1, r2, r3, r1
 8000e84:	3930      	subs	r1, #48	@ 0x30
 8000e86:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000e88:	464d      	mov	r5, r9
 8000e8a:	e7d2      	b.n	8000e32 <__ssvfiscanf_r+0xaa>
 8000e8c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8000e90:	2a20      	cmp	r2, #32
 8000e92:	d8ef      	bhi.n	8000e74 <__ssvfiscanf_r+0xec>
 8000e94:	a101      	add	r1, pc, #4	@ (adr r1, 8000e9c <__ssvfiscanf_r+0x114>)
 8000e96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000e9a:	bf00      	nop
 8000e9c:	08000f4f 	.word	0x08000f4f
 8000ea0:	08000e75 	.word	0x08000e75
 8000ea4:	08000e75 	.word	0x08000e75
 8000ea8:	08000fa9 	.word	0x08000fa9
 8000eac:	08000e75 	.word	0x08000e75
 8000eb0:	08000e75 	.word	0x08000e75
 8000eb4:	08000e75 	.word	0x08000e75
 8000eb8:	08000e75 	.word	0x08000e75
 8000ebc:	08000e75 	.word	0x08000e75
 8000ec0:	08000e75 	.word	0x08000e75
 8000ec4:	08000e75 	.word	0x08000e75
 8000ec8:	08000fbf 	.word	0x08000fbf
 8000ecc:	08000fa5 	.word	0x08000fa5
 8000ed0:	08000f27 	.word	0x08000f27
 8000ed4:	08000f27 	.word	0x08000f27
 8000ed8:	08000f27 	.word	0x08000f27
 8000edc:	08000e75 	.word	0x08000e75
 8000ee0:	08000f61 	.word	0x08000f61
 8000ee4:	08000e75 	.word	0x08000e75
 8000ee8:	08000e75 	.word	0x08000e75
 8000eec:	08000e75 	.word	0x08000e75
 8000ef0:	08000e75 	.word	0x08000e75
 8000ef4:	08000fcf 	.word	0x08000fcf
 8000ef8:	08000f69 	.word	0x08000f69
 8000efc:	08000f47 	.word	0x08000f47
 8000f00:	08000e75 	.word	0x08000e75
 8000f04:	08000e75 	.word	0x08000e75
 8000f08:	08000fcb 	.word	0x08000fcb
 8000f0c:	08000e75 	.word	0x08000e75
 8000f10:	08000fa5 	.word	0x08000fa5
 8000f14:	08000e75 	.word	0x08000e75
 8000f18:	08000e75 	.word	0x08000e75
 8000f1c:	08000f4f 	.word	0x08000f4f
 8000f20:	3b45      	subs	r3, #69	@ 0x45
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d8a6      	bhi.n	8000e74 <__ssvfiscanf_r+0xec>
 8000f26:	2305      	movs	r3, #5
 8000f28:	e021      	b.n	8000f6e <__ssvfiscanf_r+0x1e6>
 8000f2a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000f2c:	4621      	mov	r1, r4
 8000f2e:	4630      	mov	r0, r6
 8000f30:	4798      	blx	r3
 8000f32:	2800      	cmp	r0, #0
 8000f34:	f43f af66 	beq.w	8000e04 <__ssvfiscanf_r+0x7c>
 8000f38:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000f3a:	2800      	cmp	r0, #0
 8000f3c:	f040 808b 	bne.w	8001056 <__ssvfiscanf_r+0x2ce>
 8000f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f44:	e08b      	b.n	800105e <__ssvfiscanf_r+0x2d6>
 8000f46:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000f48:	f042 0220 	orr.w	r2, r2, #32
 8000f4c:	9241      	str	r2, [sp, #260]	@ 0x104
 8000f4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000f50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000f54:	9241      	str	r2, [sp, #260]	@ 0x104
 8000f56:	2210      	movs	r2, #16
 8000f58:	2b6e      	cmp	r3, #110	@ 0x6e
 8000f5a:	9242      	str	r2, [sp, #264]	@ 0x108
 8000f5c:	d902      	bls.n	8000f64 <__ssvfiscanf_r+0x1dc>
 8000f5e:	e005      	b.n	8000f6c <__ssvfiscanf_r+0x1e4>
 8000f60:	2300      	movs	r3, #0
 8000f62:	9342      	str	r3, [sp, #264]	@ 0x108
 8000f64:	2303      	movs	r3, #3
 8000f66:	e002      	b.n	8000f6e <__ssvfiscanf_r+0x1e6>
 8000f68:	2308      	movs	r3, #8
 8000f6a:	9342      	str	r3, [sp, #264]	@ 0x108
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000f70:	6863      	ldr	r3, [r4, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	dd39      	ble.n	8000fea <__ssvfiscanf_r+0x262>
 8000f76:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000f78:	0659      	lsls	r1, r3, #25
 8000f7a:	d404      	bmi.n	8000f86 <__ssvfiscanf_r+0x1fe>
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	781a      	ldrb	r2, [r3, #0]
 8000f80:	5cba      	ldrb	r2, [r7, r2]
 8000f82:	0712      	lsls	r2, r2, #28
 8000f84:	d438      	bmi.n	8000ff8 <__ssvfiscanf_r+0x270>
 8000f86:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	dc47      	bgt.n	800101c <__ssvfiscanf_r+0x294>
 8000f8c:	466b      	mov	r3, sp
 8000f8e:	4622      	mov	r2, r4
 8000f90:	a941      	add	r1, sp, #260	@ 0x104
 8000f92:	4630      	mov	r0, r6
 8000f94:	f000 f86c 	bl	8001070 <_scanf_chars>
 8000f98:	2801      	cmp	r0, #1
 8000f9a:	d064      	beq.n	8001066 <__ssvfiscanf_r+0x2de>
 8000f9c:	2802      	cmp	r0, #2
 8000f9e:	f47f af18 	bne.w	8000dd2 <__ssvfiscanf_r+0x4a>
 8000fa2:	e7c9      	b.n	8000f38 <__ssvfiscanf_r+0x1b0>
 8000fa4:	220a      	movs	r2, #10
 8000fa6:	e7d7      	b.n	8000f58 <__ssvfiscanf_r+0x1d0>
 8000fa8:	4629      	mov	r1, r5
 8000faa:	4640      	mov	r0, r8
 8000fac:	f000 f9ae 	bl	800130c <__sccl>
 8000fb0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fb6:	9341      	str	r3, [sp, #260]	@ 0x104
 8000fb8:	4605      	mov	r5, r0
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e7d7      	b.n	8000f6e <__ssvfiscanf_r+0x1e6>
 8000fbe:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fc4:	9341      	str	r3, [sp, #260]	@ 0x104
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e7d1      	b.n	8000f6e <__ssvfiscanf_r+0x1e6>
 8000fca:	2302      	movs	r3, #2
 8000fcc:	e7cf      	b.n	8000f6e <__ssvfiscanf_r+0x1e6>
 8000fce:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8000fd0:	06c3      	lsls	r3, r0, #27
 8000fd2:	f53f aefe 	bmi.w	8000dd2 <__ssvfiscanf_r+0x4a>
 8000fd6:	9b00      	ldr	r3, [sp, #0]
 8000fd8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000fda:	1d19      	adds	r1, r3, #4
 8000fdc:	9100      	str	r1, [sp, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	07c0      	lsls	r0, r0, #31
 8000fe2:	bf4c      	ite	mi
 8000fe4:	801a      	strhmi	r2, [r3, #0]
 8000fe6:	601a      	strpl	r2, [r3, #0]
 8000fe8:	e6f3      	b.n	8000dd2 <__ssvfiscanf_r+0x4a>
 8000fea:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000fec:	4621      	mov	r1, r4
 8000fee:	4630      	mov	r0, r6
 8000ff0:	4798      	blx	r3
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d0bf      	beq.n	8000f76 <__ssvfiscanf_r+0x1ee>
 8000ff6:	e79f      	b.n	8000f38 <__ssvfiscanf_r+0x1b0>
 8000ff8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000ffa:	3201      	adds	r2, #1
 8000ffc:	9245      	str	r2, [sp, #276]	@ 0x114
 8000ffe:	6862      	ldr	r2, [r4, #4]
 8001000:	3a01      	subs	r2, #1
 8001002:	2a00      	cmp	r2, #0
 8001004:	6062      	str	r2, [r4, #4]
 8001006:	dd02      	ble.n	800100e <__ssvfiscanf_r+0x286>
 8001008:	3301      	adds	r3, #1
 800100a:	6023      	str	r3, [r4, #0]
 800100c:	e7b6      	b.n	8000f7c <__ssvfiscanf_r+0x1f4>
 800100e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8001010:	4621      	mov	r1, r4
 8001012:	4630      	mov	r0, r6
 8001014:	4798      	blx	r3
 8001016:	2800      	cmp	r0, #0
 8001018:	d0b0      	beq.n	8000f7c <__ssvfiscanf_r+0x1f4>
 800101a:	e78d      	b.n	8000f38 <__ssvfiscanf_r+0x1b0>
 800101c:	2b04      	cmp	r3, #4
 800101e:	dc0f      	bgt.n	8001040 <__ssvfiscanf_r+0x2b8>
 8001020:	466b      	mov	r3, sp
 8001022:	4622      	mov	r2, r4
 8001024:	a941      	add	r1, sp, #260	@ 0x104
 8001026:	4630      	mov	r0, r6
 8001028:	f000 f87c 	bl	8001124 <_scanf_i>
 800102c:	e7b4      	b.n	8000f98 <__ssvfiscanf_r+0x210>
 800102e:	bf00      	nop
 8001030:	08000cd9 	.word	0x08000cd9
 8001034:	08000d4f 	.word	0x08000d4f
 8001038:	08001720 	.word	0x08001720
 800103c:	08001700 	.word	0x08001700
 8001040:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <__ssvfiscanf_r+0x2e4>)
 8001042:	2b00      	cmp	r3, #0
 8001044:	f43f aec5 	beq.w	8000dd2 <__ssvfiscanf_r+0x4a>
 8001048:	466b      	mov	r3, sp
 800104a:	4622      	mov	r2, r4
 800104c:	a941      	add	r1, sp, #260	@ 0x104
 800104e:	4630      	mov	r0, r6
 8001050:	f3af 8000 	nop.w
 8001054:	e7a0      	b.n	8000f98 <__ssvfiscanf_r+0x210>
 8001056:	89a3      	ldrh	r3, [r4, #12]
 8001058:	065b      	lsls	r3, r3, #25
 800105a:	f53f af71 	bmi.w	8000f40 <__ssvfiscanf_r+0x1b8>
 800105e:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8001068:	e7f9      	b.n	800105e <__ssvfiscanf_r+0x2d6>
 800106a:	bf00      	nop
 800106c:	00000000 	.word	0x00000000

08001070 <_scanf_chars>:
 8001070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001074:	4615      	mov	r5, r2
 8001076:	688a      	ldr	r2, [r1, #8]
 8001078:	4680      	mov	r8, r0
 800107a:	460c      	mov	r4, r1
 800107c:	b932      	cbnz	r2, 800108c <_scanf_chars+0x1c>
 800107e:	698a      	ldr	r2, [r1, #24]
 8001080:	2a00      	cmp	r2, #0
 8001082:	bf14      	ite	ne
 8001084:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8001088:	2201      	moveq	r2, #1
 800108a:	608a      	str	r2, [r1, #8]
 800108c:	6822      	ldr	r2, [r4, #0]
 800108e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8001120 <_scanf_chars+0xb0>
 8001092:	06d1      	lsls	r1, r2, #27
 8001094:	bf5f      	itttt	pl
 8001096:	681a      	ldrpl	r2, [r3, #0]
 8001098:	1d11      	addpl	r1, r2, #4
 800109a:	6019      	strpl	r1, [r3, #0]
 800109c:	6816      	ldrpl	r6, [r2, #0]
 800109e:	2700      	movs	r7, #0
 80010a0:	69a0      	ldr	r0, [r4, #24]
 80010a2:	b188      	cbz	r0, 80010c8 <_scanf_chars+0x58>
 80010a4:	2801      	cmp	r0, #1
 80010a6:	d107      	bne.n	80010b8 <_scanf_chars+0x48>
 80010a8:	682b      	ldr	r3, [r5, #0]
 80010aa:	781a      	ldrb	r2, [r3, #0]
 80010ac:	6963      	ldr	r3, [r4, #20]
 80010ae:	5c9b      	ldrb	r3, [r3, r2]
 80010b0:	b953      	cbnz	r3, 80010c8 <_scanf_chars+0x58>
 80010b2:	2f00      	cmp	r7, #0
 80010b4:	d031      	beq.n	800111a <_scanf_chars+0xaa>
 80010b6:	e022      	b.n	80010fe <_scanf_chars+0x8e>
 80010b8:	2802      	cmp	r0, #2
 80010ba:	d120      	bne.n	80010fe <_scanf_chars+0x8e>
 80010bc:	682b      	ldr	r3, [r5, #0]
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80010c4:	071b      	lsls	r3, r3, #28
 80010c6:	d41a      	bmi.n	80010fe <_scanf_chars+0x8e>
 80010c8:	6823      	ldr	r3, [r4, #0]
 80010ca:	06da      	lsls	r2, r3, #27
 80010cc:	bf5e      	ittt	pl
 80010ce:	682b      	ldrpl	r3, [r5, #0]
 80010d0:	781b      	ldrbpl	r3, [r3, #0]
 80010d2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80010d6:	682a      	ldr	r2, [r5, #0]
 80010d8:	686b      	ldr	r3, [r5, #4]
 80010da:	3201      	adds	r2, #1
 80010dc:	602a      	str	r2, [r5, #0]
 80010de:	68a2      	ldr	r2, [r4, #8]
 80010e0:	3b01      	subs	r3, #1
 80010e2:	3a01      	subs	r2, #1
 80010e4:	606b      	str	r3, [r5, #4]
 80010e6:	3701      	adds	r7, #1
 80010e8:	60a2      	str	r2, [r4, #8]
 80010ea:	b142      	cbz	r2, 80010fe <_scanf_chars+0x8e>
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	dcd7      	bgt.n	80010a0 <_scanf_chars+0x30>
 80010f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80010f4:	4629      	mov	r1, r5
 80010f6:	4640      	mov	r0, r8
 80010f8:	4798      	blx	r3
 80010fa:	2800      	cmp	r0, #0
 80010fc:	d0d0      	beq.n	80010a0 <_scanf_chars+0x30>
 80010fe:	6823      	ldr	r3, [r4, #0]
 8001100:	f013 0310 	ands.w	r3, r3, #16
 8001104:	d105      	bne.n	8001112 <_scanf_chars+0xa2>
 8001106:	68e2      	ldr	r2, [r4, #12]
 8001108:	3201      	adds	r2, #1
 800110a:	60e2      	str	r2, [r4, #12]
 800110c:	69a2      	ldr	r2, [r4, #24]
 800110e:	b102      	cbz	r2, 8001112 <_scanf_chars+0xa2>
 8001110:	7033      	strb	r3, [r6, #0]
 8001112:	6923      	ldr	r3, [r4, #16]
 8001114:	443b      	add	r3, r7
 8001116:	6123      	str	r3, [r4, #16]
 8001118:	2000      	movs	r0, #0
 800111a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800111e:	bf00      	nop
 8001120:	08001720 	.word	0x08001720

08001124 <_scanf_i>:
 8001124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001128:	4698      	mov	r8, r3
 800112a:	4b74      	ldr	r3, [pc, #464]	@ (80012fc <_scanf_i+0x1d8>)
 800112c:	460c      	mov	r4, r1
 800112e:	4682      	mov	sl, r0
 8001130:	4616      	mov	r6, r2
 8001132:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001136:	b087      	sub	sp, #28
 8001138:	ab03      	add	r3, sp, #12
 800113a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800113e:	4b70      	ldr	r3, [pc, #448]	@ (8001300 <_scanf_i+0x1dc>)
 8001140:	69a1      	ldr	r1, [r4, #24]
 8001142:	4a70      	ldr	r2, [pc, #448]	@ (8001304 <_scanf_i+0x1e0>)
 8001144:	2903      	cmp	r1, #3
 8001146:	bf08      	it	eq
 8001148:	461a      	moveq	r2, r3
 800114a:	68a3      	ldr	r3, [r4, #8]
 800114c:	9201      	str	r2, [sp, #4]
 800114e:	1e5a      	subs	r2, r3, #1
 8001150:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8001154:	bf88      	it	hi
 8001156:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800115a:	4627      	mov	r7, r4
 800115c:	bf82      	ittt	hi
 800115e:	eb03 0905 	addhi.w	r9, r3, r5
 8001162:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8001166:	60a3      	strhi	r3, [r4, #8]
 8001168:	f857 3b1c 	ldr.w	r3, [r7], #28
 800116c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8001170:	bf98      	it	ls
 8001172:	f04f 0900 	movls.w	r9, #0
 8001176:	6023      	str	r3, [r4, #0]
 8001178:	463d      	mov	r5, r7
 800117a:	f04f 0b00 	mov.w	fp, #0
 800117e:	6831      	ldr	r1, [r6, #0]
 8001180:	ab03      	add	r3, sp, #12
 8001182:	7809      	ldrb	r1, [r1, #0]
 8001184:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8001188:	2202      	movs	r2, #2
 800118a:	f7ff f829 	bl	80001e0 <memchr>
 800118e:	b328      	cbz	r0, 80011dc <_scanf_i+0xb8>
 8001190:	f1bb 0f01 	cmp.w	fp, #1
 8001194:	d159      	bne.n	800124a <_scanf_i+0x126>
 8001196:	6862      	ldr	r2, [r4, #4]
 8001198:	b92a      	cbnz	r2, 80011a6 <_scanf_i+0x82>
 800119a:	6822      	ldr	r2, [r4, #0]
 800119c:	2108      	movs	r1, #8
 800119e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80011a2:	6061      	str	r1, [r4, #4]
 80011a4:	6022      	str	r2, [r4, #0]
 80011a6:	6822      	ldr	r2, [r4, #0]
 80011a8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80011ac:	6022      	str	r2, [r4, #0]
 80011ae:	68a2      	ldr	r2, [r4, #8]
 80011b0:	1e51      	subs	r1, r2, #1
 80011b2:	60a1      	str	r1, [r4, #8]
 80011b4:	b192      	cbz	r2, 80011dc <_scanf_i+0xb8>
 80011b6:	6832      	ldr	r2, [r6, #0]
 80011b8:	1c51      	adds	r1, r2, #1
 80011ba:	6031      	str	r1, [r6, #0]
 80011bc:	7812      	ldrb	r2, [r2, #0]
 80011be:	f805 2b01 	strb.w	r2, [r5], #1
 80011c2:	6872      	ldr	r2, [r6, #4]
 80011c4:	3a01      	subs	r2, #1
 80011c6:	2a00      	cmp	r2, #0
 80011c8:	6072      	str	r2, [r6, #4]
 80011ca:	dc07      	bgt.n	80011dc <_scanf_i+0xb8>
 80011cc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80011d0:	4631      	mov	r1, r6
 80011d2:	4650      	mov	r0, sl
 80011d4:	4790      	blx	r2
 80011d6:	2800      	cmp	r0, #0
 80011d8:	f040 8085 	bne.w	80012e6 <_scanf_i+0x1c2>
 80011dc:	f10b 0b01 	add.w	fp, fp, #1
 80011e0:	f1bb 0f03 	cmp.w	fp, #3
 80011e4:	d1cb      	bne.n	800117e <_scanf_i+0x5a>
 80011e6:	6863      	ldr	r3, [r4, #4]
 80011e8:	b90b      	cbnz	r3, 80011ee <_scanf_i+0xca>
 80011ea:	230a      	movs	r3, #10
 80011ec:	6063      	str	r3, [r4, #4]
 80011ee:	6863      	ldr	r3, [r4, #4]
 80011f0:	4945      	ldr	r1, [pc, #276]	@ (8001308 <_scanf_i+0x1e4>)
 80011f2:	6960      	ldr	r0, [r4, #20]
 80011f4:	1ac9      	subs	r1, r1, r3
 80011f6:	f000 f889 	bl	800130c <__sccl>
 80011fa:	f04f 0b00 	mov.w	fp, #0
 80011fe:	68a3      	ldr	r3, [r4, #8]
 8001200:	6822      	ldr	r2, [r4, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d03d      	beq.n	8001282 <_scanf_i+0x15e>
 8001206:	6831      	ldr	r1, [r6, #0]
 8001208:	6960      	ldr	r0, [r4, #20]
 800120a:	f891 c000 	ldrb.w	ip, [r1]
 800120e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8001212:	2800      	cmp	r0, #0
 8001214:	d035      	beq.n	8001282 <_scanf_i+0x15e>
 8001216:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800121a:	d124      	bne.n	8001266 <_scanf_i+0x142>
 800121c:	0510      	lsls	r0, r2, #20
 800121e:	d522      	bpl.n	8001266 <_scanf_i+0x142>
 8001220:	f10b 0b01 	add.w	fp, fp, #1
 8001224:	f1b9 0f00 	cmp.w	r9, #0
 8001228:	d003      	beq.n	8001232 <_scanf_i+0x10e>
 800122a:	3301      	adds	r3, #1
 800122c:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8001230:	60a3      	str	r3, [r4, #8]
 8001232:	6873      	ldr	r3, [r6, #4]
 8001234:	3b01      	subs	r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	6073      	str	r3, [r6, #4]
 800123a:	dd1b      	ble.n	8001274 <_scanf_i+0x150>
 800123c:	6833      	ldr	r3, [r6, #0]
 800123e:	3301      	adds	r3, #1
 8001240:	6033      	str	r3, [r6, #0]
 8001242:	68a3      	ldr	r3, [r4, #8]
 8001244:	3b01      	subs	r3, #1
 8001246:	60a3      	str	r3, [r4, #8]
 8001248:	e7d9      	b.n	80011fe <_scanf_i+0xda>
 800124a:	f1bb 0f02 	cmp.w	fp, #2
 800124e:	d1ae      	bne.n	80011ae <_scanf_i+0x8a>
 8001250:	6822      	ldr	r2, [r4, #0]
 8001252:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8001256:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800125a:	d1bf      	bne.n	80011dc <_scanf_i+0xb8>
 800125c:	2110      	movs	r1, #16
 800125e:	6061      	str	r1, [r4, #4]
 8001260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001264:	e7a2      	b.n	80011ac <_scanf_i+0x88>
 8001266:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800126a:	6022      	str	r2, [r4, #0]
 800126c:	780b      	ldrb	r3, [r1, #0]
 800126e:	f805 3b01 	strb.w	r3, [r5], #1
 8001272:	e7de      	b.n	8001232 <_scanf_i+0x10e>
 8001274:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8001278:	4631      	mov	r1, r6
 800127a:	4650      	mov	r0, sl
 800127c:	4798      	blx	r3
 800127e:	2800      	cmp	r0, #0
 8001280:	d0df      	beq.n	8001242 <_scanf_i+0x11e>
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	05d9      	lsls	r1, r3, #23
 8001286:	d50d      	bpl.n	80012a4 <_scanf_i+0x180>
 8001288:	42bd      	cmp	r5, r7
 800128a:	d909      	bls.n	80012a0 <_scanf_i+0x17c>
 800128c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8001290:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8001294:	4632      	mov	r2, r6
 8001296:	4650      	mov	r0, sl
 8001298:	4798      	blx	r3
 800129a:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800129e:	464d      	mov	r5, r9
 80012a0:	42bd      	cmp	r5, r7
 80012a2:	d028      	beq.n	80012f6 <_scanf_i+0x1d2>
 80012a4:	6822      	ldr	r2, [r4, #0]
 80012a6:	f012 0210 	ands.w	r2, r2, #16
 80012aa:	d113      	bne.n	80012d4 <_scanf_i+0x1b0>
 80012ac:	702a      	strb	r2, [r5, #0]
 80012ae:	6863      	ldr	r3, [r4, #4]
 80012b0:	9e01      	ldr	r6, [sp, #4]
 80012b2:	4639      	mov	r1, r7
 80012b4:	4650      	mov	r0, sl
 80012b6:	47b0      	blx	r6
 80012b8:	f8d8 3000 	ldr.w	r3, [r8]
 80012bc:	6821      	ldr	r1, [r4, #0]
 80012be:	1d1a      	adds	r2, r3, #4
 80012c0:	f8c8 2000 	str.w	r2, [r8]
 80012c4:	f011 0f20 	tst.w	r1, #32
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	d00f      	beq.n	80012ec <_scanf_i+0x1c8>
 80012cc:	6018      	str	r0, [r3, #0]
 80012ce:	68e3      	ldr	r3, [r4, #12]
 80012d0:	3301      	adds	r3, #1
 80012d2:	60e3      	str	r3, [r4, #12]
 80012d4:	6923      	ldr	r3, [r4, #16]
 80012d6:	1bed      	subs	r5, r5, r7
 80012d8:	445d      	add	r5, fp
 80012da:	442b      	add	r3, r5
 80012dc:	6123      	str	r3, [r4, #16]
 80012de:	2000      	movs	r0, #0
 80012e0:	b007      	add	sp, #28
 80012e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012e6:	f04f 0b00 	mov.w	fp, #0
 80012ea:	e7ca      	b.n	8001282 <_scanf_i+0x15e>
 80012ec:	07ca      	lsls	r2, r1, #31
 80012ee:	bf4c      	ite	mi
 80012f0:	8018      	strhmi	r0, [r3, #0]
 80012f2:	6018      	strpl	r0, [r3, #0]
 80012f4:	e7eb      	b.n	80012ce <_scanf_i+0x1aa>
 80012f6:	2001      	movs	r0, #1
 80012f8:	e7f2      	b.n	80012e0 <_scanf_i+0x1bc>
 80012fa:	bf00      	nop
 80012fc:	080016f4 	.word	0x080016f4
 8001300:	08001581 	.word	0x08001581
 8001304:	08001661 	.word	0x08001661
 8001308:	08001714 	.word	0x08001714

0800130c <__sccl>:
 800130c:	b570      	push	{r4, r5, r6, lr}
 800130e:	780b      	ldrb	r3, [r1, #0]
 8001310:	4604      	mov	r4, r0
 8001312:	2b5e      	cmp	r3, #94	@ 0x5e
 8001314:	bf0b      	itete	eq
 8001316:	784b      	ldrbeq	r3, [r1, #1]
 8001318:	1c4a      	addne	r2, r1, #1
 800131a:	1c8a      	addeq	r2, r1, #2
 800131c:	2100      	movne	r1, #0
 800131e:	bf08      	it	eq
 8001320:	2101      	moveq	r1, #1
 8001322:	3801      	subs	r0, #1
 8001324:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8001328:	f800 1f01 	strb.w	r1, [r0, #1]!
 800132c:	42a8      	cmp	r0, r5
 800132e:	d1fb      	bne.n	8001328 <__sccl+0x1c>
 8001330:	b90b      	cbnz	r3, 8001336 <__sccl+0x2a>
 8001332:	1e50      	subs	r0, r2, #1
 8001334:	bd70      	pop	{r4, r5, r6, pc}
 8001336:	f081 0101 	eor.w	r1, r1, #1
 800133a:	54e1      	strb	r1, [r4, r3]
 800133c:	4610      	mov	r0, r2
 800133e:	4602      	mov	r2, r0
 8001340:	f812 5b01 	ldrb.w	r5, [r2], #1
 8001344:	2d2d      	cmp	r5, #45	@ 0x2d
 8001346:	d005      	beq.n	8001354 <__sccl+0x48>
 8001348:	2d5d      	cmp	r5, #93	@ 0x5d
 800134a:	d016      	beq.n	800137a <__sccl+0x6e>
 800134c:	2d00      	cmp	r5, #0
 800134e:	d0f1      	beq.n	8001334 <__sccl+0x28>
 8001350:	462b      	mov	r3, r5
 8001352:	e7f2      	b.n	800133a <__sccl+0x2e>
 8001354:	7846      	ldrb	r6, [r0, #1]
 8001356:	2e5d      	cmp	r6, #93	@ 0x5d
 8001358:	d0fa      	beq.n	8001350 <__sccl+0x44>
 800135a:	42b3      	cmp	r3, r6
 800135c:	dcf8      	bgt.n	8001350 <__sccl+0x44>
 800135e:	3002      	adds	r0, #2
 8001360:	461a      	mov	r2, r3
 8001362:	3201      	adds	r2, #1
 8001364:	4296      	cmp	r6, r2
 8001366:	54a1      	strb	r1, [r4, r2]
 8001368:	dcfb      	bgt.n	8001362 <__sccl+0x56>
 800136a:	1af2      	subs	r2, r6, r3
 800136c:	3a01      	subs	r2, #1
 800136e:	1c5d      	adds	r5, r3, #1
 8001370:	42b3      	cmp	r3, r6
 8001372:	bfa8      	it	ge
 8001374:	2200      	movge	r2, #0
 8001376:	18ab      	adds	r3, r5, r2
 8001378:	e7e1      	b.n	800133e <__sccl+0x32>
 800137a:	4610      	mov	r0, r2
 800137c:	e7da      	b.n	8001334 <__sccl+0x28>

0800137e <__submore>:
 800137e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001382:	460c      	mov	r4, r1
 8001384:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8001386:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800138a:	4299      	cmp	r1, r3
 800138c:	d11d      	bne.n	80013ca <__submore+0x4c>
 800138e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001392:	f7ff fc15 	bl	8000bc0 <_malloc_r>
 8001396:	b918      	cbnz	r0, 80013a0 <__submore+0x22>
 8001398:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80013a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013a4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80013a6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80013aa:	6360      	str	r0, [r4, #52]	@ 0x34
 80013ac:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80013b0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80013b4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80013b8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80013bc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80013c0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80013c4:	6020      	str	r0, [r4, #0]
 80013c6:	2000      	movs	r0, #0
 80013c8:	e7e8      	b.n	800139c <__submore+0x1e>
 80013ca:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80013cc:	0077      	lsls	r7, r6, #1
 80013ce:	463a      	mov	r2, r7
 80013d0:	f000 f82e 	bl	8001430 <_realloc_r>
 80013d4:	4605      	mov	r5, r0
 80013d6:	2800      	cmp	r0, #0
 80013d8:	d0de      	beq.n	8001398 <__submore+0x1a>
 80013da:	eb00 0806 	add.w	r8, r0, r6
 80013de:	4601      	mov	r1, r0
 80013e0:	4632      	mov	r2, r6
 80013e2:	4640      	mov	r0, r8
 80013e4:	f000 f816 	bl	8001414 <memcpy>
 80013e8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80013ec:	f8c4 8000 	str.w	r8, [r4]
 80013f0:	e7e9      	b.n	80013c6 <__submore+0x48>
	...

080013f4 <_sbrk_r>:
 80013f4:	b538      	push	{r3, r4, r5, lr}
 80013f6:	4d06      	ldr	r5, [pc, #24]	@ (8001410 <_sbrk_r+0x1c>)
 80013f8:	2300      	movs	r3, #0
 80013fa:	4604      	mov	r4, r0
 80013fc:	4608      	mov	r0, r1
 80013fe:	602b      	str	r3, [r5, #0]
 8001400:	f7ff f9a6 	bl	8000750 <_sbrk>
 8001404:	1c43      	adds	r3, r0, #1
 8001406:	d102      	bne.n	800140e <_sbrk_r+0x1a>
 8001408:	682b      	ldr	r3, [r5, #0]
 800140a:	b103      	cbz	r3, 800140e <_sbrk_r+0x1a>
 800140c:	6023      	str	r3, [r4, #0]
 800140e:	bd38      	pop	{r3, r4, r5, pc}
 8001410:	200001ac 	.word	0x200001ac

08001414 <memcpy>:
 8001414:	440a      	add	r2, r1
 8001416:	4291      	cmp	r1, r2
 8001418:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800141c:	d100      	bne.n	8001420 <memcpy+0xc>
 800141e:	4770      	bx	lr
 8001420:	b510      	push	{r4, lr}
 8001422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001426:	f803 4f01 	strb.w	r4, [r3, #1]!
 800142a:	4291      	cmp	r1, r2
 800142c:	d1f9      	bne.n	8001422 <memcpy+0xe>
 800142e:	bd10      	pop	{r4, pc}

08001430 <_realloc_r>:
 8001430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001434:	4680      	mov	r8, r0
 8001436:	4615      	mov	r5, r2
 8001438:	460c      	mov	r4, r1
 800143a:	b921      	cbnz	r1, 8001446 <_realloc_r+0x16>
 800143c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001440:	4611      	mov	r1, r2
 8001442:	f7ff bbbd 	b.w	8000bc0 <_malloc_r>
 8001446:	b92a      	cbnz	r2, 8001454 <_realloc_r+0x24>
 8001448:	f7ff fb4e 	bl	8000ae8 <_free_r>
 800144c:	2400      	movs	r4, #0
 800144e:	4620      	mov	r0, r4
 8001450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001454:	f000 f906 	bl	8001664 <_malloc_usable_size_r>
 8001458:	4285      	cmp	r5, r0
 800145a:	4606      	mov	r6, r0
 800145c:	d802      	bhi.n	8001464 <_realloc_r+0x34>
 800145e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001462:	d8f4      	bhi.n	800144e <_realloc_r+0x1e>
 8001464:	4629      	mov	r1, r5
 8001466:	4640      	mov	r0, r8
 8001468:	f7ff fbaa 	bl	8000bc0 <_malloc_r>
 800146c:	4607      	mov	r7, r0
 800146e:	2800      	cmp	r0, #0
 8001470:	d0ec      	beq.n	800144c <_realloc_r+0x1c>
 8001472:	42b5      	cmp	r5, r6
 8001474:	462a      	mov	r2, r5
 8001476:	4621      	mov	r1, r4
 8001478:	bf28      	it	cs
 800147a:	4632      	movcs	r2, r6
 800147c:	f7ff ffca 	bl	8001414 <memcpy>
 8001480:	4621      	mov	r1, r4
 8001482:	4640      	mov	r0, r8
 8001484:	f7ff fb30 	bl	8000ae8 <_free_r>
 8001488:	463c      	mov	r4, r7
 800148a:	e7e0      	b.n	800144e <_realloc_r+0x1e>

0800148c <_strtol_l.constprop.0>:
 800148c:	2b24      	cmp	r3, #36	@ 0x24
 800148e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001492:	4686      	mov	lr, r0
 8001494:	4690      	mov	r8, r2
 8001496:	d801      	bhi.n	800149c <_strtol_l.constprop.0+0x10>
 8001498:	2b01      	cmp	r3, #1
 800149a:	d106      	bne.n	80014aa <_strtol_l.constprop.0+0x1e>
 800149c:	f7ff faf8 	bl	8000a90 <__errno>
 80014a0:	2316      	movs	r3, #22
 80014a2:	6003      	str	r3, [r0, #0]
 80014a4:	2000      	movs	r0, #0
 80014a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014aa:	4834      	ldr	r0, [pc, #208]	@ (800157c <_strtol_l.constprop.0+0xf0>)
 80014ac:	460d      	mov	r5, r1
 80014ae:	462a      	mov	r2, r5
 80014b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80014b4:	5d06      	ldrb	r6, [r0, r4]
 80014b6:	f016 0608 	ands.w	r6, r6, #8
 80014ba:	d1f8      	bne.n	80014ae <_strtol_l.constprop.0+0x22>
 80014bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80014be:	d12d      	bne.n	800151c <_strtol_l.constprop.0+0x90>
 80014c0:	782c      	ldrb	r4, [r5, #0]
 80014c2:	2601      	movs	r6, #1
 80014c4:	1c95      	adds	r5, r2, #2
 80014c6:	f033 0210 	bics.w	r2, r3, #16
 80014ca:	d109      	bne.n	80014e0 <_strtol_l.constprop.0+0x54>
 80014cc:	2c30      	cmp	r4, #48	@ 0x30
 80014ce:	d12a      	bne.n	8001526 <_strtol_l.constprop.0+0x9a>
 80014d0:	782a      	ldrb	r2, [r5, #0]
 80014d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80014d6:	2a58      	cmp	r2, #88	@ 0x58
 80014d8:	d125      	bne.n	8001526 <_strtol_l.constprop.0+0x9a>
 80014da:	786c      	ldrb	r4, [r5, #1]
 80014dc:	2310      	movs	r3, #16
 80014de:	3502      	adds	r5, #2
 80014e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80014e4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80014e8:	2200      	movs	r2, #0
 80014ea:	fbbc f9f3 	udiv	r9, ip, r3
 80014ee:	4610      	mov	r0, r2
 80014f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80014f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80014f8:	2f09      	cmp	r7, #9
 80014fa:	d81b      	bhi.n	8001534 <_strtol_l.constprop.0+0xa8>
 80014fc:	463c      	mov	r4, r7
 80014fe:	42a3      	cmp	r3, r4
 8001500:	dd27      	ble.n	8001552 <_strtol_l.constprop.0+0xc6>
 8001502:	1c57      	adds	r7, r2, #1
 8001504:	d007      	beq.n	8001516 <_strtol_l.constprop.0+0x8a>
 8001506:	4581      	cmp	r9, r0
 8001508:	d320      	bcc.n	800154c <_strtol_l.constprop.0+0xc0>
 800150a:	d101      	bne.n	8001510 <_strtol_l.constprop.0+0x84>
 800150c:	45a2      	cmp	sl, r4
 800150e:	db1d      	blt.n	800154c <_strtol_l.constprop.0+0xc0>
 8001510:	fb00 4003 	mla	r0, r0, r3, r4
 8001514:	2201      	movs	r2, #1
 8001516:	f815 4b01 	ldrb.w	r4, [r5], #1
 800151a:	e7eb      	b.n	80014f4 <_strtol_l.constprop.0+0x68>
 800151c:	2c2b      	cmp	r4, #43	@ 0x2b
 800151e:	bf04      	itt	eq
 8001520:	782c      	ldrbeq	r4, [r5, #0]
 8001522:	1c95      	addeq	r5, r2, #2
 8001524:	e7cf      	b.n	80014c6 <_strtol_l.constprop.0+0x3a>
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1da      	bne.n	80014e0 <_strtol_l.constprop.0+0x54>
 800152a:	2c30      	cmp	r4, #48	@ 0x30
 800152c:	bf0c      	ite	eq
 800152e:	2308      	moveq	r3, #8
 8001530:	230a      	movne	r3, #10
 8001532:	e7d5      	b.n	80014e0 <_strtol_l.constprop.0+0x54>
 8001534:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8001538:	2f19      	cmp	r7, #25
 800153a:	d801      	bhi.n	8001540 <_strtol_l.constprop.0+0xb4>
 800153c:	3c37      	subs	r4, #55	@ 0x37
 800153e:	e7de      	b.n	80014fe <_strtol_l.constprop.0+0x72>
 8001540:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8001544:	2f19      	cmp	r7, #25
 8001546:	d804      	bhi.n	8001552 <_strtol_l.constprop.0+0xc6>
 8001548:	3c57      	subs	r4, #87	@ 0x57
 800154a:	e7d8      	b.n	80014fe <_strtol_l.constprop.0+0x72>
 800154c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001550:	e7e1      	b.n	8001516 <_strtol_l.constprop.0+0x8a>
 8001552:	1c53      	adds	r3, r2, #1
 8001554:	d108      	bne.n	8001568 <_strtol_l.constprop.0+0xdc>
 8001556:	2322      	movs	r3, #34	@ 0x22
 8001558:	f8ce 3000 	str.w	r3, [lr]
 800155c:	4660      	mov	r0, ip
 800155e:	f1b8 0f00 	cmp.w	r8, #0
 8001562:	d0a0      	beq.n	80014a6 <_strtol_l.constprop.0+0x1a>
 8001564:	1e69      	subs	r1, r5, #1
 8001566:	e006      	b.n	8001576 <_strtol_l.constprop.0+0xea>
 8001568:	b106      	cbz	r6, 800156c <_strtol_l.constprop.0+0xe0>
 800156a:	4240      	negs	r0, r0
 800156c:	f1b8 0f00 	cmp.w	r8, #0
 8001570:	d099      	beq.n	80014a6 <_strtol_l.constprop.0+0x1a>
 8001572:	2a00      	cmp	r2, #0
 8001574:	d1f6      	bne.n	8001564 <_strtol_l.constprop.0+0xd8>
 8001576:	f8c8 1000 	str.w	r1, [r8]
 800157a:	e794      	b.n	80014a6 <_strtol_l.constprop.0+0x1a>
 800157c:	08001720 	.word	0x08001720

08001580 <_strtol_r>:
 8001580:	f7ff bf84 	b.w	800148c <_strtol_l.constprop.0>

08001584 <_strtoul_l.constprop.0>:
 8001584:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001588:	4e34      	ldr	r6, [pc, #208]	@ (800165c <_strtoul_l.constprop.0+0xd8>)
 800158a:	4686      	mov	lr, r0
 800158c:	460d      	mov	r5, r1
 800158e:	4628      	mov	r0, r5
 8001590:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001594:	5d37      	ldrb	r7, [r6, r4]
 8001596:	f017 0708 	ands.w	r7, r7, #8
 800159a:	d1f8      	bne.n	800158e <_strtoul_l.constprop.0+0xa>
 800159c:	2c2d      	cmp	r4, #45	@ 0x2d
 800159e:	d12f      	bne.n	8001600 <_strtoul_l.constprop.0+0x7c>
 80015a0:	782c      	ldrb	r4, [r5, #0]
 80015a2:	2701      	movs	r7, #1
 80015a4:	1c85      	adds	r5, r0, #2
 80015a6:	f033 0010 	bics.w	r0, r3, #16
 80015aa:	d109      	bne.n	80015c0 <_strtoul_l.constprop.0+0x3c>
 80015ac:	2c30      	cmp	r4, #48	@ 0x30
 80015ae:	d12c      	bne.n	800160a <_strtoul_l.constprop.0+0x86>
 80015b0:	7828      	ldrb	r0, [r5, #0]
 80015b2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80015b6:	2858      	cmp	r0, #88	@ 0x58
 80015b8:	d127      	bne.n	800160a <_strtoul_l.constprop.0+0x86>
 80015ba:	786c      	ldrb	r4, [r5, #1]
 80015bc:	2310      	movs	r3, #16
 80015be:	3502      	adds	r5, #2
 80015c0:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80015c4:	2600      	movs	r6, #0
 80015c6:	fbb8 f8f3 	udiv	r8, r8, r3
 80015ca:	fb03 f908 	mul.w	r9, r3, r8
 80015ce:	ea6f 0909 	mvn.w	r9, r9
 80015d2:	4630      	mov	r0, r6
 80015d4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80015d8:	f1bc 0f09 	cmp.w	ip, #9
 80015dc:	d81c      	bhi.n	8001618 <_strtoul_l.constprop.0+0x94>
 80015de:	4664      	mov	r4, ip
 80015e0:	42a3      	cmp	r3, r4
 80015e2:	dd2a      	ble.n	800163a <_strtoul_l.constprop.0+0xb6>
 80015e4:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80015e8:	d007      	beq.n	80015fa <_strtoul_l.constprop.0+0x76>
 80015ea:	4580      	cmp	r8, r0
 80015ec:	d322      	bcc.n	8001634 <_strtoul_l.constprop.0+0xb0>
 80015ee:	d101      	bne.n	80015f4 <_strtoul_l.constprop.0+0x70>
 80015f0:	45a1      	cmp	r9, r4
 80015f2:	db1f      	blt.n	8001634 <_strtoul_l.constprop.0+0xb0>
 80015f4:	fb00 4003 	mla	r0, r0, r3, r4
 80015f8:	2601      	movs	r6, #1
 80015fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80015fe:	e7e9      	b.n	80015d4 <_strtoul_l.constprop.0+0x50>
 8001600:	2c2b      	cmp	r4, #43	@ 0x2b
 8001602:	bf04      	itt	eq
 8001604:	782c      	ldrbeq	r4, [r5, #0]
 8001606:	1c85      	addeq	r5, r0, #2
 8001608:	e7cd      	b.n	80015a6 <_strtoul_l.constprop.0+0x22>
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1d8      	bne.n	80015c0 <_strtoul_l.constprop.0+0x3c>
 800160e:	2c30      	cmp	r4, #48	@ 0x30
 8001610:	bf0c      	ite	eq
 8001612:	2308      	moveq	r3, #8
 8001614:	230a      	movne	r3, #10
 8001616:	e7d3      	b.n	80015c0 <_strtoul_l.constprop.0+0x3c>
 8001618:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800161c:	f1bc 0f19 	cmp.w	ip, #25
 8001620:	d801      	bhi.n	8001626 <_strtoul_l.constprop.0+0xa2>
 8001622:	3c37      	subs	r4, #55	@ 0x37
 8001624:	e7dc      	b.n	80015e0 <_strtoul_l.constprop.0+0x5c>
 8001626:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800162a:	f1bc 0f19 	cmp.w	ip, #25
 800162e:	d804      	bhi.n	800163a <_strtoul_l.constprop.0+0xb6>
 8001630:	3c57      	subs	r4, #87	@ 0x57
 8001632:	e7d5      	b.n	80015e0 <_strtoul_l.constprop.0+0x5c>
 8001634:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8001638:	e7df      	b.n	80015fa <_strtoul_l.constprop.0+0x76>
 800163a:	1c73      	adds	r3, r6, #1
 800163c:	d106      	bne.n	800164c <_strtoul_l.constprop.0+0xc8>
 800163e:	2322      	movs	r3, #34	@ 0x22
 8001640:	f8ce 3000 	str.w	r3, [lr]
 8001644:	4630      	mov	r0, r6
 8001646:	b932      	cbnz	r2, 8001656 <_strtoul_l.constprop.0+0xd2>
 8001648:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800164c:	b107      	cbz	r7, 8001650 <_strtoul_l.constprop.0+0xcc>
 800164e:	4240      	negs	r0, r0
 8001650:	2a00      	cmp	r2, #0
 8001652:	d0f9      	beq.n	8001648 <_strtoul_l.constprop.0+0xc4>
 8001654:	b106      	cbz	r6, 8001658 <_strtoul_l.constprop.0+0xd4>
 8001656:	1e69      	subs	r1, r5, #1
 8001658:	6011      	str	r1, [r2, #0]
 800165a:	e7f5      	b.n	8001648 <_strtoul_l.constprop.0+0xc4>
 800165c:	08001720 	.word	0x08001720

08001660 <_strtoul_r>:
 8001660:	f7ff bf90 	b.w	8001584 <_strtoul_l.constprop.0>

08001664 <_malloc_usable_size_r>:
 8001664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001668:	1f18      	subs	r0, r3, #4
 800166a:	2b00      	cmp	r3, #0
 800166c:	bfbc      	itt	lt
 800166e:	580b      	ldrlt	r3, [r1, r0]
 8001670:	18c0      	addlt	r0, r0, r3
 8001672:	4770      	bx	lr

08001674 <_init>:
 8001674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001676:	bf00      	nop
 8001678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800167a:	bc08      	pop	{r3}
 800167c:	469e      	mov	lr, r3
 800167e:	4770      	bx	lr

08001680 <_fini>:
 8001680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001682:	bf00      	nop
 8001684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001686:	bc08      	pop	{r3}
 8001688:	469e      	mov	lr, r3
 800168a:	4770      	bx	lr
