# UART-Design-simulation-using-verilog

><h3>1.Introduction to Serial Communication </h3>

>https://user-images.githubusercontent.com/106643865/198865937-e41e8f72-98ab-494b-b092-eaba92b038fd.mp4

>[Serial & Parallel Communications,limitations of parallel communication & adventages of serial communication.txt](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog/files/9895386/Serial.Parallel.Communications.limitations.of.parallel.communication.adventages.of.serial.communication.txt)

><h3>2. Introduction to UART</h3>

>https://user-images.githubusercontent.com/106643865/198868802-1d94bc76-9d03-4d2f-a2aa-3420ce7823f1.mp4

>[Introduction to UART.txt](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog/files/9895384/Introduction.to.UART.txt)

><h3>3.Design to implement of UART Transmitter using FSM</h3>

  >> ![3 1 FSM UART Tx diagram to implement](https://user-images.githubusercontent.com/106643865/199658638-16d30460-33a9-4ffe-82d4-aa939696fca9.jpg)

  >>Explination of Design video 

  >>https://user-images.githubusercontent.com/106643865/199665023-e986fb1b-bf9b-4e2b-a2b4-f322d3f9691d.mp4

  -->>Implementation Demo
 
  >> https://user-images.githubusercontent.com/106643865/199671649-eaa9b74b-ae90-4327-a8ff-3ad3daacc023.mp4
  
>3.Design to implement of UART Transmitter using FSM
 
 >>![3 2 FSM UART Rx diagram to implement](https://user-images.githubusercontent.com/106643865/199677083-73136bb5-59e6-41b9-811e-d557bb1d55c8.jpg)  
 
 >>3.2.FSM UART Rx diagram to implement
   
  >> https://user-images.githubusercontent.com/106643865/199676805-c0b79b79-8596-49f3-92e6-f9e604074fcb.mp4
