
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013dec  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fc  080140a0  080140a0  000150a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801489c  0801489c  0001589c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080148a4  080148a4  000158a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080148a8  080148a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080148ac  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004da0  240001dc  08014a88  000161dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004f7c  08014a88  00016f7c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000161dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000323f6  00000000  00000000  0001620a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005f23  00000000  00000000  00048600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ed8  00000000  00000000  0004e528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017d8  00000000  00000000  00050400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a16e  00000000  00000000  00051bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002dc9a  00000000  00000000  0008bd46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015243e  00000000  00000000  000b99e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020be1e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009524  00000000  00000000  0020be64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  00215388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08014084 	.word	0x08014084

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	08014084 	.word	0x08014084

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <_Z18calculate_checksumPKvj>:
 * size_t length - długość bufora (z uwzględnieniem pola na wartość
 *                     CRC) z ktorego należy wyliczyć sume kontrolną.                 
 * Returns:
 * NONE
 *---------------------------------------------------------------*/
uint8_t calculate_checksum(const void *buffer, size_t length) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b087      	sub	sp, #28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
	const size_t bufferOffset = 1;        //In my solution bufferOffset is required because 1st 8 bits of buffer is uint8_t CRC field
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
	const uint8_t *data = (const uint8_t *)buffer;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	60bb      	str	r3, [r7, #8]
	// Zwraca 0 gdy CRC jest ustawione na NONE
	return 0;

#elif I2C_SLAVE_CRC_METHOD == I2C_SLAVE_CRC_XOR
	// Oblicza sumę kontrolną metodą XOR
	uint8_t checksum = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0 + bufferOffset; i < length; i++) {
 8000a8e:	2301      	movs	r3, #1
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	e009      	b.n	8000aa8 <_Z18calculate_checksumPKvj+0x30>
		checksum ^= data[i];
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	4413      	add	r3, r2
 8000a9a:	781a      	ldrb	r2, [r3, #0]
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
 8000a9e:	4053      	eors	r3, r2
 8000aa0:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0 + bufferOffset; i < length; i++) {
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d3f1      	bcc.n	8000a94 <_Z18calculate_checksumPKvj+0x1c>
	}
	return checksum;
 8000ab0:	7dfb      	ldrb	r3, [r7, #23]
	return crc;

#else
#error "Nieprawidłowa metoda CRC ustawiona w I2C_SLAVE_CRC_METHOD"
#endif
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	371c      	adds	r7, #28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ac8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000acc:	4a0f      	ldr	r2, [pc, #60]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b0c <MX_DMA_Init+0x4c>)
 8000ad8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2106      	movs	r1, #6
 8000ae8:	200b      	movs	r0, #11
 8000aea:	f001 fb7b 	bl	80021e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aee:	200b      	movs	r0, #11
 8000af0:	f001 fb92 	bl	8002218 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2106      	movs	r1, #6
 8000af8:	200c      	movs	r0, #12
 8000afa:	f001 fb73 	bl	80021e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000afe:	200c      	movs	r0, #12
 8000b00:	f001 fb8a 	bl	8002218 <HAL_NVIC_EnableIRQ>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	58024400 	.word	0x58024400

08000b10 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster>:
 *      Author: dbank
 */

#include "esp32i2sComunicationDriver.h"

esp32_i2sComunicationDriver::esp32_i2sComunicationDriver(i2cMaster* pointer_to_i2cMasterObject) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b94 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x84>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	223c      	movs	r2, #60	@ 0x3c
 8000b24:	711a      	strb	r2, [r3, #4]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2215      	movs	r2, #21
 8000b2a:	715a      	strb	r2, [r3, #5]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2205      	movs	r2, #5
 8000b30:	80da      	strh	r2, [r3, #6]
	// TODO Auto-generated constructor stub
		this->pi2cMaster = pointer_to_i2cMasterObject;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	683a      	ldr	r2, [r7, #0]
 8000b36:	609a      	str	r2, [r3, #8]
		configASSERT(this->esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(this->esp32InterruptRequestCountingSemaphore_MAX, 0));
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	795b      	ldrb	r3, [r3, #5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f00b ff6f 	bl	800ca22 <xQueueCreateCountingSemaphore>
 8000b44:	4602      	mov	r2, r0
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	68db      	ldr	r3, [r3, #12]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	bf0c      	ite	eq
 8000b52:	2301      	moveq	r3, #1
 8000b54:	2300      	movne	r3, #0
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00b      	beq.n	8000b74 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x64>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b60:	f383 8811 	msr	BASEPRI, r3
 8000b64:	f3bf 8f6f 	isb	sy
 8000b68:	f3bf 8f4f 	dsb	sy
 8000b6c:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b6e:	bf00      	nop
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x60>
		this->esp32DynamicmMemeoryAlocationError=this->esp32InrerruptRequest_CountingSemaphoreOverflowError=pdFALSE;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	691a      	ldr	r2, [r3, #16]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	615a      	str	r2, [r3, #20]
		this->esp32CrcSumCounterError=0;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	831a      	strh	r2, [r3, #24]
}
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	080143f4 	.word	0x080143f4

08000b98 <_ZN27esp32_i2sComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueue>:

BaseType_t esp32_i2sComunicationDriver::isCrcSumCorreect(i2cFrame_transmitQueue I2CReceivedFrame){
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b087      	sub	sp, #28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	4638      	mov	r0, r7
 8000ba2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	i2cFrame_keyboardFrame tempValForCrcCalculation;					//tymczasowa zmienna, do któej będa kopiowane otrzymane dane (abyz awsze uzyskać sumę crc z prawidłowego miejsca, nawert jeśli zmieni się typredef i2cFrame_keyboardFrame
	memcpy(&tempValForCrcCalculation, I2CReceivedFrame.pData, sizeof(i2cFrame_keyboardFrame));		//kopiowanie danych z otrzymanego bufora do zmiennej tymczasowej
 8000ba6:	68ba      	ldr	r2, [r7, #8]
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	6810      	ldr	r0, [r2, #0]
 8000bae:	6018      	str	r0, [r3, #0]
 8000bb0:	7912      	ldrb	r2, [r2, #4]
 8000bb2:	711a      	strb	r2, [r3, #4]
	if(tempValForCrcCalculation.i2cframeCommandHeader.crcSum==calculate_checksum(I2CReceivedFrame.pData, sizeof(i2cFrame_keyboardFrame)))
 8000bb4:	7c3c      	ldrb	r4, [r7, #16]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	2105      	movs	r1, #5
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff5c 	bl	8000a78 <_Z18calculate_checksumPKvj>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	429c      	cmp	r4, r3
 8000bc4:	bf0c      	ite	eq
 8000bc6:	2301      	moveq	r3, #1
 8000bc8:	2300      	movne	r3, #0
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d004      	beq.n	8000bda <_ZN27esp32_i2sComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueue+0x42>
	{
		this->esp32CrcSumCounterError=0;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	831a      	strh	r2, [r3, #24]
		return pdPASS;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e00c      	b.n	8000bf4 <_ZN27esp32_i2sComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueue+0x5c>
	}
	else{
		this->esp32CrcSumCounterError++;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	8b1b      	ldrh	r3, [r3, #24]
 8000bde:	3301      	adds	r3, #1
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	831a      	strh	r2, [r3, #24]
		printf("ESP32 CRC sum NOT correct: %d time(s)\r\n", this->esp32CrcSumCounterError);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	8b1b      	ldrh	r3, [r3, #24]
 8000bea:	4619      	mov	r1, r3
 8000bec:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <_ZN27esp32_i2sComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueue+0x64>)
 8000bee:	f00f fef3 	bl	80109d8 <iprintf>
		return pdFAIL;
 8000bf2:	2300      	movs	r3, #0
	}
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	371c      	adds	r7, #28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd90      	pop	{r4, r7, pc}
 8000bfc:	080140a0 	.word	0x080140a0

08000c00 <_ZN27esp32_i2sComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue>:

void esp32_i2sComunicationDriver::parseReceivedData(i2cFrame_transmitQueue I2CReceivedFrame){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	4638      	mov	r0, r7
 8000c0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(this->isCrcSumCorreect(I2CReceivedFrame))
 8000c0e:	463b      	mov	r3, r7
 8000c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c12:	68f8      	ldr	r0, [r7, #12]
 8000c14:	f7ff ffc0 	bl	8000b98 <_ZN27esp32_i2sComunicationDriver16isCrcSumCorreectE22i2cFrame_transmitQueue>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	bf14      	ite	ne
 8000c1e:	2301      	movne	r3, #1
 8000c20:	2300      	moveq	r3, #0
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d002      	beq.n	8000c2e <_ZN27esp32_i2sComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x2e>
	{
		printf("CRC1 ok\r\n");
 8000c28:	4803      	ldr	r0, [pc, #12]	@ (8000c38 <_ZN27esp32_i2sComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue+0x38>)
 8000c2a:	f00f ff3d 	bl	8010aa8 <puts>




	}
}
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	080140c8 	.word	0x080140c8

08000c3c <_ZN27esp32_i2sComunicationDriver4pingEv>:


HAL_StatusTypeDef esp32_i2sComunicationDriver::ping(void){
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef retVal;
	this->i2cMasterSemaphoreTake();
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f000 f8a1 	bl	8000d8c <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreTakeEv>
	this->pi2cMaster->while_I2C_STATE_READY();
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 fb9a 	bl	8001388 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	retVal = this->pi2cMaster->ping(this->esp32i2cSlaveAdress_7bit);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689a      	ldr	r2, [r3, #8]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	791b      	ldrb	r3, [r3, #4]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4610      	mov	r0, r2
 8000c60:	f000 fb1e 	bl	80012a0 <_ZN9i2cMaster4pingEt>
 8000c64:	4603      	mov	r3, r0
 8000c66:	73fb      	strb	r3, [r7, #15]
	this->i2cMasterSemaphoreGive();
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f89d 	bl	8000da8 <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreGiveEv>
	return retVal;
 8000c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>:

void esp32_i2sComunicationDriver::incrementInterruptRequestCountingSemaphore(void){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(this->esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	f107 020c 	add.w	r2, r7, #12
 8000c8c:	4611      	mov	r1, r2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00c f89c 	bl	800cdcc <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d007      	beq.n	8000caa <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x32>
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x3c>)
 8000c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	f3bf 8f4f 	dsb	sy
 8000ca6:	f3bf 8f6f 	isb	sy
}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	e000ed04 	.word	0xe000ed04

08000cb8 <_ZN27esp32_i2sComunicationDriverD1Ev>:
/*
uint8_t esp32_i2sComunicationDriver::get_i2cSlaveAddress_7bit(void){
	return this->esp32i2cSlaveAdress_7bit;
}*/

esp32_i2sComunicationDriver::~esp32_i2sComunicationDriver() {
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	4a04      	ldr	r2, [pc, #16]	@ (8000cd4 <_ZN27esp32_i2sComunicationDriverD1Ev+0x1c>)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	#warning zrobic porzadny destruktor
}
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	080143f4 	.word	0x080143f4

08000cd8 <_ZN27esp32_i2sComunicationDriverD0Ev>:
esp32_i2sComunicationDriver::~esp32_i2sComunicationDriver() {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
}
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff ffe9 	bl	8000cb8 <_ZN27esp32_i2sComunicationDriverD1Ev>
 8000ce6:	211c      	movs	r1, #28
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f00e fe59 	bl	800f9a0 <_ZdlPvj>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <_ZN27esp32_i2sComunicationDriver29isCountingSemaphoreOverflowedEv>:

void esp32_i2sComunicationDriver::isCountingSemaphoreOverflowed(void){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	if( uxSemaphoreGetCount(this->esp32IntrrruptRequest_CountingSemaphore)== this->esp32InterruptRequestCountingSemaphore_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepełniony
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f00c fae3 	bl	800d2d0 <uxQueueMessagesWaiting>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	795b      	ldrb	r3, [r3, #5]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	bf0c      	ite	eq
 8000d14:	2301      	moveq	r3, #1
 8000d16:	2300      	movne	r3, #0
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <_ZN27esp32_i2sComunicationDriver29isCountingSemaphoreOverflowedEv+0x32>
		this->esp32InrerruptRequest_CountingSemaphoreOverflowError= pdTRUE;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2201      	movs	r2, #1
 8000d22:	611a      	str	r2, [r3, #16]
		printf("!!! ESP32 interrupt request counter overflowed   !!!\r\n");
 8000d24:	4803      	ldr	r0, [pc, #12]	@ (8000d34 <_ZN27esp32_i2sComunicationDriver29isCountingSemaphoreOverflowedEv+0x3c>)
 8000d26:	f00f febf 	bl	8010aa8 <puts>
	}
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	080140d4 	.word	0x080140d4

08000d38 <_ZN27esp32_i2sComunicationDriver32semaphoreTake__CountingSemaphoreEv>:

BaseType_t esp32_i2sComunicationDriver::semaphoreTake__CountingSemaphore(void){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->esp32IntrrruptRequest_CountingSemaphore, portMAX_DELAY) == pdTRUE;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f00c f9b1 	bl	800d0b0 <xQueueSemaphoreTake>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	bf0c      	ite	eq
 8000d54:	2301      	moveq	r3, #1
 8000d56:	2300      	movne	r3, #0
 8000d58:	b2db      	uxtb	r3, r3
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <_ZN27esp32_i2sComunicationDriver26masterReceiveFromESP32_DMAEPht>:

BaseType_t esp32_i2sComunicationDriver::masterReceiveFromESP32_DMA(uint8_t *pData, uint16_t Size){
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b084      	sub	sp, #16
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	80fb      	strh	r3, [r7, #6]
	return this->pi2cMaster->I2C_Master_Receive_DMA(this->esp32i2cSlaveAdress_7bit, pData, Size);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	6898      	ldr	r0, [r3, #8]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	791b      	ldrb	r3, [r3, #4]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	88fb      	ldrh	r3, [r7, #6]
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	f000 fb1a 	bl	80013b6 <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>
 8000d82:	4603      	mov	r3, r0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreTakeEv>:


BaseType_t esp32_i2sComunicationDriver::i2cMasterSemaphoreTake(void){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	return this->pi2cMaster->i2cMasterSemaphoreTake();
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fa61 	bl	8001260 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
 8000d9e:	4603      	mov	r3, r0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreGiveEv>:

BaseType_t esp32_i2sComunicationDriver::i2cMasterSemaphoreGive(void){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	return this->pi2cMaster->i2cMasterSemaphoreGive();
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 fa63 	bl	8001280 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
 8000dba:	4603      	mov	r3, r0
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <_ZN27esp32_i2sComunicationDriver21while_I2C_STATE_READYEv>:

void esp32_i2sComunicationDriver::while_I2C_STATE_READY(void){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	pi2cMaster->while_I2C_STATE_READY();
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 fad9 	bl	8001388 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <_ZN27esp32_i2sComunicationDriver33seteDynamicmMemeoryAlocationErrorEv>:

void esp32_i2sComunicationDriver::seteDynamicmMemeoryAlocationError(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	this->esp32DynamicmMemeoryAlocationError=pdTRUE;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2201      	movs	r2, #1
 8000dec:	615a      	str	r2, [r3, #20]
	printf("error with memory allocation\r\n");
 8000dee:	4803      	ldr	r0, [pc, #12]	@ (8000dfc <_ZN27esp32_i2sComunicationDriver33seteDynamicmMemeoryAlocationErrorEv+0x1c>)
 8000df0:	f00f fe5a 	bl	8010aa8 <puts>
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	0801410c 	.word	0x0801410c

08000e00 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e2c:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <_Z16MX_FREERTOS_Initv+0x18>)
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4804      	ldr	r0, [pc, #16]	@ (8000e44 <_Z16MX_FREERTOS_Initv+0x1c>)
 8000e32:	f00b fb1b 	bl	800c46c <osThreadNew>
 8000e36:	4603      	mov	r3, r0
 8000e38:	4a03      	ldr	r2, [pc, #12]	@ (8000e48 <_Z16MX_FREERTOS_Initv+0x20>)
 8000e3a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	080143fc 	.word	0x080143fc
 8000e44:	08000e4d 	.word	0x08000e4d
 8000e48:	240001f8 	.word	0x240001f8

08000e4c <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e54:	2001      	movs	r0, #1
 8000e56:	f00b fb9b 	bl	800c590 <osDelay>
 8000e5a:	e7fb      	b.n	8000e54 <_Z16StartDefaultTaskPv+0x8>

08000e5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
 8000e70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000e74:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e78:	4a19      	ldr	r2, [pc, #100]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000e7a:	f043 0302 	orr.w	r3, r3, #2
 8000e7e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e82:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000e84:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e88:	f003 0302 	and.w	r3, r3, #2
 8000e8c:	60bb      	str	r3, [r7, #8]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000e92:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e96:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <MX_GPIO_Init+0x84>)
 8000ea2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ea6:	f003 0301 	and.w	r3, r3, #1
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000eae:	2320      	movs	r3, #32
 8000eb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000eb2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000eb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	f107 030c 	add.w	r3, r7, #12
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4808      	ldr	r0, [pc, #32]	@ (8000ee4 <MX_GPIO_Init+0x88>)
 8000ec4:	f004 f82a 	bl	8004f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2105      	movs	r1, #5
 8000ecc:	2017      	movs	r0, #23
 8000ece:	f001 f989 	bl	80021e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ed2:	2017      	movs	r0, #23
 8000ed4:	f001 f9a0 	bl	8002218 <HAL_NVIC_EnableIRQ>

}
 8000ed8:	bf00      	nop
 8000eda:	3720      	adds	r7, #32
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	58020400 	.word	0x58020400

08000ee8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000eee:	4a1c      	ldr	r2, [pc, #112]	@ (8000f60 <MX_I2C1_Init+0x78>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f64 <MX_I2C1_Init+0x7c>)
 8000ef6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f04:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f24:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f26:	f004 facd 	bl	80054c4 <HAL_I2C_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f30:	f000 fba4 	bl	800167c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f34:	2100      	movs	r1, #0
 8000f36:	4809      	ldr	r0, [pc, #36]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f38:	f006 fe1c 	bl	8007b74 <HAL_I2CEx_ConfigAnalogFilter>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000f42:	f000 fb9b 	bl	800167c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f46:	2100      	movs	r1, #0
 8000f48:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <MX_I2C1_Init+0x74>)
 8000f4a:	f006 fe5e 	bl	8007c0a <HAL_I2CEx_ConfigDigitalFilter>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000f54:	f000 fb92 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	240001fc 	.word	0x240001fc
 8000f60:	40005400 	.word	0x40005400
 8000f64:	20b0ccff 	.word	0x20b0ccff

08000f68 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b0ba      	sub	sp, #232	@ 0xe8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	22c0      	movs	r2, #192	@ 0xc0
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f00f fe8d 	bl	8010ca8 <memset>
  if(i2cHandle->Instance==I2C1)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a5c      	ldr	r2, [pc, #368]	@ (8001104 <HAL_I2C_MspInit+0x19c>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	f040 80b1 	bne.w	80010fc <HAL_I2C_MspInit+0x194>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f9a:	f04f 0208 	mov.w	r2, #8
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f007 feb1 	bl	8008d18 <HAL_RCCEx_PeriphCLKConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8000fbc:	f000 fb5e 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	4b51      	ldr	r3, [pc, #324]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 8000fc2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000fc6:	4a50      	ldr	r2, [pc, #320]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 8000fc8:	f043 0302 	orr.w	r3, r3, #2
 8000fcc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 8000fd2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fde:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fe6:	2312      	movs	r3, #18
 8000fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001002:	4619      	mov	r1, r3
 8001004:	4841      	ldr	r0, [pc, #260]	@ (800110c <HAL_I2C_MspInit+0x1a4>)
 8001006:	f003 ff89 	bl	8004f1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800100a:	4b3f      	ldr	r3, [pc, #252]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 800100c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001010:	4a3d      	ldr	r2, [pc, #244]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 8001012:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001016:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800101a:	4b3b      	ldr	r3, [pc, #236]	@ (8001108 <HAL_I2C_MspInit+0x1a0>)
 800101c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001028:	4b39      	ldr	r3, [pc, #228]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800102a:	4a3a      	ldr	r2, [pc, #232]	@ (8001114 <HAL_I2C_MspInit+0x1ac>)
 800102c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800102e:	4b38      	ldr	r3, [pc, #224]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001030:	2221      	movs	r2, #33	@ 0x21
 8001032:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001034:	4b36      	ldr	r3, [pc, #216]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800103a:	4b35      	ldr	r3, [pc, #212]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001040:	4b33      	ldr	r3, [pc, #204]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001042:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001046:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001048:	4b31      	ldr	r3, [pc, #196]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800104a:	2200      	movs	r2, #0
 800104c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800104e:	4b30      	ldr	r3, [pc, #192]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001054:	4b2e      	ldr	r3, [pc, #184]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001056:	2200      	movs	r2, #0
 8001058:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800105a:	4b2d      	ldr	r3, [pc, #180]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800105c:	2200      	movs	r2, #0
 800105e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001060:	4b2b      	ldr	r3, [pc, #172]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001062:	2200      	movs	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001066:	482a      	ldr	r0, [pc, #168]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 8001068:	f001 f8f2 	bl	8002250 <HAL_DMA_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8001072:	f000 fb03 	bl	800167c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a25      	ldr	r2, [pc, #148]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800107c:	4a24      	ldr	r2, [pc, #144]	@ (8001110 <HAL_I2C_MspInit+0x1a8>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001082:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 8001084:	4a25      	ldr	r2, [pc, #148]	@ (800111c <HAL_I2C_MspInit+0x1b4>)
 8001086:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8001088:	4b23      	ldr	r3, [pc, #140]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 800108a:	2222      	movs	r2, #34	@ 0x22
 800108c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800108e:	4b22      	ldr	r3, [pc, #136]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 8001090:	2240      	movs	r2, #64	@ 0x40
 8001092:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001094:	4b20      	ldr	r3, [pc, #128]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800109a:	4b1f      	ldr	r3, [pc, #124]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 800109c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010a0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80010ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010b4:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ba:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010bc:	2200      	movs	r2, #0
 80010be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80010c0:	4815      	ldr	r0, [pc, #84]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010c2:	f001 f8c5 	bl	8002250 <HAL_DMA_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 80010cc:	f000 fad6 	bl	800167c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a11      	ldr	r2, [pc, #68]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80010d6:	4a10      	ldr	r2, [pc, #64]	@ (8001118 <HAL_I2C_MspInit+0x1b0>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2105      	movs	r1, #5
 80010e0:	201f      	movs	r0, #31
 80010e2:	f001 f87f 	bl	80021e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80010e6:	201f      	movs	r0, #31
 80010e8:	f001 f896 	bl	8002218 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2105      	movs	r1, #5
 80010f0:	2020      	movs	r0, #32
 80010f2:	f001 f877 	bl	80021e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80010f6:	2020      	movs	r0, #32
 80010f8:	f001 f88e 	bl	8002218 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010fc:	bf00      	nop
 80010fe:	37e8      	adds	r7, #232	@ 0xe8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40005400 	.word	0x40005400
 8001108:	58024400 	.word	0x58024400
 800110c:	58020400 	.word	0x58020400
 8001110:	24000250 	.word	0x24000250
 8001114:	40020010 	.word	0x40020010
 8001118:	240002c8 	.word	0x240002c8
 800111c:	40020028 	.word	0x40020028

08001120 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a14      	ldr	r2, [pc, #80]	@ (8001180 <HAL_I2C_MspDeInit+0x60>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d121      	bne.n	8001176 <HAL_I2C_MspDeInit+0x56>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001132:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <HAL_I2C_MspDeInit+0x64>)
 8001134:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001138:	4a12      	ldr	r2, [pc, #72]	@ (8001184 <HAL_I2C_MspDeInit+0x64>)
 800113a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800113e:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001142:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001146:	4810      	ldr	r0, [pc, #64]	@ (8001188 <HAL_I2C_MspDeInit+0x68>)
 8001148:	f004 f898 	bl	800527c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800114c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001150:	480d      	ldr	r0, [pc, #52]	@ (8001188 <HAL_I2C_MspDeInit+0x68>)
 8001152:	f004 f893 	bl	800527c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800115a:	4618      	mov	r0, r3
 800115c:	f001 fc06 	bl	800296c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001164:	4618      	mov	r0, r3
 8001166:	f001 fc01 	bl	800296c <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800116a:	201f      	movs	r0, #31
 800116c:	f001 f862 	bl	8002234 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8001170:	2020      	movs	r0, #32
 8001172:	f001 f85f 	bl	8002234 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40005400 	.word	0x40005400
 8001184:	58024400 	.word	0x58024400
 8001188:	58020400 	.word	0x58020400

0800118c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>:
 *      Author: dbank
 */

#include <i2cEngine.h>

i2cMaster::i2cMaster(I2C_HandleTypeDef *hi2c1) {
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	4a2c      	ldr	r2, [pc, #176]	@ (8001248 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xbc>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a2b      	ldr	r2, [pc, #172]	@ (800124c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc0>)
 80011a0:	60da      	str	r2, [r3, #12]
	// TODO Auto-generated constructor stub
	this->p_hi2c1 =hi2c1;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	609a      	str	r2, [r3, #8]
	this->pReceiveQueueObject = NULL;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2200      	movs	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
	configASSERT(this->pReceiveQueueObject = new i2cQueue4DynamicData(DEFAULT_RECEIVE_QUEUE_SIZE));
 80011ae:	2004      	movs	r0, #4
 80011b0:	f00e fbfa 	bl	800f9a8 <_Znwj>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461c      	mov	r4, r3
 80011b8:	2119      	movs	r1, #25
 80011ba:	4620      	mov	r0, r4
 80011bc:	f000 f916 	bl	80013ec <_ZN20i2cQueue4DynamicDataC1Em>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	605c      	str	r4, [r3, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf0c      	ite	eq
 80011cc:	2301      	moveq	r3, #1
 80011ce:	2300      	movne	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00b      	beq.n	80011ee <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x62>
	__asm volatile
 80011d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011da:	f383 8811 	msr	BASEPRI, r3
 80011de:	f3bf 8f6f 	isb	sy
 80011e2:	f3bf 8f4f 	dsb	sy
 80011e6:	60fb      	str	r3, [r7, #12]
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	e7fd      	b.n	80011ea <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x5e>

//	this->esp32InterruptCounterOverflow =pdFALSE;		//reset interrupt counter overflow indicator
	assert(this->handle_i2cBinarySemaphore = xSemaphoreCreateBinary());
 80011ee:	2203      	movs	r2, #3
 80011f0:	2100      	movs	r1, #0
 80011f2:	2001      	movs	r0, #1
 80011f4:	f00b fbb7 	bl	800c966 <xQueueGenericCreate>
 80011f8:	4602      	mov	r2, r0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	611a      	str	r2, [r3, #16]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d105      	bne.n	8001212 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x86>
 8001206:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc4>)
 8001208:	4a12      	ldr	r2, [pc, #72]	@ (8001254 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc8>)
 800120a:	2111      	movs	r1, #17
 800120c:	4812      	ldr	r0, [pc, #72]	@ (8001258 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xcc>)
 800120e:	f00e fbf1 	bl	800f9f4 <__assert_func>
	this->i2cMasterSemaphoreGive();
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f000 f834 	bl	8001280 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	this->i2cMasterSemaphoreTake();
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 f821 	bl	8001260 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(p_hi2c1);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	4618      	mov	r0, r3
 8001224:	f004 f9ea 	bl	80055fc <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8001228:	f7ff fe5e 	bl	8000ee8 <MX_I2C1_Init>
	//vTaskDelay(pdMS_TO_TICKS(1000));
	printf("%s bus had been initialized.\r\n",this->TAG);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	4619      	mov	r1, r3
 8001232:	480a      	ldr	r0, [pc, #40]	@ (800125c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xd0>)
 8001234:	f00f fbd0 	bl	80109d8 <iprintf>
	this->i2cMasterSemaphoreGive();
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f000 f821 	bl	8001280 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
}
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4618      	mov	r0, r3
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	08014428 	.word	0x08014428
 800124c:	08014138 	.word	0x08014138
 8001250:	08014148 	.word	0x08014148
 8001254:	08014184 	.word	0x08014184
 8001258:	080141b0 	.word	0x080141b0
 800125c:	080141cc 	.word	0x080141cc

08001260 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreTake(void){
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->handle_i2cBinarySemaphore, portMAX_DELAY);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	f04f 31ff 	mov.w	r1, #4294967295
 8001270:	4618      	mov	r0, r3
 8001272:	f00b ff1d 	bl	800d0b0 <xQueueSemaphoreTake>
 8001276:	4603      	mov	r3, r0
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreGive(void){
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	return xSemaphoreGive(this->handle_i2cBinarySemaphore);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6918      	ldr	r0, [r3, #16]
 800128c:	2300      	movs	r3, #0
 800128e:	2200      	movs	r2, #0
 8001290:	2100      	movs	r1, #0
 8001292:	f00b fbfb 	bl	800ca8c <xQueueGenericSend>
 8001296:	4603      	mov	r3, r0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <_ZN9i2cMaster4pingEt>:

HAL_StatusTypeDef i2cMaster::ping(uint16_t DevAddress_7bit){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef retVal;
	//this->while_I2C_STATE_READY();
	//this->i2cMasterSemaphoreTake();
	retVal = HAL_I2C_IsDeviceReady(this->p_hi2c1, DevAddress_7bit<<1, 100, 1000);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6898      	ldr	r0, [r3, #8]
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	b299      	uxth	r1, r3
 80012b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ba:	2264      	movs	r2, #100	@ 0x64
 80012bc:	f004 fabe 	bl	800583c <HAL_I2C_IsDeviceReady>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
	//this->i2cMasterSemaphoreGive();
	if(retVal==HAL_OK){
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d107      	bne.n	80012da <_ZN9i2cMaster4pingEt+0x3a>
			printf("%s i2c slave avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit/*<<1*/);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	887a      	ldrh	r2, [r7, #2]
 80012d0:	4619      	mov	r1, r3
 80012d2:	480b      	ldr	r0, [pc, #44]	@ (8001300 <_ZN9i2cMaster4pingEt+0x60>)
 80012d4:	f00f fb80 	bl	80109d8 <iprintf>
 80012d8:	e00c      	b.n	80012f4 <_ZN9i2cMaster4pingEt+0x54>
	}
	else{
		printf("%s i2c slave NOT avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit/*<<1*/);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	887a      	ldrh	r2, [r7, #2]
 80012e0:	4619      	mov	r1, r3
 80012e2:	4808      	ldr	r0, [pc, #32]	@ (8001304 <_ZN9i2cMaster4pingEt+0x64>)
 80012e4:	f00f fb78 	bl	80109d8 <iprintf>
		assert(0);
 80012e8:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <_ZN9i2cMaster4pingEt+0x68>)
 80012ea:	4a08      	ldr	r2, [pc, #32]	@ (800130c <_ZN9i2cMaster4pingEt+0x6c>)
 80012ec:	212e      	movs	r1, #46	@ 0x2e
 80012ee:	4808      	ldr	r0, [pc, #32]	@ (8001310 <_ZN9i2cMaster4pingEt+0x70>)
 80012f0:	f00e fb80 	bl	800f9f4 <__assert_func>
	}
	return retVal;
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	080141ec 	.word	0x080141ec
 8001304:	08014220 	.word	0x08014220
 8001308:	08014258 	.word	0x08014258
 800130c:	0801425c 	.word	0x0801425c
 8001310:	080141b0 	.word	0x080141b0

08001314 <_ZN9i2cMasterD1Ev>:

i2cMaster::~i2cMaster() {
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	4a11      	ldr	r2, [pc, #68]	@ (8001364 <_ZN9i2cMasterD1Ev+0x50>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	this->i2cMasterSemaphoreTake();
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff9c 	bl	8001260 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(this->p_hi2c1);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	4618      	mov	r0, r3
 800132e:	f004 f965 	bl	80055fc <HAL_I2C_DeInit>
	this->p_hi2c1 = NULL;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	609a      	str	r2, [r3, #8]
	delete this->pReceiveQueueObject;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685c      	ldr	r4, [r3, #4]
 800133c:	2c00      	cmp	r4, #0
 800133e:	d006      	beq.n	800134e <_ZN9i2cMasterD1Ev+0x3a>
 8001340:	4620      	mov	r0, r4
 8001342:	f000 f87d 	bl	8001440 <_ZN20i2cQueue4DynamicDataD1Ev>
 8001346:	2104      	movs	r1, #4
 8001348:	4620      	mov	r0, r4
 800134a:	f00e fb29 	bl	800f9a0 <_ZdlPvj>
	vSemaphoreDelete(this->handle_i2cBinarySemaphore);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	4618      	mov	r0, r3
 8001354:	f00b ffdb 	bl	800d30e <vQueueDelete>
}
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4618      	mov	r0, r3
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bd90      	pop	{r4, r7, pc}
 8001362:	bf00      	nop
 8001364:	08014428 	.word	0x08014428

08001368 <_ZN9i2cMasterD0Ev>:
i2cMaster::~i2cMaster() {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
}
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ffcf 	bl	8001314 <_ZN9i2cMasterD1Ev>
 8001376:	2114      	movs	r1, #20
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f00e fb11 	bl	800f9a0 <_ZdlPvj>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <_ZN9i2cMaster21while_I2C_STATE_READYEv>:

void i2cMaster::while_I2C_STATE_READY(void){
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	//this->i2cMasterSemaphoreTake();
	while(HAL_I2C_GetState(this->p_hi2c1)!= HAL_I2C_STATE_READY){};
 8001390:	bf00      	nop
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	4618      	mov	r0, r3
 8001398:	f004 fc19 	bl	8005bce <HAL_I2C_GetState>
 800139c:	4603      	mov	r3, r0
 800139e:	2b20      	cmp	r3, #32
 80013a0:	bf14      	ite	ne
 80013a2:	2301      	movne	r3, #1
 80013a4:	2300      	moveq	r3, #0
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f2      	bne.n	8001392 <_ZN9i2cMaster21while_I2C_STATE_READYEv+0xa>
	//this->i2cMasterSemaphoreGive();
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>:

HAL_StatusTypeDef i2cMaster::I2C_Master_Receive_DMA(uint16_t DevAddress_7bit, uint8_t *pData, uint16_t Size){
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b084      	sub	sp, #16
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	461a      	mov	r2, r3
 80013c2:	460b      	mov	r3, r1
 80013c4:	817b      	strh	r3, [r7, #10]
 80013c6:	4613      	mov	r3, r2
 80013c8:	813b      	strh	r3, [r7, #8]
	this->while_I2C_STATE_READY();
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff ffdc 	bl	8001388 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	return HAL_I2C_Master_Receive_DMA(this->p_hi2c1, DevAddress_7bit<<1, pData, Size);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	6898      	ldr	r0, [r3, #8]
 80013d4:	897b      	ldrh	r3, [r7, #10]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	b299      	uxth	r1, r3
 80013da:	893b      	ldrh	r3, [r7, #8]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	f004 f93d 	bl	800565c <HAL_I2C_Master_Receive_DMA>
 80013e2:	4603      	mov	r3, r0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <_ZN20i2cQueue4DynamicDataC1Em>:
#include "i2c_slave_master_queueClass.h"


i2cQueue4DynamicData::i2cQueue4DynamicData(UBaseType_t uxQueueLength)
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
{
	this->handler_Queue = NULL;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
	configASSERT(this->handler_Queue = xQueueCreate(uxQueueLength, sizeof(i2cFrame_transmitQueue)));
 80013fc:	2200      	movs	r2, #0
 80013fe:	210c      	movs	r1, #12
 8001400:	6838      	ldr	r0, [r7, #0]
 8001402:	f00b fab0 	bl	800c966 <xQueueGenericCreate>
 8001406:	4602      	mov	r2, r0
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	bf0c      	ite	eq
 8001414:	2301      	moveq	r3, #1
 8001416:	2300      	movne	r3, #0
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00b      	beq.n	8001436 <_ZN20i2cQueue4DynamicDataC1Em+0x4a>
	__asm volatile
 800141e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001422:	f383 8811 	msr	BASEPRI, r3
 8001426:	f3bf 8f6f 	isb	sy
 800142a:	f3bf 8f4f 	dsb	sy
 800142e:	60fb      	str	r3, [r7, #12]
}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	e7fd      	b.n	8001432 <_ZN20i2cQueue4DynamicDataC1Em+0x46>
}
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <_ZN20i2cQueue4DynamicDataD1Ev>:


i2cQueue4DynamicData::~i2cQueue4DynamicData(void)
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
{
	i2cFrame_transmitQueue tempItemToDestrouQueue;
	BaseType_t tempQueueRetVal;
	do
	{
		tempQueueRetVal = xQueueReceive(this->handler_Queue, &tempItemToDestrouQueue, pdMS_TO_TICKS(1));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f107 0108 	add.w	r1, r7, #8
 8001450:	2201      	movs	r2, #1
 8001452:	4618      	mov	r0, r3
 8001454:	f00b fd4a 	bl	800ceec <xQueueReceive>
 8001458:	6178      	str	r0, [r7, #20]
		if (tempQueueRetVal == pdPASS)
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d105      	bne.n	800146c <_ZN20i2cQueue4DynamicDataD1Ev+0x2c>
		{
			this->QueueDeleteDataFromPointer(tempItemToDestrouQueue);
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f80d 	bl	8001486 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
		}			
	} while (tempQueueRetVal == pdPASS);
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d0ea      	beq.n	8001448 <_ZN20i2cQueue4DynamicDataD1Ev+0x8>
	vQueueDelete(this->handler_Queue);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f00b ff49 	bl	800d30e <vQueueDelete>
}
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4618      	mov	r0, r3
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>:

void i2cQueue4DynamicData::QueueDeleteDataFromPointer(i2cFrame_transmitQueue structWithPointer)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	4638      	mov	r0, r7
 8001490:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	delete[] static_cast<char*>(structWithPointer.pData);	
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue+0x1c>
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	4618      	mov	r0, r3
 800149e:	f00e fa81 	bl	800f9a4 <_ZdaPv>
}
 80014a2:	bf00      	nop
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <_ZN20i2cQueue4DynamicData12QueueReceiveEPvm>:

BaseType_t  i2cQueue4DynamicData::QueueReceive(void * const pvBuffer, TickType_t xTicksToWait)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
	
	return xQueueReceive(this->handler_Queue, pvBuffer, xTicksToWait);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	68b9      	ldr	r1, [r7, #8]
 80014be:	4618      	mov	r0, r3
 80014c0:	f00b fd14 	bl	800ceec <xQueueReceive>
 80014c4:	4603      	mov	r3, r0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <_ZN20i2cQueue4DynamicData9QueueSendEPKv>:


#ifdef I2C_STM32_TO_ESP32_ROLE_MASTER
	BaseType_t i2cQueue4DynamicData::QueueSend(const void * pvItemToQueue){
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
		if (xQueueSend(this->handler_Queue, pvItemToQueue, pdMS_TO_TICKS(700)) == pdTRUE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6818      	ldr	r0, [r3, #0]
 80014dc:	2300      	movs	r3, #0
 80014de:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80014e2:	6839      	ldr	r1, [r7, #0]
 80014e4:	f00b fad2 	bl	800ca8c <xQueueGenericSend>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	bf0c      	ite	eq
 80014ee:	2301      	moveq	r3, #1
 80014f0:	2300      	movne	r3, #0
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <_ZN20i2cQueue4DynamicData9QueueSendEPKv+0x2e>
		{
			return pdTRUE;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e00d      	b.n	8001518 <_ZN20i2cQueue4DynamicData9QueueSendEPKv+0x4a>
		}
		else
		{
			i2cFrame_transmitQueue dataToTransmitQueue;
			memcpy(&dataToTransmitQueue, pvItemToQueue, sizeof(i2cFrame_transmitQueue));
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	220c      	movs	r2, #12
 8001502:	6839      	ldr	r1, [r7, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f00f fcf8 	bl	8010efa <memcpy>
			this->QueueDeleteDataFromPointer(dataToTransmitQueue);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ffb8 	bl	8001486 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
			//delete[] static_cast<char*>(pointerToData);
			return pdFALSE;
 8001516:	2300      	movs	r3, #0
		}
	}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001524:	f000 fd26 	bl	8001f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001528:	f000 f812 	bl	8001550 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800152c:	f7ff fc96 	bl	8000e5c <MX_GPIO_Init>
  MX_DMA_Init();
 8001530:	f7ff fac6 	bl	8000ac0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001534:	f000 fc3e 	bl	8001db4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001538:	f7ff fcd6 	bl	8000ee8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //delay_ms(1000);
  initTaskFunctions();
 800153c:	f000 facc 	bl	8001ad8 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001540:	f00a ff4a 	bl	800c3d8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001544:	f7ff fc70 	bl	8000e28 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 8001548:	f00a ff6a 	bl	800c420 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <main+0x2c>

08001550 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b09c      	sub	sp, #112	@ 0x70
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155a:	224c      	movs	r2, #76	@ 0x4c
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f00f fba2 	bl	8010ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2220      	movs	r2, #32
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f00f fb9c 	bl	8010ca8 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8001570:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <_Z18SystemClock_Configv+0x100>)
 8001572:	f04f 32ff 	mov.w	r2, #4294967295
 8001576:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800157a:	2002      	movs	r0, #2
 800157c:	f006 fb92 	bl	8007ca4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001580:	2300      	movs	r3, #0
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	4b33      	ldr	r3, [pc, #204]	@ (8001654 <_Z18SystemClock_Configv+0x104>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a32      	ldr	r2, [pc, #200]	@ (8001654 <_Z18SystemClock_Configv+0x104>)
 800158a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b30      	ldr	r3, [pc, #192]	@ (8001654 <_Z18SystemClock_Configv+0x104>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001598:	603b      	str	r3, [r7, #0]
 800159a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800159c:	bf00      	nop
 800159e:	4b2d      	ldr	r3, [pc, #180]	@ (8001654 <_Z18SystemClock_Configv+0x104>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015aa:	bf14      	ite	ne
 80015ac:	2301      	movne	r3, #1
 80015ae:	2300      	moveq	r3, #0
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f3      	bne.n	800159e <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b6:	2302      	movs	r3, #2
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80015ba:	2301      	movs	r3, #1
 80015bc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80015be:	2340      	movs	r3, #64	@ 0x40
 80015c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c2:	2302      	movs	r3, #2
 80015c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c6:	2300      	movs	r3, #0
 80015c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015ca:	2304      	movs	r3, #4
 80015cc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 80015ce:	2323      	movs	r3, #35	@ 0x23
 80015d0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015d2:	2302      	movs	r3, #2
 80015d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015d6:	2302      	movs	r3, #2
 80015d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015da:	2302      	movs	r3, #2
 80015dc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80015de:	230c      	movs	r3, #12
 80015e0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ee:	4618      	mov	r0, r3
 80015f0:	f006 fb92 	bl	8007d18 <HAL_RCC_OscConfig>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	bf14      	ite	ne
 80015fa:	2301      	movne	r3, #1
 80015fc:	2300      	moveq	r3, #0
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001604:	f000 f83a 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	233f      	movs	r3, #63	@ 0x3f
 800160a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2303      	movs	r3, #3
 800160e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001618:	2340      	movs	r3, #64	@ 0x40
 800161a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800161c:	2340      	movs	r3, #64	@ 0x40
 800161e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001620:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001624:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001626:	2340      	movs	r3, #64	@ 0x40
 8001628:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2106      	movs	r1, #6
 800162e:	4618      	mov	r0, r3
 8001630:	f006 ffa4 	bl	800857c <HAL_RCC_ClockConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	bf14      	ite	ne
 800163a:	2301      	movne	r3, #1
 800163c:	2300      	moveq	r3, #0
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 8001644:	f000 f81a 	bl	800167c <Error_Handler>
  }
}
 8001648:	bf00      	nop
 800164a:	3770      	adds	r7, #112	@ 0x70
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	58024400 	.word	0x58024400
 8001654:	58024800 	.word	0x58024800

08001658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d101      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800166a:	f000 fcbf 	bl	8001fec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40010000 	.word	0x40010000

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 8001692:	1df9      	adds	r1, r7, #7
 8001694:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001698:	2201      	movs	r2, #1
 800169a:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <__io_putchar+0x20>)
 800169c:	f009 fc3a 	bl	800af14 <HAL_UART_Transmit>
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	240003a0 	.word	0x240003a0

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <HAL_MspInit+0x38>)
 80016b4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80016b8:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <HAL_MspInit+0x38>)
 80016ba:	f043 0302 	orr.w	r3, r3, #2
 80016be:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <HAL_MspInit+0x38>)
 80016c4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d0:	2200      	movs	r2, #0
 80016d2:	210f      	movs	r1, #15
 80016d4:	f06f 0001 	mvn.w	r0, #1
 80016d8:	f000 fd84 	bl	80021e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	58024400 	.word	0x58024400

080016e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08e      	sub	sp, #56	@ 0x38
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b0f      	cmp	r3, #15
 80016f4:	d844      	bhi.n	8001780 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80016f6:	2200      	movs	r2, #0
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	2019      	movs	r0, #25
 80016fc:	f000 fd72 	bl	80021e4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001700:	2019      	movs	r0, #25
 8001702:	f000 fd89 	bl	8002218 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001706:	4a24      	ldr	r2, [pc, #144]	@ (8001798 <HAL_InitTick+0xb0>)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800170c:	4b23      	ldr	r3, [pc, #140]	@ (800179c <HAL_InitTick+0xb4>)
 800170e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001712:	4a22      	ldr	r2, [pc, #136]	@ (800179c <HAL_InitTick+0xb4>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 800171c:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <HAL_InitTick+0xb4>)
 800171e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800172a:	f107 020c 	add.w	r2, r7, #12
 800172e:	f107 0310 	add.w	r3, r7, #16
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f007 faad 	bl	8008c94 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800173a:	f007 fa95 	bl	8008c68 <HAL_RCC_GetPCLK2Freq>
 800173e:	4603      	mov	r3, r0
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001746:	4a16      	ldr	r2, [pc, #88]	@ (80017a0 <HAL_InitTick+0xb8>)
 8001748:	fba2 2303 	umull	r2, r3, r2, r3
 800174c:	0c9b      	lsrs	r3, r3, #18
 800174e:	3b01      	subs	r3, #1
 8001750:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001752:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <HAL_InitTick+0xbc>)
 8001754:	4a14      	ldr	r2, [pc, #80]	@ (80017a8 <HAL_InitTick+0xc0>)
 8001756:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001758:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <HAL_InitTick+0xbc>)
 800175a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800175e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001760:	4a10      	ldr	r2, [pc, #64]	@ (80017a4 <HAL_InitTick+0xbc>)
 8001762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001764:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001766:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <HAL_InitTick+0xbc>)
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176c:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <HAL_InitTick+0xbc>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001772:	480c      	ldr	r0, [pc, #48]	@ (80017a4 <HAL_InitTick+0xbc>)
 8001774:	f009 f8b0 	bl	800a8d8 <HAL_TIM_Base_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d107      	bne.n	800178e <HAL_InitTick+0xa6>
 800177e:	e001      	b.n	8001784 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e005      	b.n	8001790 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001784:	4807      	ldr	r0, [pc, #28]	@ (80017a4 <HAL_InitTick+0xbc>)
 8001786:	f009 f909 	bl	800a99c <HAL_TIM_Base_Start_IT>
 800178a:	4603      	mov	r3, r0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	3738      	adds	r7, #56	@ 0x38
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	24000008 	.word	0x24000008
 800179c:	58024400 	.word	0x58024400
 80017a0:	431bde83 	.word	0x431bde83
 80017a4:	24000340 	.word	0x24000340
 80017a8:	40010000 	.word	0x40010000

080017ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <NMI_Handler+0x4>

080017b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <HardFault_Handler+0x4>

080017bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <MemManage_Handler+0x4>

080017c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80017e8:	4802      	ldr	r0, [pc, #8]	@ (80017f4 <DMA1_Stream0_IRQHandler+0x10>)
 80017ea:	f001 fffb 	bl	80037e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	24000250 	.word	0x24000250

080017f8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <DMA1_Stream1_IRQHandler+0x10>)
 80017fe:	f001 fff1 	bl	80037e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	240002c8 	.word	0x240002c8

0800180c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 8001810:	2020      	movs	r0, #32
 8001812:	f003 fe3d 	bl	8005490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001820:	4802      	ldr	r0, [pc, #8]	@ (800182c <TIM1_UP_IRQHandler+0x10>)
 8001822:	f009 f933 	bl	800aa8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	24000340 	.word	0x24000340

08001830 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001834:	4802      	ldr	r0, [pc, #8]	@ (8001840 <I2C1_EV_IRQHandler+0x10>)
 8001836:	f004 f8ed 	bl	8005a14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	240001fc 	.word	0x240001fc

08001844 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <I2C1_ER_IRQHandler+0x10>)
 800184a:	f004 f8fd 	bl	8005a48 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	240001fc 	.word	0x240001fc

08001858 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return 1;
 800185c:	2301      	movs	r3, #1
}
 800185e:	4618      	mov	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <_kill>:

int _kill(int pid, int sig)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001872:	f00f fb15 	bl	8010ea0 <__errno>
 8001876:	4603      	mov	r3, r0
 8001878:	2216      	movs	r2, #22
 800187a:	601a      	str	r2, [r3, #0]
  return -1;
 800187c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <_exit>:

void _exit (int status)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001890:	f04f 31ff 	mov.w	r1, #4294967295
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ffe7 	bl	8001868 <_kill>
 while (1) {}    /* Make sure we hang here */
 800189a:	bf00      	nop
 800189c:	e7fd      	b.n	800189a <_exit+0x12>

0800189e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e00a      	b.n	80018c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018b0:	f3af 8000 	nop.w
 80018b4:	4601      	mov	r1, r0
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	60ba      	str	r2, [r7, #8]
 80018bc:	b2ca      	uxtb	r2, r1
 80018be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	3301      	adds	r3, #1
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	dbf0      	blt.n	80018b0 <_read+0x12>
  }

  return len;
 80018ce:	687b      	ldr	r3, [r7, #4]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	e009      	b.n	80018fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	60ba      	str	r2, [r7, #8]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fec8 	bl	8001688 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	3301      	adds	r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	429a      	cmp	r2, r3
 8001904:	dbf1      	blt.n	80018ea <_write+0x12>
  }
  return len;
 8001906:	687b      	ldr	r3, [r7, #4]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <_close>:

int _close(int file)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800191c:	4618      	mov	r0, r3
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001938:	605a      	str	r2, [r3, #4]
  return 0;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <_isatty>:

int _isatty(int file)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001950:	2301      	movs	r3, #1
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800195e:	b480      	push	{r7}
 8001960:	b085      	sub	sp, #20
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001980:	4a14      	ldr	r2, [pc, #80]	@ (80019d4 <_sbrk+0x5c>)
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <_sbrk+0x60>)
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <_sbrk+0x64>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d102      	bne.n	800199a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001994:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <_sbrk+0x64>)
 8001996:	4a12      	ldr	r2, [pc, #72]	@ (80019e0 <_sbrk+0x68>)
 8001998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800199a:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <_sbrk+0x64>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d207      	bcs.n	80019b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a8:	f00f fa7a 	bl	8010ea0 <__errno>
 80019ac:	4603      	mov	r3, r0
 80019ae:	220c      	movs	r2, #12
 80019b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
 80019b6:	e009      	b.n	80019cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b8:	4b08      	ldr	r3, [pc, #32]	@ (80019dc <_sbrk+0x64>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019be:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <_sbrk+0x64>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	4a05      	ldr	r2, [pc, #20]	@ (80019dc <_sbrk+0x64>)
 80019c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	24100000 	.word	0x24100000
 80019d8:	00000400 	.word	0x00000400
 80019dc:	2400038c 	.word	0x2400038c
 80019e0:	24004f80 	.word	0x24004f80

080019e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019e8:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <SystemInit+0xd0>)
 80019ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ee:	4a31      	ldr	r2, [pc, #196]	@ (8001ab4 <SystemInit+0xd0>)
 80019f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <SystemInit+0xd4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 030f 	and.w	r3, r3, #15
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d807      	bhi.n	8001a14 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a04:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <SystemInit+0xd4>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f023 030f 	bic.w	r3, r3, #15
 8001a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ab8 <SystemInit+0xd4>)
 8001a0e:	f043 0303 	orr.w	r3, r3, #3
 8001a12:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001a14:	4b29      	ldr	r3, [pc, #164]	@ (8001abc <SystemInit+0xd8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a28      	ldr	r2, [pc, #160]	@ (8001abc <SystemInit+0xd8>)
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a20:	4b26      	ldr	r3, [pc, #152]	@ (8001abc <SystemInit+0xd8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a26:	4b25      	ldr	r3, [pc, #148]	@ (8001abc <SystemInit+0xd8>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4924      	ldr	r1, [pc, #144]	@ (8001abc <SystemInit+0xd8>)
 8001a2c:	4b24      	ldr	r3, [pc, #144]	@ (8001ac0 <SystemInit+0xdc>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a32:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <SystemInit+0xd4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d007      	beq.n	8001a4e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <SystemInit+0xd4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f023 030f 	bic.w	r3, r3, #15
 8001a46:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab8 <SystemInit+0xd4>)
 8001a48:	f043 0303 	orr.w	r3, r3, #3
 8001a4c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <SystemInit+0xd8>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001a54:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <SystemInit+0xd8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001a5a:	4b18      	ldr	r3, [pc, #96]	@ (8001abc <SystemInit+0xd8>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a60:	4b16      	ldr	r3, [pc, #88]	@ (8001abc <SystemInit+0xd8>)
 8001a62:	4a18      	ldr	r2, [pc, #96]	@ (8001ac4 <SystemInit+0xe0>)
 8001a64:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <SystemInit+0xd8>)
 8001a68:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <SystemInit+0xe4>)
 8001a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a6c:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <SystemInit+0xd8>)
 8001a6e:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <SystemInit+0xe8>)
 8001a70:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a72:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <SystemInit+0xd8>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a78:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <SystemInit+0xd8>)
 8001a7a:	4a14      	ldr	r2, [pc, #80]	@ (8001acc <SystemInit+0xe8>)
 8001a7c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <SystemInit+0xd8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a84:	4b0d      	ldr	r3, [pc, #52]	@ (8001abc <SystemInit+0xd8>)
 8001a86:	4a11      	ldr	r2, [pc, #68]	@ (8001acc <SystemInit+0xe8>)
 8001a88:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <SystemInit+0xd8>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <SystemInit+0xd8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <SystemInit+0xd8>)
 8001a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a9a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a9c:	4b07      	ldr	r3, [pc, #28]	@ (8001abc <SystemInit+0xd8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad0 <SystemInit+0xec>)
 8001aa4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001aa8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00
 8001ab8:	52002000 	.word	0x52002000
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ac4:	02020200 	.word	0x02020200
 8001ac8:	01ff0000 	.word	0x01ff0000
 8001acc:	01010280 	.word	0x01010280
 8001ad0:	52004000 	.word	0x52004000
 8001ad4:	00000000 	.word	0x00000000

08001ad8 <_Z17initTaskFunctionsv>:
static TaskHandle_t taskHandle_i2cMaster_pReceiveQueueObjectParser = NULL;	//uchwyt taska obsługującego parsowanie kolejki odbiorczej pi2cMaster->pReceiveQueueObject
static i2cMaster* pi2cMaster=NULL;  										//wsyaźnik do obiektu służącego do komunikacji stm32 po i2c jako master
static esp32_i2sComunicationDriver* pESP32=NULL; 							//wsyaźnik do obiektu obsługującego komunikację z ESP32


void initTaskFunctions(void){
 8001ad8:	b590      	push	{r4, r7, lr}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af02      	add	r7, sp, #8
	assert(pi2cMaster = new i2cMaster(&hi2c1));
 8001ade:	2014      	movs	r0, #20
 8001ae0:	f00d ff62 	bl	800f9a8 <_Znwj>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461c      	mov	r4, r3
 8001ae8:	494f      	ldr	r1, [pc, #316]	@ (8001c28 <_Z17initTaskFunctionsv+0x150>)
 8001aea:	4620      	mov	r0, r4
 8001aec:	f7ff fb4e 	bl	800118c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>
 8001af0:	4b4e      	ldr	r3, [pc, #312]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001af2:	601c      	str	r4, [r3, #0]
 8001af4:	4b4d      	ldr	r3, [pc, #308]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d105      	bne.n	8001b08 <_Z17initTaskFunctionsv+0x30>
 8001afc:	4b4c      	ldr	r3, [pc, #304]	@ (8001c30 <_Z17initTaskFunctionsv+0x158>)
 8001afe:	4a4d      	ldr	r2, [pc, #308]	@ (8001c34 <_Z17initTaskFunctionsv+0x15c>)
 8001b00:	211d      	movs	r1, #29
 8001b02:	484d      	ldr	r0, [pc, #308]	@ (8001c38 <_Z17initTaskFunctionsv+0x160>)
 8001b04:	f00d ff76 	bl	800f9f4 <__assert_func>
	assert(pESP32 = new esp32_i2sComunicationDriver(pi2cMaster));
 8001b08:	201c      	movs	r0, #28
 8001b0a:	f00d ff4d 	bl	800f9a8 <_Znwj>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	461c      	mov	r4, r3
 8001b12:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4619      	mov	r1, r3
 8001b18:	4620      	mov	r0, r4
 8001b1a:	f7fe fff9 	bl	8000b10 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster>
 8001b1e:	4b47      	ldr	r3, [pc, #284]	@ (8001c3c <_Z17initTaskFunctionsv+0x164>)
 8001b20:	601c      	str	r4, [r3, #0]
 8001b22:	4b46      	ldr	r3, [pc, #280]	@ (8001c3c <_Z17initTaskFunctionsv+0x164>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d105      	bne.n	8001b36 <_Z17initTaskFunctionsv+0x5e>
 8001b2a:	4b45      	ldr	r3, [pc, #276]	@ (8001c40 <_Z17initTaskFunctionsv+0x168>)
 8001b2c:	4a41      	ldr	r2, [pc, #260]	@ (8001c34 <_Z17initTaskFunctionsv+0x15c>)
 8001b2e:	211e      	movs	r1, #30
 8001b30:	4841      	ldr	r0, [pc, #260]	@ (8001c38 <_Z17initTaskFunctionsv+0x160>)
 8001b32:	f00d ff5f 	bl	800f9f4 <__assert_func>

	//pętla opóźniająca oczekująza aż zakończy się proces bootowania ESP32
	pi2cMaster->i2cMasterSemaphoreTake();
 8001b36:	4b3d      	ldr	r3, [pc, #244]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fb90 	bl	8001260 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	while(HAL_I2C_IsDeviceReady(&hi2c1, pESP32->esp32i2cSlaveAdress_7bit<<1, 10000, 10000) != HAL_OK){
 8001b40:	e002      	b.n	8001b48 <_Z17initTaskFunctionsv+0x70>
		printf("ESP32 i2c bus not responding\r\n");
 8001b42:	4840      	ldr	r0, [pc, #256]	@ (8001c44 <_Z17initTaskFunctionsv+0x16c>)
 8001b44:	f00e ffb0 	bl	8010aa8 <puts>
	while(HAL_I2C_IsDeviceReady(&hi2c1, pESP32->esp32i2cSlaveAdress_7bit<<1, 10000, 10000) != HAL_OK){
 8001b48:	4b3c      	ldr	r3, [pc, #240]	@ (8001c3c <_Z17initTaskFunctionsv+0x164>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	791b      	ldrb	r3, [r3, #4]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	b299      	uxth	r1, r3
 8001b52:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b56:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001b5a:	4833      	ldr	r0, [pc, #204]	@ (8001c28 <_Z17initTaskFunctionsv+0x150>)
 8001b5c:	f003 fe6e 	bl	800583c <HAL_I2C_IsDeviceReady>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	bf14      	ite	ne
 8001b66:	2301      	movne	r3, #1
 8001b68:	2300      	moveq	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1e8      	bne.n	8001b42 <_Z17initTaskFunctionsv+0x6a>
	};
	pi2cMaster->i2cMasterSemaphoreGive();
 8001b70:	4b2e      	ldr	r3, [pc, #184]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fb83 	bl	8001280 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	//pętla opóźniająca oczekująza aż zakończy si ę proces bootowania ESP32


	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 8001b7a:	a329      	add	r3, pc, #164	@ (adr r3, 8001c20 <_Z17initTaskFunctionsv+0x148>)
 8001b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b80:	4831      	ldr	r0, [pc, #196]	@ (8001c48 <_Z17initTaskFunctionsv+0x170>)
 8001b82:	f00e ff29 	bl	80109d8 <iprintf>

	pi2cMaster->while_I2C_STATE_READY();
 8001b86:	4b29      	ldr	r3, [pc, #164]	@ (8001c2c <_Z17initTaskFunctionsv+0x154>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fbfc 	bl	8001388 <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	pESP32->ping();
 8001b90:	4b2a      	ldr	r3, [pc, #168]	@ (8001c3c <_Z17initTaskFunctionsv+0x164>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff f851 	bl	8000c3c <_ZN27esp32_i2sComunicationDriver4pingEv>

	//tworzy task callback na przerwanie od ESP32 informującę, że ESP32 ma jakieś dane do wysłania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY+1, &taskHandle_esp32IntrrruptRequest));
 8001b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001c4c <_Z17initTaskFunctionsv+0x174>)
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001ba8:	4929      	ldr	r1, [pc, #164]	@ (8001c50 <_Z17initTaskFunctionsv+0x178>)
 8001baa:	482a      	ldr	r0, [pc, #168]	@ (8001c54 <_Z17initTaskFunctionsv+0x17c>)
 8001bac:	f00b fde4 	bl	800d778 <xTaskCreate>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	bf0c      	ite	eq
 8001bb6:	2301      	moveq	r3, #1
 8001bb8:	2300      	movne	r3, #0
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00b      	beq.n	8001bd8 <_Z17initTaskFunctionsv+0x100>
	__asm volatile
 8001bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bc4:	f383 8811 	msr	BASEPRI, r3
 8001bc8:	f3bf 8f6f 	isb	sy
 8001bcc:	f3bf 8f4f 	dsb	sy
 8001bd0:	607b      	str	r3, [r7, #4]
}
 8001bd2:	bf00      	nop
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <_Z17initTaskFunctionsv+0xfc>
	//tworzy task przetwarzający dane (parsujący) z kolejki odbiorczej i2c Mastera
	configASSERT(xTaskCreate(i2cMaster_pReceiveQueueObjectParser, "i2cMastRecQue, Pars", 3*128, NULL, tskIDLE_PRIORITY, &taskHandle_i2cMaster_pReceiveQueueObjectParser));
 8001bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c58 <_Z17initTaskFunctionsv+0x180>)
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	2300      	movs	r3, #0
 8001be2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001be6:	491d      	ldr	r1, [pc, #116]	@ (8001c5c <_Z17initTaskFunctionsv+0x184>)
 8001be8:	481d      	ldr	r0, [pc, #116]	@ (8001c60 <_Z17initTaskFunctionsv+0x188>)
 8001bea:	f00b fdc5 	bl	800d778 <xTaskCreate>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	bf0c      	ite	eq
 8001bf4:	2301      	moveq	r3, #1
 8001bf6:	2300      	movne	r3, #0
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00b      	beq.n	8001c16 <_Z17initTaskFunctionsv+0x13e>
	__asm volatile
 8001bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c02:	f383 8811 	msr	BASEPRI, r3
 8001c06:	f3bf 8f6f 	isb	sy
 8001c0a:	f3bf 8f4f 	dsb	sy
 8001c0e:	603b      	str	r3, [r7, #0]
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	e7fd      	b.n	8001c12 <_Z17initTaskFunctionsv+0x13a>
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	9999999a 	.word	0x9999999a
 8001c24:	3fb99999 	.word	0x3fb99999
 8001c28:	240001fc 	.word	0x240001fc
 8001c2c:	24000398 	.word	0x24000398
 8001c30:	08014288 	.word	0x08014288
 8001c34:	080142ac 	.word	0x080142ac
 8001c38:	080142c8 	.word	0x080142c8
 8001c3c:	2400039c 	.word	0x2400039c
 8001c40:	080142e8 	.word	0x080142e8
 8001c44:	08014320 	.word	0x08014320
 8001c48:	08014340 	.word	0x08014340
 8001c4c:	24000390 	.word	0x24000390
 8001c50:	08014364 	.word	0x08014364
 8001c54:	08001c85 	.word	0x08001c85
 8001c58:	24000394 	.word	0x24000394
 8001c5c:	08014370 	.word	0x08014370
 8001c60:	08001d3d 	.word	0x08001d3d

08001c64 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	80fb      	strh	r3, [r7, #6]
		pESP32->incrementInterruptRequestCountingSemaphore();		//inkrementacja semafora daje sygnał ,dla metody esp32_i2sComunicationDriver::intrrruptRequestCallback
 8001c6e:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff f800 	bl	8000c78 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	2400039c 	.word	0x2400039c

08001c84 <_ZL29esp32IntrrruptRequestCallbackPv>:


static void esp32IntrrruptRequestCallback(void *pNothing){
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CFrameForESP32;			//
	tempI2CFrameForESP32.slaveDevice7bitAddress = pESP32->esp32i2cSlaveAdress_7bit;		//I2C_SLAVE_ADDRESS_ESP32;
 8001c8c:	4b29      	ldr	r3, [pc, #164]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	791b      	ldrb	r3, [r3, #4]
 8001c92:	733b      	strb	r3, [r7, #12]
	//char* pdymanicDataPointer;															//wskaźnik do dynamicznie alokowanych zmiennych, w których będą przechowywane dane otrzymane z ESP32
	while(1){
		pESP32->isCountingSemaphoreOverflowed();
 8001c94:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff f82d 	bl	8000cf8 <_ZN27esp32_i2sComunicationDriver29isCountingSemaphoreOverflowedEv>
		if (pESP32->semaphoreTake__CountingSemaphore()){								//czeka dopuki nie pojawi się esp32 interrupt request
 8001c9e:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff f848 	bl	8000d38 <_ZN27esp32_i2sComunicationDriver32semaphoreTake__CountingSemaphoreEv>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	bf14      	ite	ne
 8001cae:	2301      	movne	r3, #1
 8001cb0:	2300      	moveq	r3, #0
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0ed      	beq.n	8001c94 <_ZL29esp32IntrrruptRequestCallbackPv+0x10>
			pESP32->i2cMasterSemaphoreTake();
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff f865 	bl	8000d8c <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreTakeEv>
			pESP32->masterReceiveFromESP32_DMA((uint8_t*) &tempI2CFrameForESP32.dataSize, sizeof(size_t));
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cc4:	6818      	ldr	r0, [r3, #0]
 8001cc6:	f107 030c 	add.w	r3, r7, #12
 8001cca:	3304      	adds	r3, #4
 8001ccc:	2204      	movs	r2, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7ff f847 	bl	8000d62 <_ZN27esp32_i2sComunicationDriver26masterReceiveFromESP32_DMAEPht>
			pESP32->while_I2C_STATE_READY();
 8001cd4:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff f873 	bl	8000dc4 <_ZN27esp32_i2sComunicationDriver21while_I2C_STATE_READYEv>
			tempI2CFrameForESP32.pData = new char[tempI2CFrameForESP32.dataSize];
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f00d fe72 	bl	800f9ca <_Znaj>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	617b      	str	r3, [r7, #20]
			//if (pdymanicDataPointer!=nullptr){
			if (tempI2CFrameForESP32.pData!=nullptr){
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d016      	beq.n	8001d1e <_ZL29esp32IntrrruptRequestCallbackPv+0x9a>
				pESP32->masterReceiveFromESP32_DMA((uint8_t*) tempI2CFrameForESP32.pData, tempI2CFrameForESP32.dataSize);
 8001cf0:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6979      	ldr	r1, [r7, #20]
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	b292      	uxth	r2, r2
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff f831 	bl	8000d62 <_ZN27esp32_i2sComunicationDriver26masterReceiveFromESP32_DMAEPht>
				pESP32->while_I2C_STATE_READY();
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff f85d 	bl	8000dc4 <_ZN27esp32_i2sComunicationDriver21while_I2C_STATE_READYEv>
				pi2cMaster->pReceiveQueueObject->QueueSend(&tempI2CFrameForESP32);
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <_ZL29esp32IntrrruptRequestCallbackPv+0xb4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f107 020c 	add.w	r2, r7, #12
 8001d14:	4611      	mov	r1, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fbd9 	bl	80014ce <_ZN20i2cQueue4DynamicData9QueueSendEPKv>
 8001d1c:	e004      	b.n	8001d28 <_ZL29esp32IntrrruptRequestCallbackPv+0xa4>
			}
			else{
				pESP32->seteDynamicmMemeoryAlocationError();
 8001d1e:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff f85c 	bl	8000de0 <_ZN27esp32_i2sComunicationDriver33seteDynamicmMemeoryAlocationErrorEv>
			}
			pESP32->i2cMasterSemaphoreGive();
 8001d28:	4b02      	ldr	r3, [pc, #8]	@ (8001d34 <_ZL29esp32IntrrruptRequestCallbackPv+0xb0>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff f83b 	bl	8000da8 <_ZN27esp32_i2sComunicationDriver22i2cMasterSemaphoreGiveEv>
		pESP32->isCountingSemaphoreOverflowed();
 8001d32:	e7af      	b.n	8001c94 <_ZL29esp32IntrrruptRequestCallbackPv+0x10>
 8001d34:	2400039c 	.word	0x2400039c
 8001d38:	24000398 	.word	0x24000398

08001d3c <_ZL35i2cMaster_pReceiveQueueObjectParserPv>:
		}
	};
}

static void i2cMaster_pReceiveQueueObjectParser(void *pNothing){
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CReceiveFrame;

	while(1){
		if(pi2cMaster->pReceiveQueueObject->QueueReceive(&tempI2CReceiveFrame, portMAX_DELAY)==pdPASS){
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x6c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f107 010c 	add.w	r1, r7, #12
 8001d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fba9 	bl	80014aa <_ZN20i2cQueue4DynamicData12QueueReceiveEPvm>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	bf0c      	ite	eq
 8001d5e:	2301      	moveq	r3, #1
 8001d60:	2300      	movne	r3, #0
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d0ed      	beq.n	8001d44 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x8>
			switch(tempI2CReceiveFrame.slaveDevice7bitAddress)
 8001d68:	7b3b      	ldrb	r3, [r7, #12]
 8001d6a:	2b3c      	cmp	r3, #60	@ 0x3c
 8001d6c:	d107      	bne.n	8001d7e <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x42>
			{
			case I2C_SLAVE_ADDRESS_ESP32:
				//printf("ESP32\r\n");
				pESP32->parseReceivedData(tempI2CReceiveFrame);
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x70>)
 8001d70:	6818      	ldr	r0, [r3, #0]
 8001d72:	f107 030c 	add.w	r3, r7, #12
 8001d76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d78:	f7fe ff42 	bl	8000c00 <_ZN27esp32_i2sComunicationDriver17parseReceivedDataE22i2cFrame_transmitQueue>




				}*/
				break;
 8001d7c:	e00b      	b.n	8001d96 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x5a>
			default:
				printf("i2cMaster_pReceiveQueueObjectParser: Unknown i2c slave address: 0x%x (7bit).\r\n", tempI2CReceiveFrame.slaveDevice7bitAddress);
 8001d7e:	7b3b      	ldrb	r3, [r7, #12]
 8001d80:	4619      	mov	r1, r3
 8001d82:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x74>)
 8001d84:	f00e fe28 	bl	80109d8 <iprintf>
				pi2cMaster->ping(tempI2CReceiveFrame.slaveDevice7bitAddress);
 8001d88:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x6c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	7b3a      	ldrb	r2, [r7, #12]
 8001d8e:	4611      	mov	r1, r2
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff fa85 	bl	80012a0 <_ZN9i2cMaster4pingEt>
			}



			pi2cMaster->pReceiveQueueObject->QueueDeleteDataFromPointer(tempI2CReceiveFrame);
 8001d96:	4b04      	ldr	r3, [pc, #16]	@ (8001da8 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x6c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6858      	ldr	r0, [r3, #4]
 8001d9c:	f107 030c 	add.w	r3, r7, #12
 8001da0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001da2:	f7ff fb70 	bl	8001486 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
		if(pi2cMaster->pReceiveQueueObject->QueueReceive(&tempI2CReceiveFrame, portMAX_DELAY)==pdPASS){
 8001da6:	e7cd      	b.n	8001d44 <_ZL35i2cMaster_pReceiveQueueObjectParserPv+0x8>
 8001da8:	24000398 	.word	0x24000398
 8001dac:	2400039c 	.word	0x2400039c
 8001db0:	08014384 	.word	0x08014384

08001db4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dba:	4a23      	ldr	r2, [pc, #140]	@ (8001e48 <MX_USART1_UART_Init+0x94>)
 8001dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dbe:	4b21      	ldr	r3, [pc, #132]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dde:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de4:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001df0:	4b14      	ldr	r3, [pc, #80]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001df6:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dfc:	4811      	ldr	r0, [pc, #68]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001dfe:	f009 f839 	bl	800ae74 <HAL_UART_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001e08:	f7ff fc38 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001e10:	f00a f9d3 	bl	800c1ba <HAL_UARTEx_SetTxFifoThreshold>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e1a:	f7ff fc2f 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e1e:	2100      	movs	r1, #0
 8001e20:	4808      	ldr	r0, [pc, #32]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001e22:	f00a fa08 	bl	800c236 <HAL_UARTEx_SetRxFifoThreshold>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e2c:	f7ff fc26 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e30:	4804      	ldr	r0, [pc, #16]	@ (8001e44 <MX_USART1_UART_Init+0x90>)
 8001e32:	f00a f989 	bl	800c148 <HAL_UARTEx_DisableFifoMode>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e3c:	f7ff fc1e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	240003a0 	.word	0x240003a0
 8001e48:	40011000 	.word	0x40011000

08001e4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0ba      	sub	sp, #232	@ 0xe8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	22c0      	movs	r2, #192	@ 0xc0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00e ff1b 	bl	8010ca8 <memset>
  if(uartHandle->Instance==USART1)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a27      	ldr	r2, [pc, #156]	@ (8001f14 <HAL_UART_MspInit+0xc8>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d146      	bne.n	8001f0a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e7c:	f04f 0201 	mov.w	r2, #1
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e8e:	f107 0310 	add.w	r3, r7, #16
 8001e92:	4618      	mov	r0, r3
 8001e94:	f006 ff40 	bl	8008d18 <HAL_RCCEx_PeriphCLKConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001e9e:	f7ff fbed 	bl	800167c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001ea4:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001eaa:	f043 0310 	orr.w	r3, r3, #16
 8001eae:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001eb2:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001eb4:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001eb8:	f003 0310 	and.w	r3, r3, #16
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec0:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001ec2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001ec6:	4a14      	ldr	r2, [pc, #80]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_UART_MspInit+0xcc>)
 8001ed2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8001ede:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f02:	4619      	mov	r1, r3
 8001f04:	4805      	ldr	r0, [pc, #20]	@ (8001f1c <HAL_UART_MspInit+0xd0>)
 8001f06:	f003 f809 	bl	8004f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	37e8      	adds	r7, #232	@ 0xe8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40011000 	.word	0x40011000
 8001f18:	58024400 	.word	0x58024400
 8001f1c:	58020400 	.word	0x58020400

08001f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f24:	f7ff fd5e 	bl	80019e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f28:	480c      	ldr	r0, [pc, #48]	@ (8001f5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f2a:	490d      	ldr	r1, [pc, #52]	@ (8001f60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f30:	e002      	b.n	8001f38 <LoopCopyDataInit>

08001f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f36:	3304      	adds	r3, #4

08001f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f3c:	d3f9      	bcc.n	8001f32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f40:	4c0a      	ldr	r4, [pc, #40]	@ (8001f6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f44:	e001      	b.n	8001f4a <LoopFillZerobss>

08001f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f48:	3204      	adds	r2, #4

08001f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f4c:	d3fb      	bcc.n	8001f46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f4e:	f00e ffad 	bl	8010eac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f52:	f7ff fae5 	bl	8001520 <main>
  bx  lr
 8001f56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f58:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001f5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f60:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001f64:	080148ac 	.word	0x080148ac
  ldr r2, =_sbss
 8001f68:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001f6c:	24004f7c 	.word	0x24004f7c

08001f70 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f70:	e7fe      	b.n	8001f70 <ADC_IRQHandler>
	...

08001f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f7a:	2003      	movs	r0, #3
 8001f7c:	f000 f927 	bl	80021ce <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001f80:	f006 fcb2 	bl	80088e8 <HAL_RCC_GetSysClockFreq>
 8001f84:	4602      	mov	r2, r0
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <HAL_Init+0x68>)
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	4913      	ldr	r1, [pc, #76]	@ (8001fe0 <HAL_Init+0x6c>)
 8001f92:	5ccb      	ldrb	r3, [r1, r3]
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_Init+0x68>)
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_Init+0x6c>)
 8001fa8:	5cd3      	ldrb	r3, [r2, r3]
 8001faa:	f003 031f 	and.w	r3, r3, #31
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe4 <HAL_Init+0x70>)
 8001fb6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe8 <HAL_Init+0x74>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fbe:	200f      	movs	r0, #15
 8001fc0:	f7ff fb92 	bl	80016e8 <HAL_InitTick>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e002      	b.n	8001fd4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001fce:	f7ff fb6d 	bl	80016ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	58024400 	.word	0x58024400
 8001fe0:	08014430 	.word	0x08014430
 8001fe4:	24000004 	.word	0x24000004
 8001fe8:	24000000 	.word	0x24000000

08001fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_IncTick+0x20>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <HAL_IncTick+0x24>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <HAL_IncTick+0x24>)
 8001ffe:	6013      	str	r3, [r2, #0]
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	2400000c 	.word	0x2400000c
 8002010:	24000434 	.word	0x24000434

08002014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return uwTick;
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <HAL_GetTick+0x14>)
 800201a:	681b      	ldr	r3, [r3, #0]
}
 800201c:	4618      	mov	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	24000434 	.word	0x24000434

0800202c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800203c:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <__NVIC_SetPriorityGrouping+0x40>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002048:	4013      	ands	r3, r2
 800204a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002054:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 8002056:	4313      	orrs	r3, r2
 8002058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205a:	4a04      	ldr	r2, [pc, #16]	@ (800206c <__NVIC_SetPriorityGrouping+0x40>)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	60d3      	str	r3, [r2, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00
 8002070:	05fa0000 	.word	0x05fa0000

08002074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002078:	4b04      	ldr	r3, [pc, #16]	@ (800208c <__NVIC_GetPriorityGrouping+0x18>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	f003 0307 	and.w	r3, r3, #7
}
 8002082:	4618      	mov	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800209a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	db0b      	blt.n	80020ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	f003 021f 	and.w	r2, r3, #31
 80020a8:	4907      	ldr	r1, [pc, #28]	@ (80020c8 <__NVIC_EnableIRQ+0x38>)
 80020aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	2001      	movs	r0, #1
 80020b2:	fa00 f202 	lsl.w	r2, r0, r2
 80020b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000e100 	.word	0xe000e100

080020cc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	db12      	blt.n	8002104 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020de:	88fb      	ldrh	r3, [r7, #6]
 80020e0:	f003 021f 	and.w	r2, r3, #31
 80020e4:	490a      	ldr	r1, [pc, #40]	@ (8002110 <__NVIC_DisableIRQ+0x44>)
 80020e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2001      	movs	r0, #1
 80020ee:	fa00 f202 	lsl.w	r2, r0, r2
 80020f2:	3320      	adds	r3, #32
 80020f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020f8:	f3bf 8f4f 	dsb	sy
}
 80020fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80020fe:	f3bf 8f6f 	isb	sy
}
 8002102:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000e100 	.word	0xe000e100

08002114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	6039      	str	r1, [r7, #0]
 800211e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002120:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002124:	2b00      	cmp	r3, #0
 8002126:	db0a      	blt.n	800213e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	b2da      	uxtb	r2, r3
 800212c:	490c      	ldr	r1, [pc, #48]	@ (8002160 <__NVIC_SetPriority+0x4c>)
 800212e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002132:	0112      	lsls	r2, r2, #4
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	440b      	add	r3, r1
 8002138:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800213c:	e00a      	b.n	8002154 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4908      	ldr	r1, [pc, #32]	@ (8002164 <__NVIC_SetPriority+0x50>)
 8002144:	88fb      	ldrh	r3, [r7, #6]
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	3b04      	subs	r3, #4
 800214c:	0112      	lsls	r2, r2, #4
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	440b      	add	r3, r1
 8002152:	761a      	strb	r2, [r3, #24]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000e100 	.word	0xe000e100
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002168:	b480      	push	{r7}
 800216a:	b089      	sub	sp, #36	@ 0x24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f1c3 0307 	rsb	r3, r3, #7
 8002182:	2b04      	cmp	r3, #4
 8002184:	bf28      	it	cs
 8002186:	2304      	movcs	r3, #4
 8002188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3304      	adds	r3, #4
 800218e:	2b06      	cmp	r3, #6
 8002190:	d902      	bls.n	8002198 <NVIC_EncodePriority+0x30>
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3b03      	subs	r3, #3
 8002196:	e000      	b.n	800219a <NVIC_EncodePriority+0x32>
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	f04f 32ff 	mov.w	r2, #4294967295
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43da      	mvns	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	401a      	ands	r2, r3
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	43d9      	mvns	r1, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	4313      	orrs	r3, r2
         );
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3724      	adds	r7, #36	@ 0x24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff ff28 	bl	800202c <__NVIC_SetPriorityGrouping>
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
 80021f0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021f2:	f7ff ff3f 	bl	8002074 <__NVIC_GetPriorityGrouping>
 80021f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	6978      	ldr	r0, [r7, #20]
 80021fe:	f7ff ffb3 	bl	8002168 <NVIC_EncodePriority>
 8002202:	4602      	mov	r2, r0
 8002204:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff82 	bl	8002114 <__NVIC_SetPriority>
}
 8002210:	bf00      	nop
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002222:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff32 	bl	8002090 <__NVIC_EnableIRQ>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800223e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff ff42 	bl	80020cc <__NVIC_DisableIRQ>
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002258:	f7ff fedc 	bl	8002014 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e37d      	b.n	8002964 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a66      	ldr	r2, [pc, #408]	@ (8002408 <HAL_DMA_Init+0x1b8>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d04a      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a65      	ldr	r2, [pc, #404]	@ (800240c <HAL_DMA_Init+0x1bc>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d045      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a63      	ldr	r2, [pc, #396]	@ (8002410 <HAL_DMA_Init+0x1c0>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d040      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a62      	ldr	r2, [pc, #392]	@ (8002414 <HAL_DMA_Init+0x1c4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d03b      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a60      	ldr	r2, [pc, #384]	@ (8002418 <HAL_DMA_Init+0x1c8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d036      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a5f      	ldr	r2, [pc, #380]	@ (800241c <HAL_DMA_Init+0x1cc>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d031      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002420 <HAL_DMA_Init+0x1d0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d02c      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002424 <HAL_DMA_Init+0x1d4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d027      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002428 <HAL_DMA_Init+0x1d8>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d022      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a59      	ldr	r2, [pc, #356]	@ (800242c <HAL_DMA_Init+0x1dc>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d01d      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a57      	ldr	r2, [pc, #348]	@ (8002430 <HAL_DMA_Init+0x1e0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d018      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a56      	ldr	r2, [pc, #344]	@ (8002434 <HAL_DMA_Init+0x1e4>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d013      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a54      	ldr	r2, [pc, #336]	@ (8002438 <HAL_DMA_Init+0x1e8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00e      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a53      	ldr	r2, [pc, #332]	@ (800243c <HAL_DMA_Init+0x1ec>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d009      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a51      	ldr	r2, [pc, #324]	@ (8002440 <HAL_DMA_Init+0x1f0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d004      	beq.n	8002308 <HAL_DMA_Init+0xb8>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a50      	ldr	r2, [pc, #320]	@ (8002444 <HAL_DMA_Init+0x1f4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d101      	bne.n	800230c <HAL_DMA_Init+0xbc>
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <HAL_DMA_Init+0xbe>
 800230c:	2300      	movs	r3, #0
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 813c 	beq.w	800258c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2202      	movs	r2, #2
 8002318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a37      	ldr	r2, [pc, #220]	@ (8002408 <HAL_DMA_Init+0x1b8>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d04a      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a36      	ldr	r2, [pc, #216]	@ (800240c <HAL_DMA_Init+0x1bc>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d045      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a34      	ldr	r2, [pc, #208]	@ (8002410 <HAL_DMA_Init+0x1c0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d040      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a33      	ldr	r2, [pc, #204]	@ (8002414 <HAL_DMA_Init+0x1c4>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d03b      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a31      	ldr	r2, [pc, #196]	@ (8002418 <HAL_DMA_Init+0x1c8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d036      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a30      	ldr	r2, [pc, #192]	@ (800241c <HAL_DMA_Init+0x1cc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d031      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2e      	ldr	r2, [pc, #184]	@ (8002420 <HAL_DMA_Init+0x1d0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d02c      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a2d      	ldr	r2, [pc, #180]	@ (8002424 <HAL_DMA_Init+0x1d4>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d027      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2b      	ldr	r2, [pc, #172]	@ (8002428 <HAL_DMA_Init+0x1d8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d022      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a2a      	ldr	r2, [pc, #168]	@ (800242c <HAL_DMA_Init+0x1dc>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d01d      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a28      	ldr	r2, [pc, #160]	@ (8002430 <HAL_DMA_Init+0x1e0>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d018      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a27      	ldr	r2, [pc, #156]	@ (8002434 <HAL_DMA_Init+0x1e4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d013      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a25      	ldr	r2, [pc, #148]	@ (8002438 <HAL_DMA_Init+0x1e8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00e      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a24      	ldr	r2, [pc, #144]	@ (800243c <HAL_DMA_Init+0x1ec>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d009      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a22      	ldr	r2, [pc, #136]	@ (8002440 <HAL_DMA_Init+0x1f0>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d004      	beq.n	80023c4 <HAL_DMA_Init+0x174>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a21      	ldr	r2, [pc, #132]	@ (8002444 <HAL_DMA_Init+0x1f4>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d108      	bne.n	80023d6 <HAL_DMA_Init+0x186>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 0201 	bic.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e007      	b.n	80023e6 <HAL_DMA_Init+0x196>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80023e6:	e02f      	b.n	8002448 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023e8:	f7ff fe14 	bl	8002014 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b05      	cmp	r3, #5
 80023f4:	d928      	bls.n	8002448 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2220      	movs	r2, #32
 80023fa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2203      	movs	r2, #3
 8002400:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e2ad      	b.n	8002964 <HAL_DMA_Init+0x714>
 8002408:	40020010 	.word	0x40020010
 800240c:	40020028 	.word	0x40020028
 8002410:	40020040 	.word	0x40020040
 8002414:	40020058 	.word	0x40020058
 8002418:	40020070 	.word	0x40020070
 800241c:	40020088 	.word	0x40020088
 8002420:	400200a0 	.word	0x400200a0
 8002424:	400200b8 	.word	0x400200b8
 8002428:	40020410 	.word	0x40020410
 800242c:	40020428 	.word	0x40020428
 8002430:	40020440 	.word	0x40020440
 8002434:	40020458 	.word	0x40020458
 8002438:	40020470 	.word	0x40020470
 800243c:	40020488 	.word	0x40020488
 8002440:	400204a0 	.word	0x400204a0
 8002444:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1c8      	bne.n	80023e8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	4b73      	ldr	r3, [pc, #460]	@ (8002630 <HAL_DMA_Init+0x3e0>)
 8002462:	4013      	ands	r3, r2
 8002464:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800246e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800247a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002486:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	4313      	orrs	r3, r2
 8002492:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002498:	2b04      	cmp	r3, #4
 800249a:	d107      	bne.n	80024ac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a4:	4313      	orrs	r3, r2
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b28      	cmp	r3, #40	@ 0x28
 80024b2:	d903      	bls.n	80024bc <HAL_DMA_Init+0x26c>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80024ba:	d91f      	bls.n	80024fc <HAL_DMA_Init+0x2ac>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80024c2:	d903      	bls.n	80024cc <HAL_DMA_Init+0x27c>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	2b42      	cmp	r3, #66	@ 0x42
 80024ca:	d917      	bls.n	80024fc <HAL_DMA_Init+0x2ac>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b46      	cmp	r3, #70	@ 0x46
 80024d2:	d903      	bls.n	80024dc <HAL_DMA_Init+0x28c>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b48      	cmp	r3, #72	@ 0x48
 80024da:	d90f      	bls.n	80024fc <HAL_DMA_Init+0x2ac>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b4e      	cmp	r3, #78	@ 0x4e
 80024e2:	d903      	bls.n	80024ec <HAL_DMA_Init+0x29c>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b52      	cmp	r3, #82	@ 0x52
 80024ea:	d907      	bls.n	80024fc <HAL_DMA_Init+0x2ac>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b73      	cmp	r3, #115	@ 0x73
 80024f2:	d905      	bls.n	8002500 <HAL_DMA_Init+0x2b0>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b77      	cmp	r3, #119	@ 0x77
 80024fa:	d801      	bhi.n	8002500 <HAL_DMA_Init+0x2b0>
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <HAL_DMA_Init+0x2b2>
 8002500:	2300      	movs	r3, #0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800250c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f023 0307 	bic.w	r3, r3, #7
 8002524:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	4313      	orrs	r3, r2
 800252e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	2b04      	cmp	r3, #4
 8002536:	d117      	bne.n	8002568 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	4313      	orrs	r3, r2
 8002540:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00e      	beq.n	8002568 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f002 fb5c 	bl	8004c08 <DMA_CheckFifoParam>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2240      	movs	r2, #64	@ 0x40
 800255a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e1fd      	b.n	8002964 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f002 fa97 	bl	8004aa4 <DMA_CalcBaseAndBitshift>
 8002576:	4603      	mov	r3, r0
 8002578:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	223f      	movs	r2, #63	@ 0x3f
 8002584:	409a      	lsls	r2, r3
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	e0fd      	b.n	8002788 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a28      	ldr	r2, [pc, #160]	@ (8002634 <HAL_DMA_Init+0x3e4>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d04a      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a27      	ldr	r2, [pc, #156]	@ (8002638 <HAL_DMA_Init+0x3e8>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d045      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a25      	ldr	r2, [pc, #148]	@ (800263c <HAL_DMA_Init+0x3ec>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d040      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a24      	ldr	r2, [pc, #144]	@ (8002640 <HAL_DMA_Init+0x3f0>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d03b      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a22      	ldr	r2, [pc, #136]	@ (8002644 <HAL_DMA_Init+0x3f4>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d036      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a21      	ldr	r2, [pc, #132]	@ (8002648 <HAL_DMA_Init+0x3f8>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d031      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a1f      	ldr	r2, [pc, #124]	@ (800264c <HAL_DMA_Init+0x3fc>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d02c      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002650 <HAL_DMA_Init+0x400>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d027      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002654 <HAL_DMA_Init+0x404>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d022      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002658 <HAL_DMA_Init+0x408>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d01d      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	@ (800265c <HAL_DMA_Init+0x40c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d018      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a18      	ldr	r2, [pc, #96]	@ (8002660 <HAL_DMA_Init+0x410>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d013      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a16      	ldr	r2, [pc, #88]	@ (8002664 <HAL_DMA_Init+0x414>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d00e      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a15      	ldr	r2, [pc, #84]	@ (8002668 <HAL_DMA_Init+0x418>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d009      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a13      	ldr	r2, [pc, #76]	@ (800266c <HAL_DMA_Init+0x41c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d004      	beq.n	800262c <HAL_DMA_Init+0x3dc>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a12      	ldr	r2, [pc, #72]	@ (8002670 <HAL_DMA_Init+0x420>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d123      	bne.n	8002674 <HAL_DMA_Init+0x424>
 800262c:	2301      	movs	r3, #1
 800262e:	e022      	b.n	8002676 <HAL_DMA_Init+0x426>
 8002630:	fe10803f 	.word	0xfe10803f
 8002634:	48022c08 	.word	0x48022c08
 8002638:	48022c1c 	.word	0x48022c1c
 800263c:	48022c30 	.word	0x48022c30
 8002640:	48022c44 	.word	0x48022c44
 8002644:	48022c58 	.word	0x48022c58
 8002648:	48022c6c 	.word	0x48022c6c
 800264c:	48022c80 	.word	0x48022c80
 8002650:	48022c94 	.word	0x48022c94
 8002654:	58025408 	.word	0x58025408
 8002658:	5802541c 	.word	0x5802541c
 800265c:	58025430 	.word	0x58025430
 8002660:	58025444 	.word	0x58025444
 8002664:	58025458 	.word	0x58025458
 8002668:	5802546c 	.word	0x5802546c
 800266c:	58025480 	.word	0x58025480
 8002670:	58025494 	.word	0x58025494
 8002674:	2300      	movs	r3, #0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d07d      	beq.n	8002776 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a7f      	ldr	r2, [pc, #508]	@ (800287c <HAL_DMA_Init+0x62c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d021      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a7d      	ldr	r2, [pc, #500]	@ (8002880 <HAL_DMA_Init+0x630>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d01c      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a7c      	ldr	r2, [pc, #496]	@ (8002884 <HAL_DMA_Init+0x634>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d017      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a7a      	ldr	r2, [pc, #488]	@ (8002888 <HAL_DMA_Init+0x638>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d012      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a79      	ldr	r2, [pc, #484]	@ (800288c <HAL_DMA_Init+0x63c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d00d      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a77      	ldr	r2, [pc, #476]	@ (8002890 <HAL_DMA_Init+0x640>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d008      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a76      	ldr	r2, [pc, #472]	@ (8002894 <HAL_DMA_Init+0x644>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d003      	beq.n	80026c8 <HAL_DMA_Init+0x478>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a74      	ldr	r2, [pc, #464]	@ (8002898 <HAL_DMA_Init+0x648>)
 80026c6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	4b6e      	ldr	r3, [pc, #440]	@ (800289c <HAL_DMA_Init+0x64c>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2b40      	cmp	r3, #64	@ 0x40
 80026ee:	d008      	beq.n	8002702 <HAL_DMA_Init+0x4b2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b80      	cmp	r3, #128	@ 0x80
 80026f6:	d102      	bne.n	80026fe <HAL_DMA_Init+0x4ae>
 80026f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80026fc:	e002      	b.n	8002704 <HAL_DMA_Init+0x4b4>
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_DMA_Init+0x4b4>
 8002702:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	68d2      	ldr	r2, [r2, #12]
 8002708:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800270a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002712:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800271a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002722:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800272a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002732:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	4313      	orrs	r3, r2
 8002738:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	4b55      	ldr	r3, [pc, #340]	@ (80028a0 <HAL_DMA_Init+0x650>)
 800274a:	4413      	add	r3, r2
 800274c:	4a55      	ldr	r2, [pc, #340]	@ (80028a4 <HAL_DMA_Init+0x654>)
 800274e:	fba2 2303 	umull	r2, r3, r2, r3
 8002752:	091b      	lsrs	r3, r3, #4
 8002754:	009a      	lsls	r2, r3, #2
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f002 f9a2 	bl	8004aa4 <DMA_CalcBaseAndBitshift>
 8002760:	4603      	mov	r3, r0
 8002762:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002768:	f003 031f 	and.w	r3, r3, #31
 800276c:	2201      	movs	r2, #1
 800276e:	409a      	lsls	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	605a      	str	r2, [r3, #4]
 8002774:	e008      	b.n	8002788 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2240      	movs	r2, #64	@ 0x40
 800277a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2203      	movs	r2, #3
 8002780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0ed      	b.n	8002964 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a46      	ldr	r2, [pc, #280]	@ (80028a8 <HAL_DMA_Init+0x658>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d072      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a45      	ldr	r2, [pc, #276]	@ (80028ac <HAL_DMA_Init+0x65c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d06d      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a43      	ldr	r2, [pc, #268]	@ (80028b0 <HAL_DMA_Init+0x660>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d068      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a42      	ldr	r2, [pc, #264]	@ (80028b4 <HAL_DMA_Init+0x664>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d063      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a40      	ldr	r2, [pc, #256]	@ (80028b8 <HAL_DMA_Init+0x668>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d05e      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a3f      	ldr	r2, [pc, #252]	@ (80028bc <HAL_DMA_Init+0x66c>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d059      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a3d      	ldr	r2, [pc, #244]	@ (80028c0 <HAL_DMA_Init+0x670>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d054      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a3c      	ldr	r2, [pc, #240]	@ (80028c4 <HAL_DMA_Init+0x674>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d04f      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a3a      	ldr	r2, [pc, #232]	@ (80028c8 <HAL_DMA_Init+0x678>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d04a      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a39      	ldr	r2, [pc, #228]	@ (80028cc <HAL_DMA_Init+0x67c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d045      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a37      	ldr	r2, [pc, #220]	@ (80028d0 <HAL_DMA_Init+0x680>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d040      	beq.n	8002878 <HAL_DMA_Init+0x628>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a36      	ldr	r2, [pc, #216]	@ (80028d4 <HAL_DMA_Init+0x684>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d03b      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a34      	ldr	r2, [pc, #208]	@ (80028d8 <HAL_DMA_Init+0x688>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d036      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a33      	ldr	r2, [pc, #204]	@ (80028dc <HAL_DMA_Init+0x68c>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d031      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a31      	ldr	r2, [pc, #196]	@ (80028e0 <HAL_DMA_Init+0x690>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d02c      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a30      	ldr	r2, [pc, #192]	@ (80028e4 <HAL_DMA_Init+0x694>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d027      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a13      	ldr	r2, [pc, #76]	@ (800287c <HAL_DMA_Init+0x62c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d022      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a12      	ldr	r2, [pc, #72]	@ (8002880 <HAL_DMA_Init+0x630>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d01d      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a10      	ldr	r2, [pc, #64]	@ (8002884 <HAL_DMA_Init+0x634>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d018      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a0f      	ldr	r2, [pc, #60]	@ (8002888 <HAL_DMA_Init+0x638>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d013      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0d      	ldr	r2, [pc, #52]	@ (800288c <HAL_DMA_Init+0x63c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00e      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a0c      	ldr	r2, [pc, #48]	@ (8002890 <HAL_DMA_Init+0x640>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d009      	beq.n	8002878 <HAL_DMA_Init+0x628>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a0a      	ldr	r2, [pc, #40]	@ (8002894 <HAL_DMA_Init+0x644>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d004      	beq.n	8002878 <HAL_DMA_Init+0x628>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a09      	ldr	r2, [pc, #36]	@ (8002898 <HAL_DMA_Init+0x648>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d137      	bne.n	80028e8 <HAL_DMA_Init+0x698>
 8002878:	2301      	movs	r3, #1
 800287a:	e036      	b.n	80028ea <HAL_DMA_Init+0x69a>
 800287c:	58025408 	.word	0x58025408
 8002880:	5802541c 	.word	0x5802541c
 8002884:	58025430 	.word	0x58025430
 8002888:	58025444 	.word	0x58025444
 800288c:	58025458 	.word	0x58025458
 8002890:	5802546c 	.word	0x5802546c
 8002894:	58025480 	.word	0x58025480
 8002898:	58025494 	.word	0x58025494
 800289c:	fffe000f 	.word	0xfffe000f
 80028a0:	a7fdabf8 	.word	0xa7fdabf8
 80028a4:	cccccccd 	.word	0xcccccccd
 80028a8:	40020010 	.word	0x40020010
 80028ac:	40020028 	.word	0x40020028
 80028b0:	40020040 	.word	0x40020040
 80028b4:	40020058 	.word	0x40020058
 80028b8:	40020070 	.word	0x40020070
 80028bc:	40020088 	.word	0x40020088
 80028c0:	400200a0 	.word	0x400200a0
 80028c4:	400200b8 	.word	0x400200b8
 80028c8:	40020410 	.word	0x40020410
 80028cc:	40020428 	.word	0x40020428
 80028d0:	40020440 	.word	0x40020440
 80028d4:	40020458 	.word	0x40020458
 80028d8:	40020470 	.word	0x40020470
 80028dc:	40020488 	.word	0x40020488
 80028e0:	400204a0 	.word	0x400204a0
 80028e4:	400204b8 	.word	0x400204b8
 80028e8:	2300      	movs	r3, #0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d032      	beq.n	8002954 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f002 fa06 	bl	8004d00 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	2b80      	cmp	r3, #128	@ 0x80
 80028fa:	d102      	bne.n	8002902 <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002916:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d010      	beq.n	8002942 <HAL_DMA_Init+0x6f2>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b08      	cmp	r3, #8
 8002926:	d80c      	bhi.n	8002942 <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f002 fa83 	bl	8004e34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800293e:	605a      	str	r2, [r3, #4]
 8002940:	e008      	b.n	8002954 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e27e      	b.n	8002e7c <HAL_DMA_DeInit+0x510>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a6d      	ldr	r2, [pc, #436]	@ (8002b38 <HAL_DMA_DeInit+0x1cc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d04a      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a6b      	ldr	r2, [pc, #428]	@ (8002b3c <HAL_DMA_DeInit+0x1d0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d045      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a6a      	ldr	r2, [pc, #424]	@ (8002b40 <HAL_DMA_DeInit+0x1d4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d040      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a68      	ldr	r2, [pc, #416]	@ (8002b44 <HAL_DMA_DeInit+0x1d8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d03b      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a67      	ldr	r2, [pc, #412]	@ (8002b48 <HAL_DMA_DeInit+0x1dc>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d036      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a65      	ldr	r2, [pc, #404]	@ (8002b4c <HAL_DMA_DeInit+0x1e0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d031      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a64      	ldr	r2, [pc, #400]	@ (8002b50 <HAL_DMA_DeInit+0x1e4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d02c      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a62      	ldr	r2, [pc, #392]	@ (8002b54 <HAL_DMA_DeInit+0x1e8>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d027      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a61      	ldr	r2, [pc, #388]	@ (8002b58 <HAL_DMA_DeInit+0x1ec>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d022      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a5f      	ldr	r2, [pc, #380]	@ (8002b5c <HAL_DMA_DeInit+0x1f0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d01d      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002b60 <HAL_DMA_DeInit+0x1f4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d018      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a5c      	ldr	r2, [pc, #368]	@ (8002b64 <HAL_DMA_DeInit+0x1f8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d013      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002b68 <HAL_DMA_DeInit+0x1fc>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d00e      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a59      	ldr	r2, [pc, #356]	@ (8002b6c <HAL_DMA_DeInit+0x200>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d009      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a58      	ldr	r2, [pc, #352]	@ (8002b70 <HAL_DMA_DeInit+0x204>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d004      	beq.n	8002a1e <HAL_DMA_DeInit+0xb2>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a56      	ldr	r2, [pc, #344]	@ (8002b74 <HAL_DMA_DeInit+0x208>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d108      	bne.n	8002a30 <HAL_DMA_DeInit+0xc4>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	e007      	b.n	8002a40 <HAL_DMA_DeInit+0xd4>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0201 	bic.w	r2, r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a3c      	ldr	r2, [pc, #240]	@ (8002b38 <HAL_DMA_DeInit+0x1cc>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d04a      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b3c <HAL_DMA_DeInit+0x1d0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d045      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a39      	ldr	r2, [pc, #228]	@ (8002b40 <HAL_DMA_DeInit+0x1d4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d040      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a38      	ldr	r2, [pc, #224]	@ (8002b44 <HAL_DMA_DeInit+0x1d8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d03b      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a36      	ldr	r2, [pc, #216]	@ (8002b48 <HAL_DMA_DeInit+0x1dc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d036      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a35      	ldr	r2, [pc, #212]	@ (8002b4c <HAL_DMA_DeInit+0x1e0>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d031      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a33      	ldr	r2, [pc, #204]	@ (8002b50 <HAL_DMA_DeInit+0x1e4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d02c      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a32      	ldr	r2, [pc, #200]	@ (8002b54 <HAL_DMA_DeInit+0x1e8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d027      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a30      	ldr	r2, [pc, #192]	@ (8002b58 <HAL_DMA_DeInit+0x1ec>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d022      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b5c <HAL_DMA_DeInit+0x1f0>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d01d      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a2d      	ldr	r2, [pc, #180]	@ (8002b60 <HAL_DMA_DeInit+0x1f4>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d018      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a2c      	ldr	r2, [pc, #176]	@ (8002b64 <HAL_DMA_DeInit+0x1f8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d013      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2a      	ldr	r2, [pc, #168]	@ (8002b68 <HAL_DMA_DeInit+0x1fc>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d00e      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a29      	ldr	r2, [pc, #164]	@ (8002b6c <HAL_DMA_DeInit+0x200>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d009      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a27      	ldr	r2, [pc, #156]	@ (8002b70 <HAL_DMA_DeInit+0x204>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d004      	beq.n	8002ae0 <HAL_DMA_DeInit+0x174>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a26      	ldr	r2, [pc, #152]	@ (8002b74 <HAL_DMA_DeInit+0x208>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d101      	bne.n	8002ae4 <HAL_DMA_DeInit+0x178>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e000      	b.n	8002ae6 <HAL_DMA_DeInit+0x17a>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d046      	beq.n	8002b78 <HAL_DMA_DeInit+0x20c>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2200      	movs	r2, #0
 8002af8:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2200      	movs	r2, #0
 8002b00:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2200      	movs	r2, #0
 8002b08:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2221      	movs	r2, #33	@ 0x21
 8002b18:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f001 ffc2 	bl	8004aa4 <DMA_CalcBaseAndBitshift>
 8002b20:	4603      	mov	r3, r0
 8002b22:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	223f      	movs	r2, #63	@ 0x3f
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	e099      	b.n	8002c6a <HAL_DMA_DeInit+0x2fe>
 8002b36:	bf00      	nop
 8002b38:	40020010 	.word	0x40020010
 8002b3c:	40020028 	.word	0x40020028
 8002b40:	40020040 	.word	0x40020040
 8002b44:	40020058 	.word	0x40020058
 8002b48:	40020070 	.word	0x40020070
 8002b4c:	40020088 	.word	0x40020088
 8002b50:	400200a0 	.word	0x400200a0
 8002b54:	400200b8 	.word	0x400200b8
 8002b58:	40020410 	.word	0x40020410
 8002b5c:	40020428 	.word	0x40020428
 8002b60:	40020440 	.word	0x40020440
 8002b64:	40020458 	.word	0x40020458
 8002b68:	40020470 	.word	0x40020470
 8002b6c:	40020488 	.word	0x40020488
 8002b70:	400204a0 	.word	0x400204a0
 8002b74:	400204b8 	.word	0x400204b8
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a78      	ldr	r2, [pc, #480]	@ (8002d60 <HAL_DMA_DeInit+0x3f4>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d04a      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a77      	ldr	r2, [pc, #476]	@ (8002d64 <HAL_DMA_DeInit+0x3f8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d045      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a75      	ldr	r2, [pc, #468]	@ (8002d68 <HAL_DMA_DeInit+0x3fc>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d040      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a74      	ldr	r2, [pc, #464]	@ (8002d6c <HAL_DMA_DeInit+0x400>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d03b      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a72      	ldr	r2, [pc, #456]	@ (8002d70 <HAL_DMA_DeInit+0x404>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d036      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a71      	ldr	r2, [pc, #452]	@ (8002d74 <HAL_DMA_DeInit+0x408>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d031      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a6f      	ldr	r2, [pc, #444]	@ (8002d78 <HAL_DMA_DeInit+0x40c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d02c      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a6e      	ldr	r2, [pc, #440]	@ (8002d7c <HAL_DMA_DeInit+0x410>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d027      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a6c      	ldr	r2, [pc, #432]	@ (8002d80 <HAL_DMA_DeInit+0x414>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d022      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a6b      	ldr	r2, [pc, #428]	@ (8002d84 <HAL_DMA_DeInit+0x418>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d01d      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a69      	ldr	r2, [pc, #420]	@ (8002d88 <HAL_DMA_DeInit+0x41c>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d018      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a68      	ldr	r2, [pc, #416]	@ (8002d8c <HAL_DMA_DeInit+0x420>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d013      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a66      	ldr	r2, [pc, #408]	@ (8002d90 <HAL_DMA_DeInit+0x424>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d00e      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a65      	ldr	r2, [pc, #404]	@ (8002d94 <HAL_DMA_DeInit+0x428>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d009      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a63      	ldr	r2, [pc, #396]	@ (8002d98 <HAL_DMA_DeInit+0x42c>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d004      	beq.n	8002c18 <HAL_DMA_DeInit+0x2ac>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a62      	ldr	r2, [pc, #392]	@ (8002d9c <HAL_DMA_DeInit+0x430>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d101      	bne.n	8002c1c <HAL_DMA_DeInit+0x2b0>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <HAL_DMA_DeInit+0x2b2>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d021      	beq.n	8002c66 <HAL_DMA_DeInit+0x2fa>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2200      	movs	r2, #0
 8002c48:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f001 ff2a 	bl	8004aa4 <DMA_CalcBaseAndBitshift>
 8002c50:	4603      	mov	r3, r0
 8002c52:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	605a      	str	r2, [r3, #4]
 8002c64:	e001      	b.n	8002c6a <HAL_DMA_DeInit+0x2fe>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e108      	b.n	8002e7c <HAL_DMA_DeInit+0x510>
  }

#if defined (BDMA1) /* No DMAMUX available for BDMA1 available on  STM32H7Ax/Bx devices only */
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a4c      	ldr	r2, [pc, #304]	@ (8002da0 <HAL_DMA_DeInit+0x434>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d072      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a4a      	ldr	r2, [pc, #296]	@ (8002da4 <HAL_DMA_DeInit+0x438>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d06d      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a49      	ldr	r2, [pc, #292]	@ (8002da8 <HAL_DMA_DeInit+0x43c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d068      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a47      	ldr	r2, [pc, #284]	@ (8002dac <HAL_DMA_DeInit+0x440>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d063      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a46      	ldr	r2, [pc, #280]	@ (8002db0 <HAL_DMA_DeInit+0x444>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d05e      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a44      	ldr	r2, [pc, #272]	@ (8002db4 <HAL_DMA_DeInit+0x448>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d059      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a43      	ldr	r2, [pc, #268]	@ (8002db8 <HAL_DMA_DeInit+0x44c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d054      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a41      	ldr	r2, [pc, #260]	@ (8002dbc <HAL_DMA_DeInit+0x450>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d04f      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a40      	ldr	r2, [pc, #256]	@ (8002dc0 <HAL_DMA_DeInit+0x454>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d04a      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a3e      	ldr	r2, [pc, #248]	@ (8002dc4 <HAL_DMA_DeInit+0x458>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d045      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a3d      	ldr	r2, [pc, #244]	@ (8002dc8 <HAL_DMA_DeInit+0x45c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d040      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a3b      	ldr	r2, [pc, #236]	@ (8002dcc <HAL_DMA_DeInit+0x460>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d03b      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a3a      	ldr	r2, [pc, #232]	@ (8002dd0 <HAL_DMA_DeInit+0x464>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d036      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a38      	ldr	r2, [pc, #224]	@ (8002dd4 <HAL_DMA_DeInit+0x468>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d031      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a37      	ldr	r2, [pc, #220]	@ (8002dd8 <HAL_DMA_DeInit+0x46c>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d02c      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a35      	ldr	r2, [pc, #212]	@ (8002ddc <HAL_DMA_DeInit+0x470>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d027      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002d80 <HAL_DMA_DeInit+0x414>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d022      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a1a      	ldr	r2, [pc, #104]	@ (8002d84 <HAL_DMA_DeInit+0x418>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d01d      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a19      	ldr	r2, [pc, #100]	@ (8002d88 <HAL_DMA_DeInit+0x41c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a17      	ldr	r2, [pc, #92]	@ (8002d8c <HAL_DMA_DeInit+0x420>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d013      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a16      	ldr	r2, [pc, #88]	@ (8002d90 <HAL_DMA_DeInit+0x424>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d00e      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a14      	ldr	r2, [pc, #80]	@ (8002d94 <HAL_DMA_DeInit+0x428>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d009      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a13      	ldr	r2, [pc, #76]	@ (8002d98 <HAL_DMA_DeInit+0x42c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d004      	beq.n	8002d5a <HAL_DMA_DeInit+0x3ee>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a11      	ldr	r2, [pc, #68]	@ (8002d9c <HAL_DMA_DeInit+0x430>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d142      	bne.n	8002de0 <HAL_DMA_DeInit+0x474>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e041      	b.n	8002de2 <HAL_DMA_DeInit+0x476>
 8002d5e:	bf00      	nop
 8002d60:	48022c08 	.word	0x48022c08
 8002d64:	48022c1c 	.word	0x48022c1c
 8002d68:	48022c30 	.word	0x48022c30
 8002d6c:	48022c44 	.word	0x48022c44
 8002d70:	48022c58 	.word	0x48022c58
 8002d74:	48022c6c 	.word	0x48022c6c
 8002d78:	48022c80 	.word	0x48022c80
 8002d7c:	48022c94 	.word	0x48022c94
 8002d80:	58025408 	.word	0x58025408
 8002d84:	5802541c 	.word	0x5802541c
 8002d88:	58025430 	.word	0x58025430
 8002d8c:	58025444 	.word	0x58025444
 8002d90:	58025458 	.word	0x58025458
 8002d94:	5802546c 	.word	0x5802546c
 8002d98:	58025480 	.word	0x58025480
 8002d9c:	58025494 	.word	0x58025494
 8002da0:	40020010 	.word	0x40020010
 8002da4:	40020028 	.word	0x40020028
 8002da8:	40020040 	.word	0x40020040
 8002dac:	40020058 	.word	0x40020058
 8002db0:	40020070 	.word	0x40020070
 8002db4:	40020088 	.word	0x40020088
 8002db8:	400200a0 	.word	0x400200a0
 8002dbc:	400200b8 	.word	0x400200b8
 8002dc0:	40020410 	.word	0x40020410
 8002dc4:	40020428 	.word	0x40020428
 8002dc8:	40020440 	.word	0x40020440
 8002dcc:	40020458 	.word	0x40020458
 8002dd0:	40020470 	.word	0x40020470
 8002dd4:	40020488 	.word	0x40020488
 8002dd8:	400204a0 	.word	0x400204a0
 8002ddc:	400204b8 	.word	0x400204b8
 8002de0:	2300      	movs	r3, #0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d02c      	beq.n	8002e40 <HAL_DMA_DeInit+0x4d4>
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f001 ff8a 	bl	8004d00 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d008      	beq.n	8002e06 <HAL_DMA_DeInit+0x49a>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e04:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00f      	beq.n	8002e2e <HAL_DMA_DeInit+0x4c2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d80b      	bhi.n	8002e2e <HAL_DMA_DeInit+0x4c2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f002 f80c 	bl	8004e34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e2c:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
 8002e90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e226      	b.n	80032ee <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_DMA_Start_IT+0x2a>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e21f      	b.n	80032ee <HAL_DMA_Start_IT+0x46a>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	f040 820a 	bne.w	80032d8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a68      	ldr	r2, [pc, #416]	@ (8003078 <HAL_DMA_Start_IT+0x1f4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d04a      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a66      	ldr	r2, [pc, #408]	@ (800307c <HAL_DMA_Start_IT+0x1f8>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d045      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a65      	ldr	r2, [pc, #404]	@ (8003080 <HAL_DMA_Start_IT+0x1fc>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d040      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a63      	ldr	r2, [pc, #396]	@ (8003084 <HAL_DMA_Start_IT+0x200>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d03b      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a62      	ldr	r2, [pc, #392]	@ (8003088 <HAL_DMA_Start_IT+0x204>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d036      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a60      	ldr	r2, [pc, #384]	@ (800308c <HAL_DMA_Start_IT+0x208>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d031      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a5f      	ldr	r2, [pc, #380]	@ (8003090 <HAL_DMA_Start_IT+0x20c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d02c      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a5d      	ldr	r2, [pc, #372]	@ (8003094 <HAL_DMA_Start_IT+0x210>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d027      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a5c      	ldr	r2, [pc, #368]	@ (8003098 <HAL_DMA_Start_IT+0x214>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d022      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a5a      	ldr	r2, [pc, #360]	@ (800309c <HAL_DMA_Start_IT+0x218>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d01d      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a59      	ldr	r2, [pc, #356]	@ (80030a0 <HAL_DMA_Start_IT+0x21c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d018      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a57      	ldr	r2, [pc, #348]	@ (80030a4 <HAL_DMA_Start_IT+0x220>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a56      	ldr	r2, [pc, #344]	@ (80030a8 <HAL_DMA_Start_IT+0x224>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d00e      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a54      	ldr	r2, [pc, #336]	@ (80030ac <HAL_DMA_Start_IT+0x228>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d009      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a53      	ldr	r2, [pc, #332]	@ (80030b0 <HAL_DMA_Start_IT+0x22c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d004      	beq.n	8002f72 <HAL_DMA_Start_IT+0xee>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a51      	ldr	r2, [pc, #324]	@ (80030b4 <HAL_DMA_Start_IT+0x230>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d108      	bne.n	8002f84 <HAL_DMA_Start_IT+0x100>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0201 	bic.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e007      	b.n	8002f94 <HAL_DMA_Start_IT+0x110>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0201 	bic.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f001 fb9e 	bl	80046dc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a34      	ldr	r2, [pc, #208]	@ (8003078 <HAL_DMA_Start_IT+0x1f4>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d04a      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a33      	ldr	r2, [pc, #204]	@ (800307c <HAL_DMA_Start_IT+0x1f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d045      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a31      	ldr	r2, [pc, #196]	@ (8003080 <HAL_DMA_Start_IT+0x1fc>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d040      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a30      	ldr	r2, [pc, #192]	@ (8003084 <HAL_DMA_Start_IT+0x200>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d03b      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a2e      	ldr	r2, [pc, #184]	@ (8003088 <HAL_DMA_Start_IT+0x204>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d036      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a2d      	ldr	r2, [pc, #180]	@ (800308c <HAL_DMA_Start_IT+0x208>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d031      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a2b      	ldr	r2, [pc, #172]	@ (8003090 <HAL_DMA_Start_IT+0x20c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d02c      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a2a      	ldr	r2, [pc, #168]	@ (8003094 <HAL_DMA_Start_IT+0x210>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d027      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a28      	ldr	r2, [pc, #160]	@ (8003098 <HAL_DMA_Start_IT+0x214>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d022      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a27      	ldr	r2, [pc, #156]	@ (800309c <HAL_DMA_Start_IT+0x218>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d01d      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a25      	ldr	r2, [pc, #148]	@ (80030a0 <HAL_DMA_Start_IT+0x21c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d018      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a24      	ldr	r2, [pc, #144]	@ (80030a4 <HAL_DMA_Start_IT+0x220>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d013      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a22      	ldr	r2, [pc, #136]	@ (80030a8 <HAL_DMA_Start_IT+0x224>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d00e      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a21      	ldr	r2, [pc, #132]	@ (80030ac <HAL_DMA_Start_IT+0x228>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d009      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a1f      	ldr	r2, [pc, #124]	@ (80030b0 <HAL_DMA_Start_IT+0x22c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d004      	beq.n	8003040 <HAL_DMA_Start_IT+0x1bc>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a1e      	ldr	r2, [pc, #120]	@ (80030b4 <HAL_DMA_Start_IT+0x230>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d101      	bne.n	8003044 <HAL_DMA_Start_IT+0x1c0>
 8003040:	2301      	movs	r3, #1
 8003042:	e000      	b.n	8003046 <HAL_DMA_Start_IT+0x1c2>
 8003044:	2300      	movs	r3, #0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d036      	beq.n	80030b8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f023 021e 	bic.w	r2, r3, #30
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0216 	orr.w	r2, r2, #22
 800305c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	2b00      	cmp	r3, #0
 8003064:	d03e      	beq.n	80030e4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 0208 	orr.w	r2, r2, #8
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	e035      	b.n	80030e4 <HAL_DMA_Start_IT+0x260>
 8003078:	40020010 	.word	0x40020010
 800307c:	40020028 	.word	0x40020028
 8003080:	40020040 	.word	0x40020040
 8003084:	40020058 	.word	0x40020058
 8003088:	40020070 	.word	0x40020070
 800308c:	40020088 	.word	0x40020088
 8003090:	400200a0 	.word	0x400200a0
 8003094:	400200b8 	.word	0x400200b8
 8003098:	40020410 	.word	0x40020410
 800309c:	40020428 	.word	0x40020428
 80030a0:	40020440 	.word	0x40020440
 80030a4:	40020458 	.word	0x40020458
 80030a8:	40020470 	.word	0x40020470
 80030ac:	40020488 	.word	0x40020488
 80030b0:	400204a0 	.word	0x400204a0
 80030b4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f023 020e 	bic.w	r2, r3, #14
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f042 020a 	orr.w	r2, r2, #10
 80030ca:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d007      	beq.n	80030e4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0204 	orr.w	r2, r2, #4
 80030e2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a83      	ldr	r2, [pc, #524]	@ (80032f8 <HAL_DMA_Start_IT+0x474>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d072      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a82      	ldr	r2, [pc, #520]	@ (80032fc <HAL_DMA_Start_IT+0x478>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d06d      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a80      	ldr	r2, [pc, #512]	@ (8003300 <HAL_DMA_Start_IT+0x47c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d068      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a7f      	ldr	r2, [pc, #508]	@ (8003304 <HAL_DMA_Start_IT+0x480>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d063      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a7d      	ldr	r2, [pc, #500]	@ (8003308 <HAL_DMA_Start_IT+0x484>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d05e      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a7c      	ldr	r2, [pc, #496]	@ (800330c <HAL_DMA_Start_IT+0x488>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d059      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a7a      	ldr	r2, [pc, #488]	@ (8003310 <HAL_DMA_Start_IT+0x48c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d054      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a79      	ldr	r2, [pc, #484]	@ (8003314 <HAL_DMA_Start_IT+0x490>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d04f      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a77      	ldr	r2, [pc, #476]	@ (8003318 <HAL_DMA_Start_IT+0x494>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d04a      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a76      	ldr	r2, [pc, #472]	@ (800331c <HAL_DMA_Start_IT+0x498>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d045      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a74      	ldr	r2, [pc, #464]	@ (8003320 <HAL_DMA_Start_IT+0x49c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d040      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a73      	ldr	r2, [pc, #460]	@ (8003324 <HAL_DMA_Start_IT+0x4a0>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d03b      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a71      	ldr	r2, [pc, #452]	@ (8003328 <HAL_DMA_Start_IT+0x4a4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d036      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a70      	ldr	r2, [pc, #448]	@ (800332c <HAL_DMA_Start_IT+0x4a8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d031      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a6e      	ldr	r2, [pc, #440]	@ (8003330 <HAL_DMA_Start_IT+0x4ac>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d02c      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a6d      	ldr	r2, [pc, #436]	@ (8003334 <HAL_DMA_Start_IT+0x4b0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d027      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a6b      	ldr	r2, [pc, #428]	@ (8003338 <HAL_DMA_Start_IT+0x4b4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d022      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a6a      	ldr	r2, [pc, #424]	@ (800333c <HAL_DMA_Start_IT+0x4b8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d01d      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a68      	ldr	r2, [pc, #416]	@ (8003340 <HAL_DMA_Start_IT+0x4bc>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d018      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a67      	ldr	r2, [pc, #412]	@ (8003344 <HAL_DMA_Start_IT+0x4c0>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d013      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a65      	ldr	r2, [pc, #404]	@ (8003348 <HAL_DMA_Start_IT+0x4c4>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d00e      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a64      	ldr	r2, [pc, #400]	@ (800334c <HAL_DMA_Start_IT+0x4c8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d009      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a62      	ldr	r2, [pc, #392]	@ (8003350 <HAL_DMA_Start_IT+0x4cc>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d004      	beq.n	80031d4 <HAL_DMA_Start_IT+0x350>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a61      	ldr	r2, [pc, #388]	@ (8003354 <HAL_DMA_Start_IT+0x4d0>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d101      	bne.n	80031d8 <HAL_DMA_Start_IT+0x354>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <HAL_DMA_Start_IT+0x356>
 80031d8:	2300      	movs	r3, #0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d01a      	beq.n	8003214 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d007      	beq.n	80031fc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031fa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003200:	2b00      	cmp	r3, #0
 8003202:	d007      	beq.n	8003214 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800320e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003212:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a37      	ldr	r2, [pc, #220]	@ (80032f8 <HAL_DMA_Start_IT+0x474>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d04a      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a36      	ldr	r2, [pc, #216]	@ (80032fc <HAL_DMA_Start_IT+0x478>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d045      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a34      	ldr	r2, [pc, #208]	@ (8003300 <HAL_DMA_Start_IT+0x47c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d040      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a33      	ldr	r2, [pc, #204]	@ (8003304 <HAL_DMA_Start_IT+0x480>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d03b      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a31      	ldr	r2, [pc, #196]	@ (8003308 <HAL_DMA_Start_IT+0x484>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d036      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a30      	ldr	r2, [pc, #192]	@ (800330c <HAL_DMA_Start_IT+0x488>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d031      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a2e      	ldr	r2, [pc, #184]	@ (8003310 <HAL_DMA_Start_IT+0x48c>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d02c      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a2d      	ldr	r2, [pc, #180]	@ (8003314 <HAL_DMA_Start_IT+0x490>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d027      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a2b      	ldr	r2, [pc, #172]	@ (8003318 <HAL_DMA_Start_IT+0x494>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d022      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a2a      	ldr	r2, [pc, #168]	@ (800331c <HAL_DMA_Start_IT+0x498>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d01d      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a28      	ldr	r2, [pc, #160]	@ (8003320 <HAL_DMA_Start_IT+0x49c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d018      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a27      	ldr	r2, [pc, #156]	@ (8003324 <HAL_DMA_Start_IT+0x4a0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d013      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a25      	ldr	r2, [pc, #148]	@ (8003328 <HAL_DMA_Start_IT+0x4a4>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00e      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a24      	ldr	r2, [pc, #144]	@ (800332c <HAL_DMA_Start_IT+0x4a8>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d009      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a22      	ldr	r2, [pc, #136]	@ (8003330 <HAL_DMA_Start_IT+0x4ac>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d004      	beq.n	80032b4 <HAL_DMA_Start_IT+0x430>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a21      	ldr	r2, [pc, #132]	@ (8003334 <HAL_DMA_Start_IT+0x4b0>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d108      	bne.n	80032c6 <HAL_DMA_Start_IT+0x442>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	e012      	b.n	80032ec <HAL_DMA_Start_IT+0x468>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0201 	orr.w	r2, r2, #1
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	e009      	b.n	80032ec <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032de:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40020010 	.word	0x40020010
 80032fc:	40020028 	.word	0x40020028
 8003300:	40020040 	.word	0x40020040
 8003304:	40020058 	.word	0x40020058
 8003308:	40020070 	.word	0x40020070
 800330c:	40020088 	.word	0x40020088
 8003310:	400200a0 	.word	0x400200a0
 8003314:	400200b8 	.word	0x400200b8
 8003318:	40020410 	.word	0x40020410
 800331c:	40020428 	.word	0x40020428
 8003320:	40020440 	.word	0x40020440
 8003324:	40020458 	.word	0x40020458
 8003328:	40020470 	.word	0x40020470
 800332c:	40020488 	.word	0x40020488
 8003330:	400204a0 	.word	0x400204a0
 8003334:	400204b8 	.word	0x400204b8
 8003338:	58025408 	.word	0x58025408
 800333c:	5802541c 	.word	0x5802541c
 8003340:	58025430 	.word	0x58025430
 8003344:	58025444 	.word	0x58025444
 8003348:	58025458 	.word	0x58025458
 800334c:	5802546c 	.word	0x5802546c
 8003350:	58025480 	.word	0x58025480
 8003354:	58025494 	.word	0x58025494

08003358 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e237      	b.n	80037da <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d004      	beq.n	8003380 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2280      	movs	r2, #128	@ 0x80
 800337a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e22c      	b.n	80037da <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a5c      	ldr	r2, [pc, #368]	@ (80034f8 <HAL_DMA_Abort_IT+0x1a0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d04a      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a5b      	ldr	r2, [pc, #364]	@ (80034fc <HAL_DMA_Abort_IT+0x1a4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d045      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a59      	ldr	r2, [pc, #356]	@ (8003500 <HAL_DMA_Abort_IT+0x1a8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d040      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a58      	ldr	r2, [pc, #352]	@ (8003504 <HAL_DMA_Abort_IT+0x1ac>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d03b      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a56      	ldr	r2, [pc, #344]	@ (8003508 <HAL_DMA_Abort_IT+0x1b0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d036      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a55      	ldr	r2, [pc, #340]	@ (800350c <HAL_DMA_Abort_IT+0x1b4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d031      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a53      	ldr	r2, [pc, #332]	@ (8003510 <HAL_DMA_Abort_IT+0x1b8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d02c      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a52      	ldr	r2, [pc, #328]	@ (8003514 <HAL_DMA_Abort_IT+0x1bc>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d027      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a50      	ldr	r2, [pc, #320]	@ (8003518 <HAL_DMA_Abort_IT+0x1c0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d022      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a4f      	ldr	r2, [pc, #316]	@ (800351c <HAL_DMA_Abort_IT+0x1c4>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d01d      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a4d      	ldr	r2, [pc, #308]	@ (8003520 <HAL_DMA_Abort_IT+0x1c8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d018      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a4c      	ldr	r2, [pc, #304]	@ (8003524 <HAL_DMA_Abort_IT+0x1cc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d013      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003528 <HAL_DMA_Abort_IT+0x1d0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00e      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a49      	ldr	r2, [pc, #292]	@ (800352c <HAL_DMA_Abort_IT+0x1d4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d009      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a47      	ldr	r2, [pc, #284]	@ (8003530 <HAL_DMA_Abort_IT+0x1d8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_DMA_Abort_IT+0xc8>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a46      	ldr	r2, [pc, #280]	@ (8003534 <HAL_DMA_Abort_IT+0x1dc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d101      	bne.n	8003424 <HAL_DMA_Abort_IT+0xcc>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <HAL_DMA_Abort_IT+0xce>
 8003424:	2300      	movs	r3, #0
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 8086 	beq.w	8003538 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2204      	movs	r2, #4
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a2f      	ldr	r2, [pc, #188]	@ (80034f8 <HAL_DMA_Abort_IT+0x1a0>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d04a      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a2e      	ldr	r2, [pc, #184]	@ (80034fc <HAL_DMA_Abort_IT+0x1a4>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d045      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a2c      	ldr	r2, [pc, #176]	@ (8003500 <HAL_DMA_Abort_IT+0x1a8>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d040      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a2b      	ldr	r2, [pc, #172]	@ (8003504 <HAL_DMA_Abort_IT+0x1ac>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d03b      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a29      	ldr	r2, [pc, #164]	@ (8003508 <HAL_DMA_Abort_IT+0x1b0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d036      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a28      	ldr	r2, [pc, #160]	@ (800350c <HAL_DMA_Abort_IT+0x1b4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d031      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a26      	ldr	r2, [pc, #152]	@ (8003510 <HAL_DMA_Abort_IT+0x1b8>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d02c      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a25      	ldr	r2, [pc, #148]	@ (8003514 <HAL_DMA_Abort_IT+0x1bc>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d027      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a23      	ldr	r2, [pc, #140]	@ (8003518 <HAL_DMA_Abort_IT+0x1c0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d022      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a22      	ldr	r2, [pc, #136]	@ (800351c <HAL_DMA_Abort_IT+0x1c4>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d01d      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a20      	ldr	r2, [pc, #128]	@ (8003520 <HAL_DMA_Abort_IT+0x1c8>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d018      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003524 <HAL_DMA_Abort_IT+0x1cc>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d013      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003528 <HAL_DMA_Abort_IT+0x1d0>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00e      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1c      	ldr	r2, [pc, #112]	@ (800352c <HAL_DMA_Abort_IT+0x1d4>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d009      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003530 <HAL_DMA_Abort_IT+0x1d8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <HAL_DMA_Abort_IT+0x17c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a19      	ldr	r2, [pc, #100]	@ (8003534 <HAL_DMA_Abort_IT+0x1dc>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d108      	bne.n	80034e6 <HAL_DMA_Abort_IT+0x18e>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0201 	bic.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	e178      	b.n	80037d8 <HAL_DMA_Abort_IT+0x480>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f022 0201 	bic.w	r2, r2, #1
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	e16f      	b.n	80037d8 <HAL_DMA_Abort_IT+0x480>
 80034f8:	40020010 	.word	0x40020010
 80034fc:	40020028 	.word	0x40020028
 8003500:	40020040 	.word	0x40020040
 8003504:	40020058 	.word	0x40020058
 8003508:	40020070 	.word	0x40020070
 800350c:	40020088 	.word	0x40020088
 8003510:	400200a0 	.word	0x400200a0
 8003514:	400200b8 	.word	0x400200b8
 8003518:	40020410 	.word	0x40020410
 800351c:	40020428 	.word	0x40020428
 8003520:	40020440 	.word	0x40020440
 8003524:	40020458 	.word	0x40020458
 8003528:	40020470 	.word	0x40020470
 800352c:	40020488 	.word	0x40020488
 8003530:	400204a0 	.word	0x400204a0
 8003534:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 020e 	bic.w	r2, r2, #14
 8003546:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a6c      	ldr	r2, [pc, #432]	@ (8003700 <HAL_DMA_Abort_IT+0x3a8>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d04a      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a6b      	ldr	r2, [pc, #428]	@ (8003704 <HAL_DMA_Abort_IT+0x3ac>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d045      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a69      	ldr	r2, [pc, #420]	@ (8003708 <HAL_DMA_Abort_IT+0x3b0>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d040      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a68      	ldr	r2, [pc, #416]	@ (800370c <HAL_DMA_Abort_IT+0x3b4>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d03b      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a66      	ldr	r2, [pc, #408]	@ (8003710 <HAL_DMA_Abort_IT+0x3b8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d036      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a65      	ldr	r2, [pc, #404]	@ (8003714 <HAL_DMA_Abort_IT+0x3bc>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d031      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a63      	ldr	r2, [pc, #396]	@ (8003718 <HAL_DMA_Abort_IT+0x3c0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d02c      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a62      	ldr	r2, [pc, #392]	@ (800371c <HAL_DMA_Abort_IT+0x3c4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d027      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a60      	ldr	r2, [pc, #384]	@ (8003720 <HAL_DMA_Abort_IT+0x3c8>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d022      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a5f      	ldr	r2, [pc, #380]	@ (8003724 <HAL_DMA_Abort_IT+0x3cc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d01d      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a5d      	ldr	r2, [pc, #372]	@ (8003728 <HAL_DMA_Abort_IT+0x3d0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d018      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a5c      	ldr	r2, [pc, #368]	@ (800372c <HAL_DMA_Abort_IT+0x3d4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d013      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003730 <HAL_DMA_Abort_IT+0x3d8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00e      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a59      	ldr	r2, [pc, #356]	@ (8003734 <HAL_DMA_Abort_IT+0x3dc>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d009      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a57      	ldr	r2, [pc, #348]	@ (8003738 <HAL_DMA_Abort_IT+0x3e0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d004      	beq.n	80035e8 <HAL_DMA_Abort_IT+0x290>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a56      	ldr	r2, [pc, #344]	@ (800373c <HAL_DMA_Abort_IT+0x3e4>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d108      	bne.n	80035fa <HAL_DMA_Abort_IT+0x2a2>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0201 	bic.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	e007      	b.n	800360a <HAL_DMA_Abort_IT+0x2b2>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0201 	bic.w	r2, r2, #1
 8003608:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a3c      	ldr	r2, [pc, #240]	@ (8003700 <HAL_DMA_Abort_IT+0x3a8>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d072      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a3a      	ldr	r2, [pc, #232]	@ (8003704 <HAL_DMA_Abort_IT+0x3ac>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d06d      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a39      	ldr	r2, [pc, #228]	@ (8003708 <HAL_DMA_Abort_IT+0x3b0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d068      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a37      	ldr	r2, [pc, #220]	@ (800370c <HAL_DMA_Abort_IT+0x3b4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d063      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a36      	ldr	r2, [pc, #216]	@ (8003710 <HAL_DMA_Abort_IT+0x3b8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d05e      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a34      	ldr	r2, [pc, #208]	@ (8003714 <HAL_DMA_Abort_IT+0x3bc>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d059      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a33      	ldr	r2, [pc, #204]	@ (8003718 <HAL_DMA_Abort_IT+0x3c0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d054      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a31      	ldr	r2, [pc, #196]	@ (800371c <HAL_DMA_Abort_IT+0x3c4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d04f      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a30      	ldr	r2, [pc, #192]	@ (8003720 <HAL_DMA_Abort_IT+0x3c8>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d04a      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a2e      	ldr	r2, [pc, #184]	@ (8003724 <HAL_DMA_Abort_IT+0x3cc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d045      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a2d      	ldr	r2, [pc, #180]	@ (8003728 <HAL_DMA_Abort_IT+0x3d0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d040      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a2b      	ldr	r2, [pc, #172]	@ (800372c <HAL_DMA_Abort_IT+0x3d4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d03b      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a2a      	ldr	r2, [pc, #168]	@ (8003730 <HAL_DMA_Abort_IT+0x3d8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d036      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a28      	ldr	r2, [pc, #160]	@ (8003734 <HAL_DMA_Abort_IT+0x3dc>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d031      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a27      	ldr	r2, [pc, #156]	@ (8003738 <HAL_DMA_Abort_IT+0x3e0>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d02c      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a25      	ldr	r2, [pc, #148]	@ (800373c <HAL_DMA_Abort_IT+0x3e4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d027      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a24      	ldr	r2, [pc, #144]	@ (8003740 <HAL_DMA_Abort_IT+0x3e8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d022      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a22      	ldr	r2, [pc, #136]	@ (8003744 <HAL_DMA_Abort_IT+0x3ec>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d01d      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a21      	ldr	r2, [pc, #132]	@ (8003748 <HAL_DMA_Abort_IT+0x3f0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d018      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a1f      	ldr	r2, [pc, #124]	@ (800374c <HAL_DMA_Abort_IT+0x3f4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d013      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003750 <HAL_DMA_Abort_IT+0x3f8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d00e      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003754 <HAL_DMA_Abort_IT+0x3fc>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d009      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003758 <HAL_DMA_Abort_IT+0x400>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d004      	beq.n	80036fa <HAL_DMA_Abort_IT+0x3a2>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a19      	ldr	r2, [pc, #100]	@ (800375c <HAL_DMA_Abort_IT+0x404>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d132      	bne.n	8003760 <HAL_DMA_Abort_IT+0x408>
 80036fa:	2301      	movs	r3, #1
 80036fc:	e031      	b.n	8003762 <HAL_DMA_Abort_IT+0x40a>
 80036fe:	bf00      	nop
 8003700:	40020010 	.word	0x40020010
 8003704:	40020028 	.word	0x40020028
 8003708:	40020040 	.word	0x40020040
 800370c:	40020058 	.word	0x40020058
 8003710:	40020070 	.word	0x40020070
 8003714:	40020088 	.word	0x40020088
 8003718:	400200a0 	.word	0x400200a0
 800371c:	400200b8 	.word	0x400200b8
 8003720:	40020410 	.word	0x40020410
 8003724:	40020428 	.word	0x40020428
 8003728:	40020440 	.word	0x40020440
 800372c:	40020458 	.word	0x40020458
 8003730:	40020470 	.word	0x40020470
 8003734:	40020488 	.word	0x40020488
 8003738:	400204a0 	.word	0x400204a0
 800373c:	400204b8 	.word	0x400204b8
 8003740:	58025408 	.word	0x58025408
 8003744:	5802541c 	.word	0x5802541c
 8003748:	58025430 	.word	0x58025430
 800374c:	58025444 	.word	0x58025444
 8003750:	58025458 	.word	0x58025458
 8003754:	5802546c 	.word	0x5802546c
 8003758:	58025480 	.word	0x58025480
 800375c:	58025494 	.word	0x58025494
 8003760:	2300      	movs	r3, #0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d028      	beq.n	80037b8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003770:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003774:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003780:	f003 031f 	and.w	r3, r3, #31
 8003784:	2201      	movs	r2, #1
 8003786:	409a      	lsls	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003794:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00c      	beq.n	80037b8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037ac:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80037b6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop

080037e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b08a      	sub	sp, #40	@ 0x28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037f0:	4b67      	ldr	r3, [pc, #412]	@ (8003990 <HAL_DMA_IRQHandler+0x1ac>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a67      	ldr	r2, [pc, #412]	@ (8003994 <HAL_DMA_IRQHandler+0x1b0>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	0a9b      	lsrs	r3, r3, #10
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003802:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003808:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a5f      	ldr	r2, [pc, #380]	@ (8003998 <HAL_DMA_IRQHandler+0x1b4>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d04a      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a5d      	ldr	r2, [pc, #372]	@ (800399c <HAL_DMA_IRQHandler+0x1b8>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d045      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a5c      	ldr	r2, [pc, #368]	@ (80039a0 <HAL_DMA_IRQHandler+0x1bc>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d040      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a5a      	ldr	r2, [pc, #360]	@ (80039a4 <HAL_DMA_IRQHandler+0x1c0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d03b      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a59      	ldr	r2, [pc, #356]	@ (80039a8 <HAL_DMA_IRQHandler+0x1c4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d036      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a57      	ldr	r2, [pc, #348]	@ (80039ac <HAL_DMA_IRQHandler+0x1c8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d031      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a56      	ldr	r2, [pc, #344]	@ (80039b0 <HAL_DMA_IRQHandler+0x1cc>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d02c      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a54      	ldr	r2, [pc, #336]	@ (80039b4 <HAL_DMA_IRQHandler+0x1d0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d027      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a53      	ldr	r2, [pc, #332]	@ (80039b8 <HAL_DMA_IRQHandler+0x1d4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d022      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a51      	ldr	r2, [pc, #324]	@ (80039bc <HAL_DMA_IRQHandler+0x1d8>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d01d      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a50      	ldr	r2, [pc, #320]	@ (80039c0 <HAL_DMA_IRQHandler+0x1dc>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d018      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a4e      	ldr	r2, [pc, #312]	@ (80039c4 <HAL_DMA_IRQHandler+0x1e0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d013      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a4d      	ldr	r2, [pc, #308]	@ (80039c8 <HAL_DMA_IRQHandler+0x1e4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00e      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a4b      	ldr	r2, [pc, #300]	@ (80039cc <HAL_DMA_IRQHandler+0x1e8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d009      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a4a      	ldr	r2, [pc, #296]	@ (80039d0 <HAL_DMA_IRQHandler+0x1ec>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d004      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xd2>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a48      	ldr	r2, [pc, #288]	@ (80039d4 <HAL_DMA_IRQHandler+0x1f0>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d101      	bne.n	80038ba <HAL_DMA_IRQHandler+0xd6>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_DMA_IRQHandler+0xd8>
 80038ba:	2300      	movs	r3, #0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 842b 	beq.w	8004118 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c6:	f003 031f 	and.w	r3, r3, #31
 80038ca:	2208      	movs	r2, #8
 80038cc:	409a      	lsls	r2, r3
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80a2 	beq.w	8003a1c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a2e      	ldr	r2, [pc, #184]	@ (8003998 <HAL_DMA_IRQHandler+0x1b4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d04a      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a2d      	ldr	r2, [pc, #180]	@ (800399c <HAL_DMA_IRQHandler+0x1b8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d045      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a2b      	ldr	r2, [pc, #172]	@ (80039a0 <HAL_DMA_IRQHandler+0x1bc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d040      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a2a      	ldr	r2, [pc, #168]	@ (80039a4 <HAL_DMA_IRQHandler+0x1c0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d03b      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a28      	ldr	r2, [pc, #160]	@ (80039a8 <HAL_DMA_IRQHandler+0x1c4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d036      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a27      	ldr	r2, [pc, #156]	@ (80039ac <HAL_DMA_IRQHandler+0x1c8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d031      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a25      	ldr	r2, [pc, #148]	@ (80039b0 <HAL_DMA_IRQHandler+0x1cc>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d02c      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a24      	ldr	r2, [pc, #144]	@ (80039b4 <HAL_DMA_IRQHandler+0x1d0>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d027      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a22      	ldr	r2, [pc, #136]	@ (80039b8 <HAL_DMA_IRQHandler+0x1d4>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d022      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a21      	ldr	r2, [pc, #132]	@ (80039bc <HAL_DMA_IRQHandler+0x1d8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d01d      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1f      	ldr	r2, [pc, #124]	@ (80039c0 <HAL_DMA_IRQHandler+0x1dc>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d018      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1e      	ldr	r2, [pc, #120]	@ (80039c4 <HAL_DMA_IRQHandler+0x1e0>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a1c      	ldr	r2, [pc, #112]	@ (80039c8 <HAL_DMA_IRQHandler+0x1e4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00e      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a1b      	ldr	r2, [pc, #108]	@ (80039cc <HAL_DMA_IRQHandler+0x1e8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d009      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a19      	ldr	r2, [pc, #100]	@ (80039d0 <HAL_DMA_IRQHandler+0x1ec>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_DMA_IRQHandler+0x194>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a18      	ldr	r2, [pc, #96]	@ (80039d4 <HAL_DMA_IRQHandler+0x1f0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d12f      	bne.n	80039d8 <HAL_DMA_IRQHandler+0x1f4>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	2b00      	cmp	r3, #0
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e02e      	b.n	80039ec <HAL_DMA_IRQHandler+0x208>
 800398e:	bf00      	nop
 8003990:	24000000 	.word	0x24000000
 8003994:	1b4e81b5 	.word	0x1b4e81b5
 8003998:	40020010 	.word	0x40020010
 800399c:	40020028 	.word	0x40020028
 80039a0:	40020040 	.word	0x40020040
 80039a4:	40020058 	.word	0x40020058
 80039a8:	40020070 	.word	0x40020070
 80039ac:	40020088 	.word	0x40020088
 80039b0:	400200a0 	.word	0x400200a0
 80039b4:	400200b8 	.word	0x400200b8
 80039b8:	40020410 	.word	0x40020410
 80039bc:	40020428 	.word	0x40020428
 80039c0:	40020440 	.word	0x40020440
 80039c4:	40020458 	.word	0x40020458
 80039c8:	40020470 	.word	0x40020470
 80039cc:	40020488 	.word	0x40020488
 80039d0:	400204a0 	.word	0x400204a0
 80039d4:	400204b8 	.word	0x400204b8
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	bf14      	ite	ne
 80039e6:	2301      	movne	r3, #1
 80039e8:	2300      	moveq	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d015      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0204 	bic.w	r2, r2, #4
 80039fe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2208      	movs	r2, #8
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	f043 0201 	orr.w	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a20:	f003 031f 	and.w	r3, r3, #31
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	fa22 f303 	lsr.w	r3, r2, r3
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d06e      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a69      	ldr	r2, [pc, #420]	@ (8003bdc <HAL_DMA_IRQHandler+0x3f8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d04a      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a67      	ldr	r2, [pc, #412]	@ (8003be0 <HAL_DMA_IRQHandler+0x3fc>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d045      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a66      	ldr	r2, [pc, #408]	@ (8003be4 <HAL_DMA_IRQHandler+0x400>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d040      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a64      	ldr	r2, [pc, #400]	@ (8003be8 <HAL_DMA_IRQHandler+0x404>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d03b      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a63      	ldr	r2, [pc, #396]	@ (8003bec <HAL_DMA_IRQHandler+0x408>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d036      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a61      	ldr	r2, [pc, #388]	@ (8003bf0 <HAL_DMA_IRQHandler+0x40c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d031      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a60      	ldr	r2, [pc, #384]	@ (8003bf4 <HAL_DMA_IRQHandler+0x410>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d02c      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a5e      	ldr	r2, [pc, #376]	@ (8003bf8 <HAL_DMA_IRQHandler+0x414>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d027      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a5d      	ldr	r2, [pc, #372]	@ (8003bfc <HAL_DMA_IRQHandler+0x418>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d022      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a5b      	ldr	r2, [pc, #364]	@ (8003c00 <HAL_DMA_IRQHandler+0x41c>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d01d      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a5a      	ldr	r2, [pc, #360]	@ (8003c04 <HAL_DMA_IRQHandler+0x420>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d018      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a58      	ldr	r2, [pc, #352]	@ (8003c08 <HAL_DMA_IRQHandler+0x424>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d013      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a57      	ldr	r2, [pc, #348]	@ (8003c0c <HAL_DMA_IRQHandler+0x428>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d00e      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a55      	ldr	r2, [pc, #340]	@ (8003c10 <HAL_DMA_IRQHandler+0x42c>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d009      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a54      	ldr	r2, [pc, #336]	@ (8003c14 <HAL_DMA_IRQHandler+0x430>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d004      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2ee>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a52      	ldr	r2, [pc, #328]	@ (8003c18 <HAL_DMA_IRQHandler+0x434>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d10a      	bne.n	8003ae8 <HAL_DMA_IRQHandler+0x304>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	bf14      	ite	ne
 8003ae0:	2301      	movne	r3, #1
 8003ae2:	2300      	moveq	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	e003      	b.n	8003af0 <HAL_DMA_IRQHandler+0x30c>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2300      	movs	r3, #0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00d      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af8:	f003 031f 	and.w	r3, r3, #31
 8003afc:	2201      	movs	r2, #1
 8003afe:	409a      	lsls	r2, r3
 8003b00:	6a3b      	ldr	r3, [r7, #32]
 8003b02:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b08:	f043 0202 	orr.w	r2, r3, #2
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	2204      	movs	r2, #4
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 808f 	beq.w	8003c44 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bdc <HAL_DMA_IRQHandler+0x3f8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d04a      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a2a      	ldr	r2, [pc, #168]	@ (8003be0 <HAL_DMA_IRQHandler+0x3fc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d045      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a29      	ldr	r2, [pc, #164]	@ (8003be4 <HAL_DMA_IRQHandler+0x400>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d040      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a27      	ldr	r2, [pc, #156]	@ (8003be8 <HAL_DMA_IRQHandler+0x404>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d03b      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a26      	ldr	r2, [pc, #152]	@ (8003bec <HAL_DMA_IRQHandler+0x408>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d036      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a24      	ldr	r2, [pc, #144]	@ (8003bf0 <HAL_DMA_IRQHandler+0x40c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d031      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a23      	ldr	r2, [pc, #140]	@ (8003bf4 <HAL_DMA_IRQHandler+0x410>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d02c      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a21      	ldr	r2, [pc, #132]	@ (8003bf8 <HAL_DMA_IRQHandler+0x414>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d027      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a20      	ldr	r2, [pc, #128]	@ (8003bfc <HAL_DMA_IRQHandler+0x418>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d022      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1e      	ldr	r2, [pc, #120]	@ (8003c00 <HAL_DMA_IRQHandler+0x41c>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d01d      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8003c04 <HAL_DMA_IRQHandler+0x420>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d018      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a1b      	ldr	r2, [pc, #108]	@ (8003c08 <HAL_DMA_IRQHandler+0x424>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d013      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a1a      	ldr	r2, [pc, #104]	@ (8003c0c <HAL_DMA_IRQHandler+0x428>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d00e      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a18      	ldr	r2, [pc, #96]	@ (8003c10 <HAL_DMA_IRQHandler+0x42c>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d009      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a17      	ldr	r2, [pc, #92]	@ (8003c14 <HAL_DMA_IRQHandler+0x430>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d004      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x3e2>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a15      	ldr	r2, [pc, #84]	@ (8003c18 <HAL_DMA_IRQHandler+0x434>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d12a      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x438>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bf14      	ite	ne
 8003bd4:	2301      	movne	r3, #1
 8003bd6:	2300      	moveq	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	e023      	b.n	8003c24 <HAL_DMA_IRQHandler+0x440>
 8003bdc:	40020010 	.word	0x40020010
 8003be0:	40020028 	.word	0x40020028
 8003be4:	40020040 	.word	0x40020040
 8003be8:	40020058 	.word	0x40020058
 8003bec:	40020070 	.word	0x40020070
 8003bf0:	40020088 	.word	0x40020088
 8003bf4:	400200a0 	.word	0x400200a0
 8003bf8:	400200b8 	.word	0x400200b8
 8003bfc:	40020410 	.word	0x40020410
 8003c00:	40020428 	.word	0x40020428
 8003c04:	40020440 	.word	0x40020440
 8003c08:	40020458 	.word	0x40020458
 8003c0c:	40020470 	.word	0x40020470
 8003c10:	40020488 	.word	0x40020488
 8003c14:	400204a0 	.word	0x400204a0
 8003c18:	400204b8 	.word	0x400204b8
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2300      	movs	r3, #0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00d      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	2204      	movs	r2, #4
 8003c32:	409a      	lsls	r2, r3
 8003c34:	6a3b      	ldr	r3, [r7, #32]
 8003c36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3c:	f043 0204 	orr.w	r2, r3, #4
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	2210      	movs	r2, #16
 8003c4e:	409a      	lsls	r2, r3
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 80a6 	beq.w	8003da6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a85      	ldr	r2, [pc, #532]	@ (8003e74 <HAL_DMA_IRQHandler+0x690>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d04a      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a83      	ldr	r2, [pc, #524]	@ (8003e78 <HAL_DMA_IRQHandler+0x694>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d045      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a82      	ldr	r2, [pc, #520]	@ (8003e7c <HAL_DMA_IRQHandler+0x698>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d040      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a80      	ldr	r2, [pc, #512]	@ (8003e80 <HAL_DMA_IRQHandler+0x69c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d03b      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a7f      	ldr	r2, [pc, #508]	@ (8003e84 <HAL_DMA_IRQHandler+0x6a0>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d036      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a7d      	ldr	r2, [pc, #500]	@ (8003e88 <HAL_DMA_IRQHandler+0x6a4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d031      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a7c      	ldr	r2, [pc, #496]	@ (8003e8c <HAL_DMA_IRQHandler+0x6a8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d02c      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a7a      	ldr	r2, [pc, #488]	@ (8003e90 <HAL_DMA_IRQHandler+0x6ac>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d027      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a79      	ldr	r2, [pc, #484]	@ (8003e94 <HAL_DMA_IRQHandler+0x6b0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d022      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a77      	ldr	r2, [pc, #476]	@ (8003e98 <HAL_DMA_IRQHandler+0x6b4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d01d      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a76      	ldr	r2, [pc, #472]	@ (8003e9c <HAL_DMA_IRQHandler+0x6b8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d018      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a74      	ldr	r2, [pc, #464]	@ (8003ea0 <HAL_DMA_IRQHandler+0x6bc>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d013      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a73      	ldr	r2, [pc, #460]	@ (8003ea4 <HAL_DMA_IRQHandler+0x6c0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00e      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a71      	ldr	r2, [pc, #452]	@ (8003ea8 <HAL_DMA_IRQHandler+0x6c4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d009      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a70      	ldr	r2, [pc, #448]	@ (8003eac <HAL_DMA_IRQHandler+0x6c8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d004      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x516>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a6e      	ldr	r2, [pc, #440]	@ (8003eb0 <HAL_DMA_IRQHandler+0x6cc>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d10a      	bne.n	8003d10 <HAL_DMA_IRQHandler+0x52c>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bf14      	ite	ne
 8003d08:	2301      	movne	r3, #1
 8003d0a:	2300      	moveq	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	e009      	b.n	8003d24 <HAL_DMA_IRQHandler+0x540>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bf14      	ite	ne
 8003d1e:	2301      	movne	r3, #1
 8003d20:	2300      	moveq	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d03e      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2c:	f003 031f 	and.w	r3, r3, #31
 8003d30:	2210      	movs	r2, #16
 8003d32:	409a      	lsls	r2, r3
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d018      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d108      	bne.n	8003d66 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d024      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	4798      	blx	r3
 8003d64:	e01f      	b.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d01b      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	4798      	blx	r3
 8003d76:	e016      	b.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d107      	bne.n	8003d96 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0208 	bic.w	r2, r2, #8
 8003d94:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003daa:	f003 031f 	and.w	r3, r3, #31
 8003dae:	2220      	movs	r2, #32
 8003db0:	409a      	lsls	r2, r3
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 8110 	beq.w	8003fdc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8003e74 <HAL_DMA_IRQHandler+0x690>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d04a      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a2b      	ldr	r2, [pc, #172]	@ (8003e78 <HAL_DMA_IRQHandler+0x694>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d045      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a29      	ldr	r2, [pc, #164]	@ (8003e7c <HAL_DMA_IRQHandler+0x698>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d040      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a28      	ldr	r2, [pc, #160]	@ (8003e80 <HAL_DMA_IRQHandler+0x69c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d03b      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a26      	ldr	r2, [pc, #152]	@ (8003e84 <HAL_DMA_IRQHandler+0x6a0>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d036      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a25      	ldr	r2, [pc, #148]	@ (8003e88 <HAL_DMA_IRQHandler+0x6a4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d031      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a23      	ldr	r2, [pc, #140]	@ (8003e8c <HAL_DMA_IRQHandler+0x6a8>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d02c      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a22      	ldr	r2, [pc, #136]	@ (8003e90 <HAL_DMA_IRQHandler+0x6ac>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d027      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a20      	ldr	r2, [pc, #128]	@ (8003e94 <HAL_DMA_IRQHandler+0x6b0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d022      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003e98 <HAL_DMA_IRQHandler+0x6b4>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d01d      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a1d      	ldr	r2, [pc, #116]	@ (8003e9c <HAL_DMA_IRQHandler+0x6b8>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d018      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea0 <HAL_DMA_IRQHandler+0x6bc>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d013      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1a      	ldr	r2, [pc, #104]	@ (8003ea4 <HAL_DMA_IRQHandler+0x6c0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d00e      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a19      	ldr	r2, [pc, #100]	@ (8003ea8 <HAL_DMA_IRQHandler+0x6c4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d009      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a17      	ldr	r2, [pc, #92]	@ (8003eac <HAL_DMA_IRQHandler+0x6c8>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d004      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x678>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a16      	ldr	r2, [pc, #88]	@ (8003eb0 <HAL_DMA_IRQHandler+0x6cc>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d12b      	bne.n	8003eb4 <HAL_DMA_IRQHandler+0x6d0>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	bf14      	ite	ne
 8003e6a:	2301      	movne	r3, #1
 8003e6c:	2300      	moveq	r3, #0
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	e02a      	b.n	8003ec8 <HAL_DMA_IRQHandler+0x6e4>
 8003e72:	bf00      	nop
 8003e74:	40020010 	.word	0x40020010
 8003e78:	40020028 	.word	0x40020028
 8003e7c:	40020040 	.word	0x40020040
 8003e80:	40020058 	.word	0x40020058
 8003e84:	40020070 	.word	0x40020070
 8003e88:	40020088 	.word	0x40020088
 8003e8c:	400200a0 	.word	0x400200a0
 8003e90:	400200b8 	.word	0x400200b8
 8003e94:	40020410 	.word	0x40020410
 8003e98:	40020428 	.word	0x40020428
 8003e9c:	40020440 	.word	0x40020440
 8003ea0:	40020458 	.word	0x40020458
 8003ea4:	40020470 	.word	0x40020470
 8003ea8:	40020488 	.word	0x40020488
 8003eac:	400204a0 	.word	0x400204a0
 8003eb0:	400204b8 	.word	0x400204b8
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	bf14      	ite	ne
 8003ec2:	2301      	movne	r3, #1
 8003ec4:	2300      	moveq	r3, #0
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8087 	beq.w	8003fdc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed2:	f003 031f 	and.w	r3, r3, #31
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d139      	bne.n	8003f5e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0216 	bic.w	r2, r2, #22
 8003ef8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695a      	ldr	r2, [r3, #20]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f08:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d103      	bne.n	8003f1a <HAL_DMA_IRQHandler+0x736>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d007      	beq.n	8003f2a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0208 	bic.w	r2, r2, #8
 8003f28:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2e:	f003 031f 	and.w	r3, r3, #31
 8003f32:	223f      	movs	r2, #63	@ 0x3f
 8003f34:	409a      	lsls	r2, r3
 8003f36:	6a3b      	ldr	r3, [r7, #32]
 8003f38:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 8382 	beq.w	8004658 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
          }
          return;
 8003f5c:	e37c      	b.n	8004658 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d018      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d108      	bne.n	8003f8c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d02c      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
 8003f8a:	e027      	b.n	8003fdc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d023      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	4798      	blx	r3
 8003f9c:	e01e      	b.n	8003fdc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10f      	bne.n	8003fcc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0210 	bic.w	r2, r2, #16
 8003fba:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 833e 	beq.w	8004662 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 8088 	beq.w	8004104 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a89      	ldr	r2, [pc, #548]	@ (8004228 <HAL_DMA_IRQHandler+0xa44>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d04a      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a88      	ldr	r2, [pc, #544]	@ (800422c <HAL_DMA_IRQHandler+0xa48>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d045      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a86      	ldr	r2, [pc, #536]	@ (8004230 <HAL_DMA_IRQHandler+0xa4c>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d040      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a85      	ldr	r2, [pc, #532]	@ (8004234 <HAL_DMA_IRQHandler+0xa50>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d03b      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a83      	ldr	r2, [pc, #524]	@ (8004238 <HAL_DMA_IRQHandler+0xa54>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d036      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a82      	ldr	r2, [pc, #520]	@ (800423c <HAL_DMA_IRQHandler+0xa58>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d031      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a80      	ldr	r2, [pc, #512]	@ (8004240 <HAL_DMA_IRQHandler+0xa5c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d02c      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a7f      	ldr	r2, [pc, #508]	@ (8004244 <HAL_DMA_IRQHandler+0xa60>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d027      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a7d      	ldr	r2, [pc, #500]	@ (8004248 <HAL_DMA_IRQHandler+0xa64>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d022      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a7c      	ldr	r2, [pc, #496]	@ (800424c <HAL_DMA_IRQHandler+0xa68>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d01d      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a7a      	ldr	r2, [pc, #488]	@ (8004250 <HAL_DMA_IRQHandler+0xa6c>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d018      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a79      	ldr	r2, [pc, #484]	@ (8004254 <HAL_DMA_IRQHandler+0xa70>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d013      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a77      	ldr	r2, [pc, #476]	@ (8004258 <HAL_DMA_IRQHandler+0xa74>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d00e      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a76      	ldr	r2, [pc, #472]	@ (800425c <HAL_DMA_IRQHandler+0xa78>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d009      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a74      	ldr	r2, [pc, #464]	@ (8004260 <HAL_DMA_IRQHandler+0xa7c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d004      	beq.n	800409c <HAL_DMA_IRQHandler+0x8b8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a73      	ldr	r2, [pc, #460]	@ (8004264 <HAL_DMA_IRQHandler+0xa80>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d108      	bne.n	80040ae <HAL_DMA_IRQHandler+0x8ca>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0201 	bic.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	e007      	b.n	80040be <HAL_DMA_IRQHandler+0x8da>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 0201 	bic.w	r2, r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	3301      	adds	r3, #1
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d307      	bcc.n	80040da <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1f2      	bne.n	80040be <HAL_DMA_IRQHandler+0x8da>
 80040d8:	e000      	b.n	80040dc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80040da:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d004      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2203      	movs	r2, #3
 80040ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80040f2:	e003      	b.n	80040fc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 82aa 	beq.w	8004662 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	4798      	blx	r3
 8004116:	e2a4      	b.n	8004662 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a52      	ldr	r2, [pc, #328]	@ (8004268 <HAL_DMA_IRQHandler+0xa84>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d04a      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a51      	ldr	r2, [pc, #324]	@ (800426c <HAL_DMA_IRQHandler+0xa88>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d045      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a4f      	ldr	r2, [pc, #316]	@ (8004270 <HAL_DMA_IRQHandler+0xa8c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d040      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a4e      	ldr	r2, [pc, #312]	@ (8004274 <HAL_DMA_IRQHandler+0xa90>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d03b      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a4c      	ldr	r2, [pc, #304]	@ (8004278 <HAL_DMA_IRQHandler+0xa94>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d036      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a4b      	ldr	r2, [pc, #300]	@ (800427c <HAL_DMA_IRQHandler+0xa98>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d031      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a49      	ldr	r2, [pc, #292]	@ (8004280 <HAL_DMA_IRQHandler+0xa9c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d02c      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a48      	ldr	r2, [pc, #288]	@ (8004284 <HAL_DMA_IRQHandler+0xaa0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d027      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a46      	ldr	r2, [pc, #280]	@ (8004288 <HAL_DMA_IRQHandler+0xaa4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d022      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a45      	ldr	r2, [pc, #276]	@ (800428c <HAL_DMA_IRQHandler+0xaa8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d01d      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a43      	ldr	r2, [pc, #268]	@ (8004290 <HAL_DMA_IRQHandler+0xaac>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d018      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a42      	ldr	r2, [pc, #264]	@ (8004294 <HAL_DMA_IRQHandler+0xab0>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d013      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a40      	ldr	r2, [pc, #256]	@ (8004298 <HAL_DMA_IRQHandler+0xab4>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d00e      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a3f      	ldr	r2, [pc, #252]	@ (800429c <HAL_DMA_IRQHandler+0xab8>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d009      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a3d      	ldr	r2, [pc, #244]	@ (80042a0 <HAL_DMA_IRQHandler+0xabc>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d004      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x9d4>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a3c      	ldr	r2, [pc, #240]	@ (80042a4 <HAL_DMA_IRQHandler+0xac0>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d101      	bne.n	80041bc <HAL_DMA_IRQHandler+0x9d8>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <HAL_DMA_IRQHandler+0x9da>
 80041bc:	2300      	movs	r3, #0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 824f 	beq.w	8004662 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d0:	f003 031f 	and.w	r3, r3, #31
 80041d4:	2204      	movs	r2, #4
 80041d6:	409a      	lsls	r2, r3
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 80dd 	beq.w	800439c <HAL_DMA_IRQHandler+0xbb8>
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80d7 	beq.w	800439c <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f2:	f003 031f 	and.w	r3, r3, #31
 80041f6:	2204      	movs	r2, #4
 80041f8:	409a      	lsls	r2, r3
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d059      	beq.n	80042bc <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d14a      	bne.n	80042a8 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 8220 	beq.w	800465c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004224:	e21a      	b.n	800465c <HAL_DMA_IRQHandler+0xe78>
 8004226:	bf00      	nop
 8004228:	40020010 	.word	0x40020010
 800422c:	40020028 	.word	0x40020028
 8004230:	40020040 	.word	0x40020040
 8004234:	40020058 	.word	0x40020058
 8004238:	40020070 	.word	0x40020070
 800423c:	40020088 	.word	0x40020088
 8004240:	400200a0 	.word	0x400200a0
 8004244:	400200b8 	.word	0x400200b8
 8004248:	40020410 	.word	0x40020410
 800424c:	40020428 	.word	0x40020428
 8004250:	40020440 	.word	0x40020440
 8004254:	40020458 	.word	0x40020458
 8004258:	40020470 	.word	0x40020470
 800425c:	40020488 	.word	0x40020488
 8004260:	400204a0 	.word	0x400204a0
 8004264:	400204b8 	.word	0x400204b8
 8004268:	48022c08 	.word	0x48022c08
 800426c:	48022c1c 	.word	0x48022c1c
 8004270:	48022c30 	.word	0x48022c30
 8004274:	48022c44 	.word	0x48022c44
 8004278:	48022c58 	.word	0x48022c58
 800427c:	48022c6c 	.word	0x48022c6c
 8004280:	48022c80 	.word	0x48022c80
 8004284:	48022c94 	.word	0x48022c94
 8004288:	58025408 	.word	0x58025408
 800428c:	5802541c 	.word	0x5802541c
 8004290:	58025430 	.word	0x58025430
 8004294:	58025444 	.word	0x58025444
 8004298:	58025458 	.word	0x58025458
 800429c:	5802546c 	.word	0x5802546c
 80042a0:	58025480 	.word	0x58025480
 80042a4:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 81d5 	beq.w	800465c <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042ba:	e1cf      	b.n	800465c <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d160      	bne.n	8004388 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a7f      	ldr	r2, [pc, #508]	@ (80044c8 <HAL_DMA_IRQHandler+0xce4>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d04a      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a7d      	ldr	r2, [pc, #500]	@ (80044cc <HAL_DMA_IRQHandler+0xce8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d045      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a7c      	ldr	r2, [pc, #496]	@ (80044d0 <HAL_DMA_IRQHandler+0xcec>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d040      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a7a      	ldr	r2, [pc, #488]	@ (80044d4 <HAL_DMA_IRQHandler+0xcf0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d03b      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a79      	ldr	r2, [pc, #484]	@ (80044d8 <HAL_DMA_IRQHandler+0xcf4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d036      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a77      	ldr	r2, [pc, #476]	@ (80044dc <HAL_DMA_IRQHandler+0xcf8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d031      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a76      	ldr	r2, [pc, #472]	@ (80044e0 <HAL_DMA_IRQHandler+0xcfc>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d02c      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a74      	ldr	r2, [pc, #464]	@ (80044e4 <HAL_DMA_IRQHandler+0xd00>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d027      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a73      	ldr	r2, [pc, #460]	@ (80044e8 <HAL_DMA_IRQHandler+0xd04>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d022      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a71      	ldr	r2, [pc, #452]	@ (80044ec <HAL_DMA_IRQHandler+0xd08>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d01d      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a70      	ldr	r2, [pc, #448]	@ (80044f0 <HAL_DMA_IRQHandler+0xd0c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d018      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a6e      	ldr	r2, [pc, #440]	@ (80044f4 <HAL_DMA_IRQHandler+0xd10>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d013      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a6d      	ldr	r2, [pc, #436]	@ (80044f8 <HAL_DMA_IRQHandler+0xd14>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a6b      	ldr	r2, [pc, #428]	@ (80044fc <HAL_DMA_IRQHandler+0xd18>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d009      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a6a      	ldr	r2, [pc, #424]	@ (8004500 <HAL_DMA_IRQHandler+0xd1c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_DMA_IRQHandler+0xb82>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a68      	ldr	r2, [pc, #416]	@ (8004504 <HAL_DMA_IRQHandler+0xd20>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d108      	bne.n	8004378 <HAL_DMA_IRQHandler+0xb94>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0208 	bic.w	r2, r2, #8
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	e007      	b.n	8004388 <HAL_DMA_IRQHandler+0xba4>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0204 	bic.w	r2, r2, #4
 8004386:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 8165 	beq.w	800465c <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800439a:	e15f      	b.n	800465c <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	f003 031f 	and.w	r3, r3, #31
 80043a4:	2202      	movs	r2, #2
 80043a6:	409a      	lsls	r2, r3
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80c5 	beq.w	800453c <HAL_DMA_IRQHandler+0xd58>
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80bf 	beq.w	800453c <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	2202      	movs	r2, #2
 80043c8:	409a      	lsls	r2, r3
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d018      	beq.n	800440a <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d109      	bne.n	80043f6 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 813a 	beq.w	8004660 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043f4:	e134      	b.n	8004660 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8130 	beq.w	8004660 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004408:	e12a      	b.n	8004660 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b00      	cmp	r3, #0
 8004412:	f040 8089 	bne.w	8004528 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a2b      	ldr	r2, [pc, #172]	@ (80044c8 <HAL_DMA_IRQHandler+0xce4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d04a      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a29      	ldr	r2, [pc, #164]	@ (80044cc <HAL_DMA_IRQHandler+0xce8>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d045      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a28      	ldr	r2, [pc, #160]	@ (80044d0 <HAL_DMA_IRQHandler+0xcec>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d040      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a26      	ldr	r2, [pc, #152]	@ (80044d4 <HAL_DMA_IRQHandler+0xcf0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d03b      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a25      	ldr	r2, [pc, #148]	@ (80044d8 <HAL_DMA_IRQHandler+0xcf4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d036      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a23      	ldr	r2, [pc, #140]	@ (80044dc <HAL_DMA_IRQHandler+0xcf8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d031      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a22      	ldr	r2, [pc, #136]	@ (80044e0 <HAL_DMA_IRQHandler+0xcfc>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d02c      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a20      	ldr	r2, [pc, #128]	@ (80044e4 <HAL_DMA_IRQHandler+0xd00>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d027      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1f      	ldr	r2, [pc, #124]	@ (80044e8 <HAL_DMA_IRQHandler+0xd04>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d022      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a1d      	ldr	r2, [pc, #116]	@ (80044ec <HAL_DMA_IRQHandler+0xd08>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d01d      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a1c      	ldr	r2, [pc, #112]	@ (80044f0 <HAL_DMA_IRQHandler+0xd0c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d018      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a1a      	ldr	r2, [pc, #104]	@ (80044f4 <HAL_DMA_IRQHandler+0xd10>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d013      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a19      	ldr	r2, [pc, #100]	@ (80044f8 <HAL_DMA_IRQHandler+0xd14>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d00e      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a17      	ldr	r2, [pc, #92]	@ (80044fc <HAL_DMA_IRQHandler+0xd18>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d009      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a16      	ldr	r2, [pc, #88]	@ (8004500 <HAL_DMA_IRQHandler+0xd1c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d004      	beq.n	80044b6 <HAL_DMA_IRQHandler+0xcd2>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a14      	ldr	r2, [pc, #80]	@ (8004504 <HAL_DMA_IRQHandler+0xd20>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d128      	bne.n	8004508 <HAL_DMA_IRQHandler+0xd24>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0214 	bic.w	r2, r2, #20
 80044c4:	601a      	str	r2, [r3, #0]
 80044c6:	e027      	b.n	8004518 <HAL_DMA_IRQHandler+0xd34>
 80044c8:	40020010 	.word	0x40020010
 80044cc:	40020028 	.word	0x40020028
 80044d0:	40020040 	.word	0x40020040
 80044d4:	40020058 	.word	0x40020058
 80044d8:	40020070 	.word	0x40020070
 80044dc:	40020088 	.word	0x40020088
 80044e0:	400200a0 	.word	0x400200a0
 80044e4:	400200b8 	.word	0x400200b8
 80044e8:	40020410 	.word	0x40020410
 80044ec:	40020428 	.word	0x40020428
 80044f0:	40020440 	.word	0x40020440
 80044f4:	40020458 	.word	0x40020458
 80044f8:	40020470 	.word	0x40020470
 80044fc:	40020488 	.word	0x40020488
 8004500:	400204a0 	.word	0x400204a0
 8004504:	400204b8 	.word	0x400204b8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 020a 	bic.w	r2, r2, #10
 8004516:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8097 	beq.w	8004660 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800453a:	e091      	b.n	8004660 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004540:	f003 031f 	and.w	r3, r3, #31
 8004544:	2208      	movs	r2, #8
 8004546:	409a      	lsls	r2, r3
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	4013      	ands	r3, r2
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 8088 	beq.w	8004662 <HAL_DMA_IRQHandler+0xe7e>
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8082 	beq.w	8004662 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a41      	ldr	r2, [pc, #260]	@ (8004668 <HAL_DMA_IRQHandler+0xe84>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d04a      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a3f      	ldr	r2, [pc, #252]	@ (800466c <HAL_DMA_IRQHandler+0xe88>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d045      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a3e      	ldr	r2, [pc, #248]	@ (8004670 <HAL_DMA_IRQHandler+0xe8c>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d040      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a3c      	ldr	r2, [pc, #240]	@ (8004674 <HAL_DMA_IRQHandler+0xe90>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d03b      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a3b      	ldr	r2, [pc, #236]	@ (8004678 <HAL_DMA_IRQHandler+0xe94>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d036      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a39      	ldr	r2, [pc, #228]	@ (800467c <HAL_DMA_IRQHandler+0xe98>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d031      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a38      	ldr	r2, [pc, #224]	@ (8004680 <HAL_DMA_IRQHandler+0xe9c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d02c      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a36      	ldr	r2, [pc, #216]	@ (8004684 <HAL_DMA_IRQHandler+0xea0>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d027      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a35      	ldr	r2, [pc, #212]	@ (8004688 <HAL_DMA_IRQHandler+0xea4>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d022      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a33      	ldr	r2, [pc, #204]	@ (800468c <HAL_DMA_IRQHandler+0xea8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d01d      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a32      	ldr	r2, [pc, #200]	@ (8004690 <HAL_DMA_IRQHandler+0xeac>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d018      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a30      	ldr	r2, [pc, #192]	@ (8004694 <HAL_DMA_IRQHandler+0xeb0>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d013      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a2f      	ldr	r2, [pc, #188]	@ (8004698 <HAL_DMA_IRQHandler+0xeb4>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00e      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a2d      	ldr	r2, [pc, #180]	@ (800469c <HAL_DMA_IRQHandler+0xeb8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d009      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a2c      	ldr	r2, [pc, #176]	@ (80046a0 <HAL_DMA_IRQHandler+0xebc>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d004      	beq.n	80045fe <HAL_DMA_IRQHandler+0xe1a>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a2a      	ldr	r2, [pc, #168]	@ (80046a4 <HAL_DMA_IRQHandler+0xec0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d108      	bne.n	8004610 <HAL_DMA_IRQHandler+0xe2c>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 021c 	bic.w	r2, r2, #28
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	e007      	b.n	8004620 <HAL_DMA_IRQHandler+0xe3c>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 020e 	bic.w	r2, r2, #14
 800461e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004624:	f003 031f 	and.w	r3, r3, #31
 8004628:	2201      	movs	r2, #1
 800462a:	409a      	lsls	r2, r3
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	4798      	blx	r3
 8004656:	e004      	b.n	8004662 <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004658:	bf00      	nop
 800465a:	e002      	b.n	8004662 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800465c:	bf00      	nop
 800465e:	e000      	b.n	8004662 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004660:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004662:	3728      	adds	r7, #40	@ 0x28
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40020010 	.word	0x40020010
 800466c:	40020028 	.word	0x40020028
 8004670:	40020040 	.word	0x40020040
 8004674:	40020058 	.word	0x40020058
 8004678:	40020070 	.word	0x40020070
 800467c:	40020088 	.word	0x40020088
 8004680:	400200a0 	.word	0x400200a0
 8004684:	400200b8 	.word	0x400200b8
 8004688:	40020410 	.word	0x40020410
 800468c:	40020428 	.word	0x40020428
 8004690:	40020440 	.word	0x40020440
 8004694:	40020458 	.word	0x40020458
 8004698:	40020470 	.word	0x40020470
 800469c:	40020488 	.word	0x40020488
 80046a0:	400204a0 	.word	0x400204a0
 80046a4:	400204b8 	.word	0x400204b8

080046a8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046b6:	b2db      	uxtb	r3, r3
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ee:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a7f      	ldr	r2, [pc, #508]	@ (80048f8 <DMA_SetConfig+0x21c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d072      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a7d      	ldr	r2, [pc, #500]	@ (80048fc <DMA_SetConfig+0x220>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d06d      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a7c      	ldr	r2, [pc, #496]	@ (8004900 <DMA_SetConfig+0x224>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d068      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a7a      	ldr	r2, [pc, #488]	@ (8004904 <DMA_SetConfig+0x228>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d063      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a79      	ldr	r2, [pc, #484]	@ (8004908 <DMA_SetConfig+0x22c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d05e      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a77      	ldr	r2, [pc, #476]	@ (800490c <DMA_SetConfig+0x230>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d059      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a76      	ldr	r2, [pc, #472]	@ (8004910 <DMA_SetConfig+0x234>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d054      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a74      	ldr	r2, [pc, #464]	@ (8004914 <DMA_SetConfig+0x238>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d04f      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a73      	ldr	r2, [pc, #460]	@ (8004918 <DMA_SetConfig+0x23c>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d04a      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a71      	ldr	r2, [pc, #452]	@ (800491c <DMA_SetConfig+0x240>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d045      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a70      	ldr	r2, [pc, #448]	@ (8004920 <DMA_SetConfig+0x244>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d040      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a6e      	ldr	r2, [pc, #440]	@ (8004924 <DMA_SetConfig+0x248>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d03b      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a6d      	ldr	r2, [pc, #436]	@ (8004928 <DMA_SetConfig+0x24c>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d036      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a6b      	ldr	r2, [pc, #428]	@ (800492c <DMA_SetConfig+0x250>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d031      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a6a      	ldr	r2, [pc, #424]	@ (8004930 <DMA_SetConfig+0x254>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d02c      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a68      	ldr	r2, [pc, #416]	@ (8004934 <DMA_SetConfig+0x258>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d027      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a67      	ldr	r2, [pc, #412]	@ (8004938 <DMA_SetConfig+0x25c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d022      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a65      	ldr	r2, [pc, #404]	@ (800493c <DMA_SetConfig+0x260>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d01d      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a64      	ldr	r2, [pc, #400]	@ (8004940 <DMA_SetConfig+0x264>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d018      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a62      	ldr	r2, [pc, #392]	@ (8004944 <DMA_SetConfig+0x268>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d013      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a61      	ldr	r2, [pc, #388]	@ (8004948 <DMA_SetConfig+0x26c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d00e      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a5f      	ldr	r2, [pc, #380]	@ (800494c <DMA_SetConfig+0x270>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d009      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a5e      	ldr	r2, [pc, #376]	@ (8004950 <DMA_SetConfig+0x274>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d004      	beq.n	80047e6 <DMA_SetConfig+0x10a>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a5c      	ldr	r2, [pc, #368]	@ (8004954 <DMA_SetConfig+0x278>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d101      	bne.n	80047ea <DMA_SetConfig+0x10e>
 80047e6:	2301      	movs	r3, #1
 80047e8:	e000      	b.n	80047ec <DMA_SetConfig+0x110>
 80047ea:	2300      	movs	r3, #0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00d      	beq.n	800480c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80047f8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d004      	beq.n	800480c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800480a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a39      	ldr	r2, [pc, #228]	@ (80048f8 <DMA_SetConfig+0x21c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d04a      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a38      	ldr	r2, [pc, #224]	@ (80048fc <DMA_SetConfig+0x220>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d045      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a36      	ldr	r2, [pc, #216]	@ (8004900 <DMA_SetConfig+0x224>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d040      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a35      	ldr	r2, [pc, #212]	@ (8004904 <DMA_SetConfig+0x228>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d03b      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a33      	ldr	r2, [pc, #204]	@ (8004908 <DMA_SetConfig+0x22c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d036      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a32      	ldr	r2, [pc, #200]	@ (800490c <DMA_SetConfig+0x230>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d031      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a30      	ldr	r2, [pc, #192]	@ (8004910 <DMA_SetConfig+0x234>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d02c      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a2f      	ldr	r2, [pc, #188]	@ (8004914 <DMA_SetConfig+0x238>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d027      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a2d      	ldr	r2, [pc, #180]	@ (8004918 <DMA_SetConfig+0x23c>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d022      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a2c      	ldr	r2, [pc, #176]	@ (800491c <DMA_SetConfig+0x240>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d01d      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a2a      	ldr	r2, [pc, #168]	@ (8004920 <DMA_SetConfig+0x244>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d018      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a29      	ldr	r2, [pc, #164]	@ (8004924 <DMA_SetConfig+0x248>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d013      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a27      	ldr	r2, [pc, #156]	@ (8004928 <DMA_SetConfig+0x24c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00e      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a26      	ldr	r2, [pc, #152]	@ (800492c <DMA_SetConfig+0x250>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d009      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a24      	ldr	r2, [pc, #144]	@ (8004930 <DMA_SetConfig+0x254>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d004      	beq.n	80048ac <DMA_SetConfig+0x1d0>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a23      	ldr	r2, [pc, #140]	@ (8004934 <DMA_SetConfig+0x258>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d101      	bne.n	80048b0 <DMA_SetConfig+0x1d4>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <DMA_SetConfig+0x1d6>
 80048b0:	2300      	movs	r3, #0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d059      	beq.n	800496a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ba:	f003 031f 	and.w	r3, r3, #31
 80048be:	223f      	movs	r2, #63	@ 0x3f
 80048c0:	409a      	lsls	r2, r3
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80048d4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	2b40      	cmp	r3, #64	@ 0x40
 80048e4:	d138      	bne.n	8004958 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80048f6:	e0ae      	b.n	8004a56 <DMA_SetConfig+0x37a>
 80048f8:	40020010 	.word	0x40020010
 80048fc:	40020028 	.word	0x40020028
 8004900:	40020040 	.word	0x40020040
 8004904:	40020058 	.word	0x40020058
 8004908:	40020070 	.word	0x40020070
 800490c:	40020088 	.word	0x40020088
 8004910:	400200a0 	.word	0x400200a0
 8004914:	400200b8 	.word	0x400200b8
 8004918:	40020410 	.word	0x40020410
 800491c:	40020428 	.word	0x40020428
 8004920:	40020440 	.word	0x40020440
 8004924:	40020458 	.word	0x40020458
 8004928:	40020470 	.word	0x40020470
 800492c:	40020488 	.word	0x40020488
 8004930:	400204a0 	.word	0x400204a0
 8004934:	400204b8 	.word	0x400204b8
 8004938:	58025408 	.word	0x58025408
 800493c:	5802541c 	.word	0x5802541c
 8004940:	58025430 	.word	0x58025430
 8004944:	58025444 	.word	0x58025444
 8004948:	58025458 	.word	0x58025458
 800494c:	5802546c 	.word	0x5802546c
 8004950:	58025480 	.word	0x58025480
 8004954:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	60da      	str	r2, [r3, #12]
}
 8004968:	e075      	b.n	8004a56 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a64 <DMA_SetConfig+0x388>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d04a      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a3b      	ldr	r2, [pc, #236]	@ (8004a68 <DMA_SetConfig+0x38c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d045      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a3a      	ldr	r2, [pc, #232]	@ (8004a6c <DMA_SetConfig+0x390>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d040      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a38      	ldr	r2, [pc, #224]	@ (8004a70 <DMA_SetConfig+0x394>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d03b      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a37      	ldr	r2, [pc, #220]	@ (8004a74 <DMA_SetConfig+0x398>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d036      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a35      	ldr	r2, [pc, #212]	@ (8004a78 <DMA_SetConfig+0x39c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d031      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a34      	ldr	r2, [pc, #208]	@ (8004a7c <DMA_SetConfig+0x3a0>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d02c      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a32      	ldr	r2, [pc, #200]	@ (8004a80 <DMA_SetConfig+0x3a4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d027      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a31      	ldr	r2, [pc, #196]	@ (8004a84 <DMA_SetConfig+0x3a8>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d022      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a2f      	ldr	r2, [pc, #188]	@ (8004a88 <DMA_SetConfig+0x3ac>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d01d      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a2e      	ldr	r2, [pc, #184]	@ (8004a8c <DMA_SetConfig+0x3b0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d018      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a2c      	ldr	r2, [pc, #176]	@ (8004a90 <DMA_SetConfig+0x3b4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d013      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004a94 <DMA_SetConfig+0x3b8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00e      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a29      	ldr	r2, [pc, #164]	@ (8004a98 <DMA_SetConfig+0x3bc>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d009      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a28      	ldr	r2, [pc, #160]	@ (8004a9c <DMA_SetConfig+0x3c0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d004      	beq.n	8004a0a <DMA_SetConfig+0x32e>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a26      	ldr	r2, [pc, #152]	@ (8004aa0 <DMA_SetConfig+0x3c4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <DMA_SetConfig+0x332>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <DMA_SetConfig+0x334>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d020      	beq.n	8004a56 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a18:	f003 031f 	and.w	r3, r3, #31
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	409a      	lsls	r2, r3
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b40      	cmp	r3, #64	@ 0x40
 8004a32:	d108      	bne.n	8004a46 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	60da      	str	r2, [r3, #12]
}
 8004a44:	e007      	b.n	8004a56 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	60da      	str	r2, [r3, #12]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	48022c08 	.word	0x48022c08
 8004a68:	48022c1c 	.word	0x48022c1c
 8004a6c:	48022c30 	.word	0x48022c30
 8004a70:	48022c44 	.word	0x48022c44
 8004a74:	48022c58 	.word	0x48022c58
 8004a78:	48022c6c 	.word	0x48022c6c
 8004a7c:	48022c80 	.word	0x48022c80
 8004a80:	48022c94 	.word	0x48022c94
 8004a84:	58025408 	.word	0x58025408
 8004a88:	5802541c 	.word	0x5802541c
 8004a8c:	58025430 	.word	0x58025430
 8004a90:	58025444 	.word	0x58025444
 8004a94:	58025458 	.word	0x58025458
 8004a98:	5802546c 	.word	0x5802546c
 8004a9c:	58025480 	.word	0x58025480
 8004aa0:	58025494 	.word	0x58025494

08004aa4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a42      	ldr	r2, [pc, #264]	@ (8004bbc <DMA_CalcBaseAndBitshift+0x118>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d04a      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a41      	ldr	r2, [pc, #260]	@ (8004bc0 <DMA_CalcBaseAndBitshift+0x11c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d045      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a3f      	ldr	r2, [pc, #252]	@ (8004bc4 <DMA_CalcBaseAndBitshift+0x120>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d040      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a3e      	ldr	r2, [pc, #248]	@ (8004bc8 <DMA_CalcBaseAndBitshift+0x124>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d03b      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8004bcc <DMA_CalcBaseAndBitshift+0x128>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d036      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a3b      	ldr	r2, [pc, #236]	@ (8004bd0 <DMA_CalcBaseAndBitshift+0x12c>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d031      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a39      	ldr	r2, [pc, #228]	@ (8004bd4 <DMA_CalcBaseAndBitshift+0x130>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d02c      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a38      	ldr	r2, [pc, #224]	@ (8004bd8 <DMA_CalcBaseAndBitshift+0x134>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d027      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a36      	ldr	r2, [pc, #216]	@ (8004bdc <DMA_CalcBaseAndBitshift+0x138>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d022      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a35      	ldr	r2, [pc, #212]	@ (8004be0 <DMA_CalcBaseAndBitshift+0x13c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d01d      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a33      	ldr	r2, [pc, #204]	@ (8004be4 <DMA_CalcBaseAndBitshift+0x140>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d018      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a32      	ldr	r2, [pc, #200]	@ (8004be8 <DMA_CalcBaseAndBitshift+0x144>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d013      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a30      	ldr	r2, [pc, #192]	@ (8004bec <DMA_CalcBaseAndBitshift+0x148>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00e      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a2f      	ldr	r2, [pc, #188]	@ (8004bf0 <DMA_CalcBaseAndBitshift+0x14c>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d009      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf4 <DMA_CalcBaseAndBitshift+0x150>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <DMA_CalcBaseAndBitshift+0xa8>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf8 <DMA_CalcBaseAndBitshift+0x154>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <DMA_CalcBaseAndBitshift+0xac>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <DMA_CalcBaseAndBitshift+0xae>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d024      	beq.n	8004ba0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	3b10      	subs	r3, #16
 8004b5e:	4a27      	ldr	r2, [pc, #156]	@ (8004bfc <DMA_CalcBaseAndBitshift+0x158>)
 8004b60:	fba2 2303 	umull	r2, r3, r2, r3
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	4a24      	ldr	r2, [pc, #144]	@ (8004c00 <DMA_CalcBaseAndBitshift+0x15c>)
 8004b70:	5cd3      	ldrb	r3, [r2, r3]
 8004b72:	461a      	mov	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2b03      	cmp	r3, #3
 8004b7c:	d908      	bls.n	8004b90 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	4b1f      	ldr	r3, [pc, #124]	@ (8004c04 <DMA_CalcBaseAndBitshift+0x160>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	1d1a      	adds	r2, r3, #4
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b8e:	e00d      	b.n	8004bac <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	461a      	mov	r2, r3
 8004b96:	4b1b      	ldr	r3, [pc, #108]	@ (8004c04 <DMA_CalcBaseAndBitshift+0x160>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b9e:	e005      	b.n	8004bac <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	40020010 	.word	0x40020010
 8004bc0:	40020028 	.word	0x40020028
 8004bc4:	40020040 	.word	0x40020040
 8004bc8:	40020058 	.word	0x40020058
 8004bcc:	40020070 	.word	0x40020070
 8004bd0:	40020088 	.word	0x40020088
 8004bd4:	400200a0 	.word	0x400200a0
 8004bd8:	400200b8 	.word	0x400200b8
 8004bdc:	40020410 	.word	0x40020410
 8004be0:	40020428 	.word	0x40020428
 8004be4:	40020440 	.word	0x40020440
 8004be8:	40020458 	.word	0x40020458
 8004bec:	40020470 	.word	0x40020470
 8004bf0:	40020488 	.word	0x40020488
 8004bf4:	400204a0 	.word	0x400204a0
 8004bf8:	400204b8 	.word	0x400204b8
 8004bfc:	aaaaaaab 	.word	0xaaaaaaab
 8004c00:	08014440 	.word	0x08014440
 8004c04:	fffffc00 	.word	0xfffffc00

08004c08 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c10:	2300      	movs	r3, #0
 8004c12:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d120      	bne.n	8004c5e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d858      	bhi.n	8004cd6 <DMA_CheckFifoParam+0xce>
 8004c24:	a201      	add	r2, pc, #4	@ (adr r2, 8004c2c <DMA_CheckFifoParam+0x24>)
 8004c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c2a:	bf00      	nop
 8004c2c:	08004c3d 	.word	0x08004c3d
 8004c30:	08004c4f 	.word	0x08004c4f
 8004c34:	08004c3d 	.word	0x08004c3d
 8004c38:	08004cd7 	.word	0x08004cd7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d048      	beq.n	8004cda <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c4c:	e045      	b.n	8004cda <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c52:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c56:	d142      	bne.n	8004cde <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c5c:	e03f      	b.n	8004cde <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c66:	d123      	bne.n	8004cb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6c:	2b03      	cmp	r3, #3
 8004c6e:	d838      	bhi.n	8004ce2 <DMA_CheckFifoParam+0xda>
 8004c70:	a201      	add	r2, pc, #4	@ (adr r2, 8004c78 <DMA_CheckFifoParam+0x70>)
 8004c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c76:	bf00      	nop
 8004c78:	08004c89 	.word	0x08004c89
 8004c7c:	08004c8f 	.word	0x08004c8f
 8004c80:	08004c89 	.word	0x08004c89
 8004c84:	08004ca1 	.word	0x08004ca1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	73fb      	strb	r3, [r7, #15]
        break;
 8004c8c:	e030      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d025      	beq.n	8004ce6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c9e:	e022      	b.n	8004ce6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ca8:	d11f      	bne.n	8004cea <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cae:	e01c      	b.n	8004cea <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d902      	bls.n	8004cbe <DMA_CheckFifoParam+0xb6>
 8004cb8:	2b03      	cmp	r3, #3
 8004cba:	d003      	beq.n	8004cc4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004cbc:	e018      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc2:	e015      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00e      	beq.n	8004cee <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	73fb      	strb	r3, [r7, #15]
    break;
 8004cd4:	e00b      	b.n	8004cee <DMA_CheckFifoParam+0xe6>
        break;
 8004cd6:	bf00      	nop
 8004cd8:	e00a      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        break;
 8004cda:	bf00      	nop
 8004cdc:	e008      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        break;
 8004cde:	bf00      	nop
 8004ce0:	e006      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        break;
 8004ce2:	bf00      	nop
 8004ce4:	e004      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        break;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
        break;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <DMA_CheckFifoParam+0xe8>
    break;
 8004cee:	bf00      	nop
    }
  }

  return status;
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop

08004d00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a38      	ldr	r2, [pc, #224]	@ (8004df4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d022      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a36      	ldr	r2, [pc, #216]	@ (8004df8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01d      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a35      	ldr	r2, [pc, #212]	@ (8004dfc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d018      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a33      	ldr	r2, [pc, #204]	@ (8004e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d013      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a32      	ldr	r2, [pc, #200]	@ (8004e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00e      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a30      	ldr	r2, [pc, #192]	@ (8004e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d009      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a2f      	ldr	r2, [pc, #188]	@ (8004e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d004      	beq.n	8004d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a2d      	ldr	r2, [pc, #180]	@ (8004e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d101      	bne.n	8004d62 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004d62:	2300      	movs	r3, #0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01a      	beq.n	8004d9e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	3b08      	subs	r3, #8
 8004d70:	4a28      	ldr	r2, [pc, #160]	@ (8004e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004d72:	fba2 2303 	umull	r2, r3, r2, r3
 8004d76:	091b      	lsrs	r3, r3, #4
 8004d78:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4b26      	ldr	r3, [pc, #152]	@ (8004e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004d7e:	4413      	add	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	461a      	mov	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a24      	ldr	r2, [pc, #144]	@ (8004e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004d8c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f003 031f 	and.w	r3, r3, #31
 8004d94:	2201      	movs	r2, #1
 8004d96:	409a      	lsls	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004d9c:	e024      	b.n	8004de8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	3b10      	subs	r3, #16
 8004da6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004da8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d806      	bhi.n	8004dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4a1b      	ldr	r2, [pc, #108]	@ (8004e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d902      	bls.n	8004dc6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4b18      	ldr	r3, [pc, #96]	@ (8004e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	461a      	mov	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a16      	ldr	r2, [pc, #88]	@ (8004e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004dd8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 031f 	and.w	r3, r3, #31
 8004de0:	2201      	movs	r2, #1
 8004de2:	409a      	lsls	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004de8:	bf00      	nop
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	58025408 	.word	0x58025408
 8004df8:	5802541c 	.word	0x5802541c
 8004dfc:	58025430 	.word	0x58025430
 8004e00:	58025444 	.word	0x58025444
 8004e04:	58025458 	.word	0x58025458
 8004e08:	5802546c 	.word	0x5802546c
 8004e0c:	58025480 	.word	0x58025480
 8004e10:	58025494 	.word	0x58025494
 8004e14:	cccccccd 	.word	0xcccccccd
 8004e18:	16009600 	.word	0x16009600
 8004e1c:	58025880 	.word	0x58025880
 8004e20:	aaaaaaab 	.word	0xaaaaaaab
 8004e24:	400204b8 	.word	0x400204b8
 8004e28:	4002040f 	.word	0x4002040f
 8004e2c:	10008200 	.word	0x10008200
 8004e30:	40020880 	.word	0x40020880

08004e34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d04a      	beq.n	8004ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	d847      	bhi.n	8004ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a25      	ldr	r2, [pc, #148]	@ (8004eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d022      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a24      	ldr	r2, [pc, #144]	@ (8004ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d01d      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a22      	ldr	r2, [pc, #136]	@ (8004ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d018      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a21      	ldr	r2, [pc, #132]	@ (8004ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d013      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d00e      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a1e      	ldr	r2, [pc, #120]	@ (8004f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d009      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a1c      	ldr	r2, [pc, #112]	@ (8004f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d004      	beq.n	8004ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d101      	bne.n	8004ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e000      	b.n	8004ea6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00a      	beq.n	8004ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4b17      	ldr	r3, [pc, #92]	@ (8004f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a15      	ldr	r2, [pc, #84]	@ (8004f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004ebc:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ebe:	e009      	b.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4b14      	ldr	r3, [pc, #80]	@ (8004f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	461a      	mov	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a11      	ldr	r2, [pc, #68]	@ (8004f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004ed2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	2201      	movs	r2, #1
 8004eda:	409a      	lsls	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	58025408 	.word	0x58025408
 8004ef0:	5802541c 	.word	0x5802541c
 8004ef4:	58025430 	.word	0x58025430
 8004ef8:	58025444 	.word	0x58025444
 8004efc:	58025458 	.word	0x58025458
 8004f00:	5802546c 	.word	0x5802546c
 8004f04:	58025480 	.word	0x58025480
 8004f08:	58025494 	.word	0x58025494
 8004f0c:	1600963f 	.word	0x1600963f
 8004f10:	58025940 	.word	0x58025940
 8004f14:	1000823f 	.word	0x1000823f
 8004f18:	40020940 	.word	0x40020940

08004f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b089      	sub	sp, #36	@ 0x24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f2a:	4b89      	ldr	r3, [pc, #548]	@ (8005150 <HAL_GPIO_Init+0x234>)
 8004f2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f2e:	e194      	b.n	800525a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	2101      	movs	r1, #1
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	fa01 f303 	lsl.w	r3, r1, r3
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 8186 	beq.w	8005254 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f003 0303 	and.w	r3, r3, #3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d005      	beq.n	8004f60 <HAL_GPIO_Init+0x44>
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f003 0303 	and.w	r3, r3, #3
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d130      	bne.n	8004fc2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	2203      	movs	r2, #3
 8004f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f70:	43db      	mvns	r3, r3
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	4013      	ands	r3, r2
 8004f76:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f96:	2201      	movs	r2, #1
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	091b      	lsrs	r3, r3, #4
 8004fac:	f003 0201 	and.w	r2, r3, #1
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	69ba      	ldr	r2, [r7, #24]
 8004fc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d017      	beq.n	8004ffe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	2203      	movs	r2, #3
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	689a      	ldr	r2, [r3, #8]
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 0303 	and.w	r3, r3, #3
 8005006:	2b02      	cmp	r3, #2
 8005008:	d123      	bne.n	8005052 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	08da      	lsrs	r2, r3, #3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	3208      	adds	r2, #8
 8005012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	220f      	movs	r2, #15
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	691a      	ldr	r2, [r3, #16]
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	08da      	lsrs	r2, r3, #3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3208      	adds	r2, #8
 800504c:	69b9      	ldr	r1, [r7, #24]
 800504e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	2203      	movs	r2, #3
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	43db      	mvns	r3, r3
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	4013      	ands	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 0203 	and.w	r2, r3, #3
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	4313      	orrs	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 80e0 	beq.w	8005254 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005094:	4b2f      	ldr	r3, [pc, #188]	@ (8005154 <HAL_GPIO_Init+0x238>)
 8005096:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800509a:	4a2e      	ldr	r2, [pc, #184]	@ (8005154 <HAL_GPIO_Init+0x238>)
 800509c:	f043 0302 	orr.w	r3, r3, #2
 80050a0:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80050a4:	4b2b      	ldr	r3, [pc, #172]	@ (8005154 <HAL_GPIO_Init+0x238>)
 80050a6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050b2:	4a29      	ldr	r2, [pc, #164]	@ (8005158 <HAL_GPIO_Init+0x23c>)
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	3302      	adds	r3, #2
 80050ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f003 0303 	and.w	r3, r3, #3
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	220f      	movs	r2, #15
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	43db      	mvns	r3, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4013      	ands	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a20      	ldr	r2, [pc, #128]	@ (800515c <HAL_GPIO_Init+0x240>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d052      	beq.n	8005184 <HAL_GPIO_Init+0x268>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005160 <HAL_GPIO_Init+0x244>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d031      	beq.n	800514a <HAL_GPIO_Init+0x22e>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005164 <HAL_GPIO_Init+0x248>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d02b      	beq.n	8005146 <HAL_GPIO_Init+0x22a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005168 <HAL_GPIO_Init+0x24c>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d025      	beq.n	8005142 <HAL_GPIO_Init+0x226>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a1c      	ldr	r2, [pc, #112]	@ (800516c <HAL_GPIO_Init+0x250>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d01f      	beq.n	800513e <HAL_GPIO_Init+0x222>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a1b      	ldr	r2, [pc, #108]	@ (8005170 <HAL_GPIO_Init+0x254>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d019      	beq.n	800513a <HAL_GPIO_Init+0x21e>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a1a      	ldr	r2, [pc, #104]	@ (8005174 <HAL_GPIO_Init+0x258>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d013      	beq.n	8005136 <HAL_GPIO_Init+0x21a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a19      	ldr	r2, [pc, #100]	@ (8005178 <HAL_GPIO_Init+0x25c>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00d      	beq.n	8005132 <HAL_GPIO_Init+0x216>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a18      	ldr	r2, [pc, #96]	@ (800517c <HAL_GPIO_Init+0x260>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d007      	beq.n	800512e <HAL_GPIO_Init+0x212>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a17      	ldr	r2, [pc, #92]	@ (8005180 <HAL_GPIO_Init+0x264>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d101      	bne.n	800512a <HAL_GPIO_Init+0x20e>
 8005126:	2309      	movs	r3, #9
 8005128:	e02d      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800512a:	230a      	movs	r3, #10
 800512c:	e02b      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800512e:	2308      	movs	r3, #8
 8005130:	e029      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 8005132:	2307      	movs	r3, #7
 8005134:	e027      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 8005136:	2306      	movs	r3, #6
 8005138:	e025      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800513a:	2305      	movs	r3, #5
 800513c:	e023      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800513e:	2304      	movs	r3, #4
 8005140:	e021      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 8005142:	2303      	movs	r3, #3
 8005144:	e01f      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 8005146:	2302      	movs	r3, #2
 8005148:	e01d      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800514a:	2301      	movs	r3, #1
 800514c:	e01b      	b.n	8005186 <HAL_GPIO_Init+0x26a>
 800514e:	bf00      	nop
 8005150:	58000080 	.word	0x58000080
 8005154:	58024400 	.word	0x58024400
 8005158:	58000400 	.word	0x58000400
 800515c:	58020000 	.word	0x58020000
 8005160:	58020400 	.word	0x58020400
 8005164:	58020800 	.word	0x58020800
 8005168:	58020c00 	.word	0x58020c00
 800516c:	58021000 	.word	0x58021000
 8005170:	58021400 	.word	0x58021400
 8005174:	58021800 	.word	0x58021800
 8005178:	58021c00 	.word	0x58021c00
 800517c:	58022000 	.word	0x58022000
 8005180:	58022400 	.word	0x58022400
 8005184:	2300      	movs	r3, #0
 8005186:	69fa      	ldr	r2, [r7, #28]
 8005188:	f002 0203 	and.w	r2, r2, #3
 800518c:	0092      	lsls	r2, r2, #2
 800518e:	4093      	lsls	r3, r2
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005196:	4938      	ldr	r1, [pc, #224]	@ (8005278 <HAL_GPIO_Init+0x35c>)
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	089b      	lsrs	r3, r3, #2
 800519c:	3302      	adds	r3, #2
 800519e:	69ba      	ldr	r2, [r7, #24]
 80051a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	43db      	mvns	r3, r3
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	4013      	ands	r3, r2
 80051b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80051ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80051d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	43db      	mvns	r3, r3
 80051de:	69ba      	ldr	r2, [r7, #24]
 80051e0:	4013      	ands	r3, r2
 80051e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d003      	beq.n	80051f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80051f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	43db      	mvns	r3, r3
 800520a:	69ba      	ldr	r2, [r7, #24]
 800520c:	4013      	ands	r3, r2
 800520e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	4313      	orrs	r3, r2
 8005222:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	43db      	mvns	r3, r3
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	4013      	ands	r3, r2
 8005238:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	4313      	orrs	r3, r2
 800524c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	3301      	adds	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	fa22 f303 	lsr.w	r3, r2, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	f47f ae63 	bne.w	8004f30 <HAL_GPIO_Init+0x14>
  }
}
 800526a:	bf00      	nop
 800526c:	bf00      	nop
 800526e:	3724      	adds	r7, #36	@ 0x24
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	58000400 	.word	0x58000400

0800527c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800528a:	4b75      	ldr	r3, [pc, #468]	@ (8005460 <HAL_GPIO_DeInit+0x1e4>)
 800528c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800528e:	e0d9      	b.n	8005444 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8005290:	2201      	movs	r2, #1
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	4013      	ands	r3, r2
 800529c:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80cc 	beq.w	800543e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 80052a6:	4a6f      	ldr	r2, [pc, #444]	@ (8005464 <HAL_GPIO_DeInit+0x1e8>)
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	089b      	lsrs	r3, r3, #2
 80052ac:	3302      	adds	r3, #2
 80052ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052b2:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	220f      	movs	r2, #15
 80052be:	fa02 f303 	lsl.w	r3, r2, r3
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	4013      	ands	r3, r2
 80052c6:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a67      	ldr	r2, [pc, #412]	@ (8005468 <HAL_GPIO_DeInit+0x1ec>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d037      	beq.n	8005340 <HAL_GPIO_DeInit+0xc4>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a66      	ldr	r2, [pc, #408]	@ (800546c <HAL_GPIO_DeInit+0x1f0>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d031      	beq.n	800533c <HAL_GPIO_DeInit+0xc0>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a65      	ldr	r2, [pc, #404]	@ (8005470 <HAL_GPIO_DeInit+0x1f4>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d02b      	beq.n	8005338 <HAL_GPIO_DeInit+0xbc>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a64      	ldr	r2, [pc, #400]	@ (8005474 <HAL_GPIO_DeInit+0x1f8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d025      	beq.n	8005334 <HAL_GPIO_DeInit+0xb8>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a63      	ldr	r2, [pc, #396]	@ (8005478 <HAL_GPIO_DeInit+0x1fc>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d01f      	beq.n	8005330 <HAL_GPIO_DeInit+0xb4>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a62      	ldr	r2, [pc, #392]	@ (800547c <HAL_GPIO_DeInit+0x200>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d019      	beq.n	800532c <HAL_GPIO_DeInit+0xb0>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a61      	ldr	r2, [pc, #388]	@ (8005480 <HAL_GPIO_DeInit+0x204>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d013      	beq.n	8005328 <HAL_GPIO_DeInit+0xac>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a60      	ldr	r2, [pc, #384]	@ (8005484 <HAL_GPIO_DeInit+0x208>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00d      	beq.n	8005324 <HAL_GPIO_DeInit+0xa8>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a5f      	ldr	r2, [pc, #380]	@ (8005488 <HAL_GPIO_DeInit+0x20c>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d007      	beq.n	8005320 <HAL_GPIO_DeInit+0xa4>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a5e      	ldr	r2, [pc, #376]	@ (800548c <HAL_GPIO_DeInit+0x210>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d101      	bne.n	800531c <HAL_GPIO_DeInit+0xa0>
 8005318:	2309      	movs	r3, #9
 800531a:	e012      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 800531c:	230a      	movs	r3, #10
 800531e:	e010      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005320:	2308      	movs	r3, #8
 8005322:	e00e      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005324:	2307      	movs	r3, #7
 8005326:	e00c      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005328:	2306      	movs	r3, #6
 800532a:	e00a      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 800532c:	2305      	movs	r3, #5
 800532e:	e008      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005330:	2304      	movs	r3, #4
 8005332:	e006      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005334:	2303      	movs	r3, #3
 8005336:	e004      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005338:	2302      	movs	r3, #2
 800533a:	e002      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 800533c:	2301      	movs	r3, #1
 800533e:	e000      	b.n	8005342 <HAL_GPIO_DeInit+0xc6>
 8005340:	2300      	movs	r3, #0
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	f002 0203 	and.w	r2, r2, #3
 8005348:	0092      	lsls	r2, r2, #2
 800534a:	4093      	lsls	r3, r2
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	429a      	cmp	r2, r3
 8005350:	d136      	bne.n	80053c0 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	43db      	mvns	r3, r3
 800535a:	401a      	ands	r2, r3
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	43db      	mvns	r3, r3
 8005368:	401a      	ands	r2, r3
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800536e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	43db      	mvns	r3, r3
 8005378:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800537c:	4013      	ands	r3, r2
 800537e:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8005380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	43db      	mvns	r3, r3
 800538a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800538e:	4013      	ands	r3, r2
 8005390:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f003 0303 	and.w	r3, r3, #3
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	220f      	movs	r2, #15
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80053a2:	4a30      	ldr	r2, [pc, #192]	@ (8005464 <HAL_GPIO_DeInit+0x1e8>)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	089b      	lsrs	r3, r3, #2
 80053a8:	3302      	adds	r3, #2
 80053aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	43da      	mvns	r2, r3
 80053b2:	482c      	ldr	r0, [pc, #176]	@ (8005464 <HAL_GPIO_DeInit+0x1e8>)
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	089b      	lsrs	r3, r3, #2
 80053b8:	400a      	ands	r2, r1
 80053ba:	3302      	adds	r3, #2
 80053bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	2103      	movs	r1, #3
 80053ca:	fa01 f303 	lsl.w	r3, r1, r3
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	08da      	lsrs	r2, r3, #3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3208      	adds	r2, #8
 80053dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f003 0307 	and.w	r3, r3, #7
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	220f      	movs	r2, #15
 80053ea:	fa02 f303 	lsl.w	r3, r2, r3
 80053ee:	43db      	mvns	r3, r3
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	08d2      	lsrs	r2, r2, #3
 80053f4:	4019      	ands	r1, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	3208      	adds	r2, #8
 80053fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	2103      	movs	r1, #3
 8005408:	fa01 f303 	lsl.w	r3, r1, r3
 800540c:	43db      	mvns	r3, r3
 800540e:	401a      	ands	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	2101      	movs	r1, #1
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	fa01 f303 	lsl.w	r3, r1, r3
 8005420:	43db      	mvns	r3, r3
 8005422:	401a      	ands	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	2103      	movs	r1, #3
 8005432:	fa01 f303 	lsl.w	r3, r1, r3
 8005436:	43db      	mvns	r3, r3
 8005438:	401a      	ands	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	3301      	adds	r3, #1
 8005442:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	fa22 f303 	lsr.w	r3, r2, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	f47f af1f 	bne.w	8005290 <HAL_GPIO_DeInit+0x14>
  }
}
 8005452:	bf00      	nop
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	58000080 	.word	0x58000080
 8005464:	58000400 	.word	0x58000400
 8005468:	58020000 	.word	0x58020000
 800546c:	58020400 	.word	0x58020400
 8005470:	58020800 	.word	0x58020800
 8005474:	58020c00 	.word	0x58020c00
 8005478:	58021000 	.word	0x58021000
 800547c:	58021400 	.word	0x58021400
 8005480:	58021800 	.word	0x58021800
 8005484:	58021c00 	.word	0x58021c00
 8005488:	58022000 	.word	0x58022000
 800548c:	58022400 	.word	0x58022400

08005490 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	4603      	mov	r3, r0
 8005498:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800549a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800549e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80054a2:	88fb      	ldrh	r3, [r7, #6]
 80054a4:	4013      	ands	r3, r2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d008      	beq.n	80054bc <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80054aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80054b4:	88fb      	ldrh	r3, [r7, #6]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fc fbd4 	bl	8001c64 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80054bc:	bf00      	nop
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e08b      	b.n	80055ee <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d106      	bne.n	80054f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fb fd3c 	bl	8000f68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2224      	movs	r2, #36	@ 0x24
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 0201 	bic.w	r2, r2, #1
 8005506:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005514:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005524:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	2b01      	cmp	r3, #1
 800552c:	d107      	bne.n	800553e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800553a:	609a      	str	r2, [r3, #8]
 800553c:	e006      	b.n	800554c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800554a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	2b02      	cmp	r3, #2
 8005552:	d108      	bne.n	8005566 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005562:	605a      	str	r2, [r3, #4]
 8005564:	e007      	b.n	8005576 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005574:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6859      	ldr	r1, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	4b1d      	ldr	r3, [pc, #116]	@ (80055f8 <HAL_I2C_Init+0x134>)
 8005582:	430b      	orrs	r3, r1
 8005584:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005594:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691a      	ldr	r2, [r3, #16]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	69d9      	ldr	r1, [r3, #28]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	02008000 	.word	0x02008000

080055fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e021      	b.n	8005652 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2224      	movs	r2, #36	@ 0x24
 8005612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 0201 	bic.w	r2, r2, #1
 8005624:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fb fd7a 	bl	8001120 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3708      	adds	r7, #8
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
	...

0800565c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	461a      	mov	r2, r3
 8005668:	460b      	mov	r3, r1
 800566a:	817b      	strh	r3, [r7, #10]
 800566c:	4613      	mov	r3, r2
 800566e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b20      	cmp	r3, #32
 800567a:	f040 80cd 	bne.w	8005818 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800568c:	d101      	bne.n	8005692 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800568e:	2302      	movs	r3, #2
 8005690:	e0c3      	b.n	800581a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005698:	2b01      	cmp	r3, #1
 800569a:	d101      	bne.n	80056a0 <HAL_I2C_Master_Receive_DMA+0x44>
 800569c:	2302      	movs	r3, #2
 800569e:	e0bc      	b.n	800581a <HAL_I2C_Master_Receive_DMA+0x1be>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2222      	movs	r2, #34	@ 0x22
 80056ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2210      	movs	r2, #16
 80056b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	893a      	ldrh	r2, [r7, #8]
 80056c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	4a55      	ldr	r2, [pc, #340]	@ (8005824 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 80056ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4a55      	ldr	r2, [pc, #340]	@ (8005828 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 80056d4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2bff      	cmp	r3, #255	@ 0xff
 80056de:	d906      	bls.n	80056ee <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	22ff      	movs	r2, #255	@ 0xff
 80056e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80056e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	e007      	b.n	80056fe <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80056f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056fc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005702:	2b00      	cmp	r3, #0
 8005704:	d070      	beq.n	80057e8 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570a:	2b00      	cmp	r3, #0
 800570c:	d020      	beq.n	8005750 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005712:	4a46      	ldr	r2, [pc, #280]	@ (800582c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8005714:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800571a:	4a45      	ldr	r2, [pc, #276]	@ (8005830 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800571c:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005722:	2200      	movs	r2, #0
 8005724:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800572a:	2200      	movs	r2, #0
 800572c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	3324      	adds	r3, #36	@ 0x24
 8005738:	4619      	mov	r1, r3
 800573a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005740:	f7fd fba0 	bl	8002e84 <HAL_DMA_Start_IT>
 8005744:	4603      	mov	r3, r0
 8005746:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005748:	7cfb      	ldrb	r3, [r7, #19]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d138      	bne.n	80057c0 <HAL_I2C_Master_Receive_DMA+0x164>
 800574e:	e013      	b.n	8005778 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005764:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e050      	b.n	800581a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800577c:	b2da      	uxtb	r2, r3
 800577e:	8979      	ldrh	r1, [r7, #10]
 8005780:	4b2c      	ldr	r3, [pc, #176]	@ (8005834 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f002 f8e0 	bl	800794c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	b29a      	uxth	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80057a6:	2110      	movs	r1, #16
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f002 f901 	bl	80079b0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	e029      	b.n	8005814 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d4:	f043 0210 	orr.w	r2, r3, #16
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e018      	b.n	800581a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4a13      	ldr	r2, [pc, #76]	@ (8005838 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 80057ec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	8979      	ldrh	r1, [r7, #10]
 80057f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005834 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f002 f8a4 	bl	800794c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800580c:	2102      	movs	r1, #2
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f002 f8ce 	bl	80079b0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8005814:	2300      	movs	r3, #0
 8005816:	e000      	b.n	800581a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8005818:	2302      	movs	r3, #2
  }
}
 800581a:	4618      	mov	r0, r3
 800581c:	3718      	adds	r7, #24
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	ffff0000 	.word	0xffff0000
 8005828:	0800602b 	.word	0x0800602b
 800582c:	08007393 	.word	0x08007393
 8005830:	08007429 	.word	0x08007429
 8005834:	80002400 	.word	0x80002400
 8005838:	08005beb 	.word	0x08005beb

0800583c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b08a      	sub	sp, #40	@ 0x28
 8005840:	af02      	add	r7, sp, #8
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	607a      	str	r2, [r7, #4]
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	460b      	mov	r3, r1
 800584a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b20      	cmp	r3, #32
 800585a:	f040 80d2 	bne.w	8005a02 <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005868:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800586c:	d101      	bne.n	8005872 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800586e:	2302      	movs	r3, #2
 8005870:	e0c8      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_I2C_IsDeviceReady+0x44>
 800587c:	2302      	movs	r3, #2
 800587e:	e0c1      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2224      	movs	r2, #36	@ 0x24
 800588c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d105      	bne.n	80058aa <HAL_I2C_IsDeviceReady+0x6e>
 800589e:	897b      	ldrh	r3, [r7, #10]
 80058a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80058a4:	4b59      	ldr	r3, [pc, #356]	@ (8005a0c <HAL_I2C_IsDeviceReady+0x1d0>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	e004      	b.n	80058b4 <HAL_I2C_IsDeviceReady+0x78>
 80058aa:	897b      	ldrh	r3, [r7, #10]
 80058ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80058b0:	4b57      	ldr	r3, [pc, #348]	@ (8005a10 <HAL_I2C_IsDeviceReady+0x1d4>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	6812      	ldr	r2, [r2, #0]
 80058b8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80058ba:	f7fc fbab 	bl	8002014 <HAL_GetTick>
 80058be:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b20      	cmp	r3, #32
 80058cc:	bf0c      	ite	eq
 80058ce:	2301      	moveq	r3, #1
 80058d0:	2300      	movne	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	f003 0310 	and.w	r3, r3, #16
 80058e0:	2b10      	cmp	r3, #16
 80058e2:	bf0c      	ite	eq
 80058e4:	2301      	moveq	r3, #1
 80058e6:	2300      	movne	r3, #0
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80058ec:	e034      	b.n	8005958 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f4:	d01a      	beq.n	800592c <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058f6:	f7fc fb8d 	bl	8002014 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d302      	bcc.n	800590c <HAL_I2C_IsDeviceReady+0xd0>
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10f      	bne.n	800592c <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005918:	f043 0220 	orr.w	r2, r3, #32
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e06b      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	f003 0320 	and.w	r3, r3, #32
 8005936:	2b20      	cmp	r3, #32
 8005938:	bf0c      	ite	eq
 800593a:	2301      	moveq	r3, #1
 800593c:	2300      	movne	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b10      	cmp	r3, #16
 800594e:	bf0c      	ite	eq
 8005950:	2301      	moveq	r3, #1
 8005952:	2300      	movne	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005958:	7ffb      	ldrb	r3, [r7, #31]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d102      	bne.n	8005964 <HAL_I2C_IsDeviceReady+0x128>
 800595e:	7fbb      	ldrb	r3, [r7, #30]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0c4      	beq.n	80058ee <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	f003 0310 	and.w	r3, r3, #16
 800596e:	2b10      	cmp	r3, #16
 8005970:	d01a      	beq.n	80059a8 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2200      	movs	r2, #0
 800597a:	2120      	movs	r1, #32
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f001 feab 	bl	80076d8 <I2C_WaitOnFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e03b      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2220      	movs	r2, #32
 8005992:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	e02d      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	2200      	movs	r2, #0
 80059b0:	2120      	movs	r1, #32
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f001 fe90 	bl	80076d8 <I2C_WaitOnFlagUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e020      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2210      	movs	r2, #16
 80059c8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2220      	movs	r2, #32
 80059d0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	3301      	adds	r3, #1
 80059d6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	429a      	cmp	r2, r3
 80059de:	f63f af5a 	bhi.w	8005896 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2220      	movs	r2, #32
 80059e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ee:	f043 0220 	orr.w	r2, r3, #32
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 8005a02:	2302      	movs	r3, #2
  }
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3720      	adds	r7, #32
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	02002000 	.word	0x02002000
 8005a10:	02002800 	.word	0x02002800

08005a14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d005      	beq.n	8005a40 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a38:	68ba      	ldr	r2, [r7, #8]
 8005a3a:	68f9      	ldr	r1, [r7, #12]
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	4798      	blx	r3
  }
}
 8005a40:	bf00      	nop
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00f      	beq.n	8005a8a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00a      	beq.n	8005a8a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a78:	f043 0201 	orr.w	r2, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a88:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d00f      	beq.n	8005ab4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00a      	beq.n	8005ab4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	f043 0208 	orr.w	r2, r3, #8
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ab2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00f      	beq.n	8005ade <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00a      	beq.n	8005ade <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005acc:	f043 0202 	orr.w	r2, r3, #2
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005adc:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ae2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f003 030b 	and.w	r3, r3, #11
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8005aee:	68f9      	ldr	r1, [r7, #12]
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f001 fb13 	bl	800711c <I2C_ITError>
  }
}
 8005af6:	bf00      	nop
 8005af8:	3718      	adds	r7, #24
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b083      	sub	sp, #12
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005b42:	bf00      	nop
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b083      	sub	sp, #12
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	460b      	mov	r3, r1
 8005b58:	70fb      	strb	r3, [r7, #3]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005b5e:	bf00      	nop
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr

08005b7e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b083      	sub	sp, #12
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005b86:	bf00      	nop
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr

08005b92 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b92:	b480      	push	{r7}
 8005b94:	b083      	sub	sp, #12
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr

08005ba6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	b083      	sub	sp, #12
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bdc:	b2db      	uxtb	r3, r3
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b088      	sub	sp, #32
 8005bee:	af02      	add	r7, sp, #8
 8005bf0:	60f8      	str	r0, [r7, #12]
 8005bf2:	60b9      	str	r1, [r7, #8]
 8005bf4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <I2C_Master_ISR_IT+0x1e>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e113      	b.n	8005e30 <I2C_Master_ISR_IT+0x246>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	f003 0310 	and.w	r3, r3, #16
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d012      	beq.n	8005c40 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00d      	beq.n	8005c40 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2210      	movs	r2, #16
 8005c2a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c30:	f043 0204 	orr.w	r2, r3, #4
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f001 fb86 	bl	800734a <I2C_Flush_TXDR>
 8005c3e:	e0e4      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f003 0304 	and.w	r3, r3, #4
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d022      	beq.n	8005c90 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01d      	beq.n	8005c90 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f023 0304 	bic.w	r3, r3, #4
 8005c5a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c66:	b2d2      	uxtb	r2, r2
 8005c68:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	3b01      	subs	r3, #1
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c8e:	e0bc      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d128      	bne.n	8005cec <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d023      	beq.n	8005cec <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d01e      	beq.n	8005cec <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 80a8 	beq.w	8005e0a <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbe:	781a      	ldrb	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8005cea:	e08e      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d05c      	beq.n	8005db0 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d057      	beq.n	8005db0 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d040      	beq.n	8005d8c <I2C_Master_ISR_IT+0x1a2>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d13c      	bne.n	8005d8c <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d1e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2bff      	cmp	r3, #255	@ 0xff
 8005d28:	d90e      	bls.n	8005d48 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	22ff      	movs	r2, #255	@ 0xff
 8005d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	8a79      	ldrh	r1, [r7, #18]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f001 fe03 	bl	800794c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d46:	e032      	b.n	8005dae <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d56:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d5a:	d00b      	beq.n	8005d74 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d60:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005d66:	8a79      	ldrh	r1, [r7, #18]
 8005d68:	2000      	movs	r0, #0
 8005d6a:	9000      	str	r0, [sp, #0]
 8005d6c:	68f8      	ldr	r0, [r7, #12]
 8005d6e:	f001 fded 	bl	800794c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d72:	e01c      	b.n	8005dae <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	8a79      	ldrh	r1, [r7, #18]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f001 fde1 	bl	800794c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d8a:	e010      	b.n	8005dae <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d9a:	d003      	beq.n	8005da4 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 fdb3 	bl	8006908 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005da2:	e032      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005da4:	2140      	movs	r1, #64	@ 0x40
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f001 f9b8 	bl	800711c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005dac:	e02d      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
 8005dae:	e02c      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d027      	beq.n	8005e0a <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d022      	beq.n	8005e0a <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d119      	bne.n	8005e02 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ddc:	d015      	beq.n	8005e0a <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005de6:	d108      	bne.n	8005dfa <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005df6:	605a      	str	r2, [r3, #4]
 8005df8:	e007      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 fd84 	bl	8006908 <I2C_ITMasterSeqCplt>
 8005e00:	e003      	b.n	8005e0a <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e02:	2140      	movs	r1, #64	@ 0x40
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f001 f989 	bl	800711c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f003 0320 	and.w	r3, r3, #32
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d008      	beq.n	8005e26 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005e1e:	6979      	ldr	r1, [r7, #20]
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f000 fe0b 	bl	8006a3c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <I2C_Slave_ISR_IT+0x24>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e0e2      	b.n	8006022 <I2C_Slave_ISR_IT+0x1ea>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d009      	beq.n	8005e82 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d004      	beq.n	8005e82 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005e78:	6939      	ldr	r1, [r7, #16]
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 fea6 	bl	8006bcc <I2C_ITSlaveCplt>
 8005e80:	e0ca      	b.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d04b      	beq.n	8005f24 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d046      	beq.n	8005f24 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d128      	bne.n	8005ef2 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b28      	cmp	r3, #40	@ 0x28
 8005eaa:	d108      	bne.n	8005ebe <I2C_Slave_ISR_IT+0x86>
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005eb2:	d104      	bne.n	8005ebe <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005eb4:	6939      	ldr	r1, [r7, #16]
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f001 f8dc 	bl	8007074 <I2C_ITListenCplt>
 8005ebc:	e031      	b.n	8005f22 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b29      	cmp	r3, #41	@ 0x29
 8005ec8:	d10e      	bne.n	8005ee8 <I2C_Slave_ISR_IT+0xb0>
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ed0:	d00a      	beq.n	8005ee8 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2210      	movs	r2, #16
 8005ed8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f001 fa35 	bl	800734a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f000 fd4e 	bl	8006982 <I2C_ITSlaveSeqCplt>
 8005ee6:	e01c      	b.n	8005f22 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2210      	movs	r2, #16
 8005eee:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005ef0:	e08f      	b.n	8006012 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2210      	movs	r2, #16
 8005ef8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005efe:	f043 0204 	orr.w	r2, r3, #4
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d003      	beq.n	8005f14 <I2C_Slave_ISR_IT+0xdc>
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f12:	d17e      	bne.n	8006012 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f18:	4619      	mov	r1, r3
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f001 f8fe 	bl	800711c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005f20:	e077      	b.n	8006012 <I2C_Slave_ISR_IT+0x1da>
 8005f22:	e076      	b.n	8006012 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d02f      	beq.n	8005f8e <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d02a      	beq.n	8005f8e <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d018      	beq.n	8005f74 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	b2d2      	uxtb	r2, r2
 8005f4e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d14b      	bne.n	8006016 <I2C_Slave_ISR_IT+0x1de>
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f84:	d047      	beq.n	8006016 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f000 fcfb 	bl	8006982 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005f8c:	e043      	b.n	8006016 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	f003 0308 	and.w	r3, r3, #8
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d009      	beq.n	8005fac <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005fa2:	6939      	ldr	r1, [r7, #16]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 fc2b 	bl	8006800 <I2C_ITAddrCplt>
 8005faa:	e035      	b.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d030      	beq.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d02b      	beq.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d018      	beq.n	8005ffc <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fce:	781a      	ldrb	r2, [r3, #0]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	1c5a      	adds	r2, r3, #1
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005ffa:	e00d      	b.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006002:	d002      	beq.n	800600a <I2C_Slave_ISR_IT+0x1d2>
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d106      	bne.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800600a:	68f8      	ldr	r0, [r7, #12]
 800600c:	f000 fcb9 	bl	8006982 <I2C_ITSlaveSeqCplt>
 8006010:	e002      	b.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006012:	bf00      	nop
 8006014:	e000      	b.n	8006018 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006016:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3718      	adds	r7, #24
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b088      	sub	sp, #32
 800602e:	af02      	add	r7, sp, #8
 8006030:	60f8      	str	r0, [r7, #12]
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800603c:	2b01      	cmp	r3, #1
 800603e:	d101      	bne.n	8006044 <I2C_Master_ISR_DMA+0x1a>
 8006040:	2302      	movs	r3, #2
 8006042:	e0d9      	b.n	80061f8 <I2C_Master_ISR_DMA+0x1ce>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f003 0310 	and.w	r3, r3, #16
 8006052:	2b00      	cmp	r3, #0
 8006054:	d016      	beq.n	8006084 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800605c:	2b00      	cmp	r3, #0
 800605e:	d011      	beq.n	8006084 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2210      	movs	r2, #16
 8006066:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606c:	f043 0204 	orr.w	r2, r3, #4
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006074:	2120      	movs	r1, #32
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f001 fc9a 	bl	80079b0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f001 f964 	bl	800734a <I2C_Flush_TXDR>
 8006082:	e0b4      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800608a:	2b00      	cmp	r3, #0
 800608c:	d071      	beq.n	8006172 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006094:	2b00      	cmp	r3, #0
 8006096:	d06c      	beq.n	8006172 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060a6:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d04e      	beq.n	8006150 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060be:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	2bff      	cmp	r3, #255	@ 0xff
 80060c8:	d906      	bls.n	80060d8 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	22ff      	movs	r2, #255	@ 0xff
 80060ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80060d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060d4:	617b      	str	r3, [r7, #20]
 80060d6:	e010      	b.n	80060fa <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80060ea:	d003      	beq.n	80060f4 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	e002      	b.n	80060fa <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80060f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060f8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	8a79      	ldrh	r1, [r7, #18]
 8006102:	2300      	movs	r3, #0
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f001 fc1f 	bl	800794c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b22      	cmp	r3, #34	@ 0x22
 800612a:	d108      	bne.n	800613e <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800613a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800613c:	e057      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800614c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800614e:	e04e      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800615e:	d003      	beq.n	8006168 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f000 fbd1 	bl	8006908 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006166:	e042      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006168:	2140      	movs	r1, #64	@ 0x40
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 ffd6 	bl	800711c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006170:	e03d      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b00      	cmp	r3, #0
 800617a:	d028      	beq.n	80061ce <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006182:	2b00      	cmp	r3, #0
 8006184:	d023      	beq.n	80061ce <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800618a:	b29b      	uxth	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d119      	bne.n	80061c4 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800619a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800619e:	d025      	beq.n	80061ec <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80061a8:	d108      	bne.n	80061bc <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061b8:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80061ba:	e017      	b.n	80061ec <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80061bc:	68f8      	ldr	r0, [r7, #12]
 80061be:	f000 fba3 	bl	8006908 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80061c2:	e013      	b.n	80061ec <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80061c4:	2140      	movs	r1, #64	@ 0x40
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 ffa8 	bl	800711c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80061cc:	e00e      	b.n	80061ec <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00a      	beq.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d005      	beq.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80061e2:	68b9      	ldr	r1, [r7, #8]
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fc29 	bl	8006a3c <I2C_ITMasterCplt>
 80061ea:	e000      	b.n	80061ee <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80061ec:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af02      	add	r7, sp, #8
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800620c:	4b8d      	ldr	r3, [pc, #564]	@ (8006444 <I2C_Mem_ISR_DMA+0x244>)
 800620e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006216:	2b01      	cmp	r3, #1
 8006218:	d101      	bne.n	800621e <I2C_Mem_ISR_DMA+0x1e>
 800621a:	2302      	movs	r3, #2
 800621c:	e10e      	b.n	800643c <I2C_Mem_ISR_DMA+0x23c>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	f003 0310 	and.w	r3, r3, #16
 800622c:	2b00      	cmp	r3, #0
 800622e:	d016      	beq.n	800625e <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006236:	2b00      	cmp	r3, #0
 8006238:	d011      	beq.n	800625e <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2210      	movs	r2, #16
 8006240:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006246:	f043 0204 	orr.w	r2, r3, #4
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800624e:	2120      	movs	r1, #32
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f001 fbad 	bl	80079b0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f001 f877 	bl	800734a <I2C_Flush_TXDR>
 800625c:	e0e9      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00e      	beq.n	8006286 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800627a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f04f 32ff 	mov.w	r2, #4294967295
 8006282:	651a      	str	r2, [r3, #80]	@ 0x50
 8006284:	e0d5      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800628c:	2b00      	cmp	r3, #0
 800628e:	d05f      	beq.n	8006350 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006296:	2b00      	cmp	r3, #0
 8006298:	d05a      	beq.n	8006350 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800629a:	2101      	movs	r1, #1
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	f001 fc0b 	bl	8007ab8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80062a2:	2110      	movs	r1, #16
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f001 fb83 	bl	80079b0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d048      	beq.n	8006346 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	2bff      	cmp	r3, #255	@ 0xff
 80062bc:	d910      	bls.n	80062e0 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	22ff      	movs	r2, #255	@ 0xff
 80062c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062c8:	b299      	uxth	r1, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	2300      	movs	r3, #0
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f001 fb37 	bl	800794c <I2C_TransferConfig>
 80062de:	e011      	b.n	8006304 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ee:	b299      	uxth	r1, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	2300      	movs	r3, #0
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f001 fb24 	bl	800794c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	b29a      	uxth	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b22      	cmp	r3, #34	@ 0x22
 8006320:	d108      	bne.n	8006334 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006330:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006332:	e07e      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006342:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006344:	e075      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006346:	2140      	movs	r1, #64	@ 0x40
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f000 fee7 	bl	800711c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800634e:	e070      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	d05d      	beq.n	8006416 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006360:	2b00      	cmp	r3, #0
 8006362:	d058      	beq.n	8006416 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006364:	2101      	movs	r1, #1
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f001 fba6 	bl	8007ab8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800636c:	2110      	movs	r1, #16
 800636e:	68f8      	ldr	r0, [r7, #12]
 8006370:	f001 fb1e 	bl	80079b0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b22      	cmp	r3, #34	@ 0x22
 800637e:	d101      	bne.n	8006384 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8006380:	4b31      	ldr	r3, [pc, #196]	@ (8006448 <I2C_Mem_ISR_DMA+0x248>)
 8006382:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006388:	b29b      	uxth	r3, r3
 800638a:	2bff      	cmp	r3, #255	@ 0xff
 800638c:	d910      	bls.n	80063b0 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	22ff      	movs	r2, #255	@ 0xff
 8006392:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006398:	b299      	uxth	r1, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f001 facf 	bl	800794c <I2C_TransferConfig>
 80063ae:	e011      	b.n	80063d4 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063be:	b299      	uxth	r1, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f001 fabc 	bl	800794c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b22      	cmp	r3, #34	@ 0x22
 80063f0:	d108      	bne.n	8006404 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006400:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006402:	e016      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006412:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006414:	e00d      	b.n	8006432 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	f003 0320 	and.w	r3, r3, #32
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006426:	2b00      	cmp	r3, #0
 8006428:	d003      	beq.n	8006432 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 fb05 	bl	8006a3c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	80002000 	.word	0x80002000
 8006448:	80002400 	.word	0x80002400

0800644c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b088      	sub	sp, #32
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800645e:	2300      	movs	r3, #0
 8006460:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006468:	2b01      	cmp	r3, #1
 800646a:	d101      	bne.n	8006470 <I2C_Slave_ISR_DMA+0x24>
 800646c:	2302      	movs	r3, #2
 800646e:	e1c2      	b.n	80067f6 <I2C_Slave_ISR_DMA+0x3aa>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b00      	cmp	r3, #0
 8006480:	d009      	beq.n	8006496 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006488:	2b00      	cmp	r3, #0
 800648a:	d004      	beq.n	8006496 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800648c:	68b9      	ldr	r1, [r7, #8]
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fb9c 	bl	8006bcc <I2C_ITSlaveCplt>
 8006494:	e1aa      	b.n	80067ec <I2C_Slave_ISR_DMA+0x3a0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	f000 8197 	beq.w	80067d0 <I2C_Slave_ISR_DMA+0x384>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 8191 	beq.w	80067d0 <I2C_Slave_ISR_DMA+0x384>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d105      	bne.n	80064c4 <I2C_Slave_ISR_DMA+0x78>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f000 817f 	beq.w	80067c2 <I2C_Slave_ISR_DMA+0x376>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d07b      	beq.n	80065c4 <I2C_Slave_ISR_DMA+0x178>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d076      	beq.n	80065c4 <I2C_Slave_ISR_DMA+0x178>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a74      	ldr	r2, [pc, #464]	@ (80066b0 <I2C_Slave_ISR_DMA+0x264>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d059      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a72      	ldr	r2, [pc, #456]	@ (80066b4 <I2C_Slave_ISR_DMA+0x268>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d053      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a70      	ldr	r2, [pc, #448]	@ (80066b8 <I2C_Slave_ISR_DMA+0x26c>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d04d      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a6e      	ldr	r2, [pc, #440]	@ (80066bc <I2C_Slave_ISR_DMA+0x270>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d047      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a6c      	ldr	r2, [pc, #432]	@ (80066c0 <I2C_Slave_ISR_DMA+0x274>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d041      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a6a      	ldr	r2, [pc, #424]	@ (80066c4 <I2C_Slave_ISR_DMA+0x278>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d03b      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a68      	ldr	r2, [pc, #416]	@ (80066c8 <I2C_Slave_ISR_DMA+0x27c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d035      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a66      	ldr	r2, [pc, #408]	@ (80066cc <I2C_Slave_ISR_DMA+0x280>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d02f      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a64      	ldr	r2, [pc, #400]	@ (80066d0 <I2C_Slave_ISR_DMA+0x284>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d029      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a62      	ldr	r2, [pc, #392]	@ (80066d4 <I2C_Slave_ISR_DMA+0x288>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d023      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a60      	ldr	r2, [pc, #384]	@ (80066d8 <I2C_Slave_ISR_DMA+0x28c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d01d      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5e      	ldr	r2, [pc, #376]	@ (80066dc <I2C_Slave_ISR_DMA+0x290>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d017      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a5c      	ldr	r2, [pc, #368]	@ (80066e0 <I2C_Slave_ISR_DMA+0x294>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d011      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a5a      	ldr	r2, [pc, #360]	@ (80066e4 <I2C_Slave_ISR_DMA+0x298>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00b      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a58      	ldr	r2, [pc, #352]	@ (80066e8 <I2C_Slave_ISR_DMA+0x29c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d005      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x14a>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a56      	ldr	r2, [pc, #344]	@ (80066ec <I2C_Slave_ISR_DMA+0x2a0>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d109      	bne.n	80065aa <I2C_Slave_ISR_DMA+0x15e>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	bf0c      	ite	eq
 80065a2:	2301      	moveq	r3, #1
 80065a4:	2300      	movne	r3, #0
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	e008      	b.n	80065bc <I2C_Slave_ISR_DMA+0x170>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	bf0c      	ite	eq
 80065b6:	2301      	moveq	r3, #1
 80065b8:	2300      	movne	r3, #0
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <I2C_Slave_ISR_DMA+0x178>
          {
            treatdmanack = 1U;
 80065c0:	2301      	movs	r3, #1
 80065c2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 809e 	beq.w	800670a <I2C_Slave_ISR_DMA+0x2be>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8098 	beq.w	800670a <I2C_Slave_ISR_DMA+0x2be>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a33      	ldr	r2, [pc, #204]	@ (80066b0 <I2C_Slave_ISR_DMA+0x264>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d059      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a31      	ldr	r2, [pc, #196]	@ (80066b4 <I2C_Slave_ISR_DMA+0x268>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d053      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a2f      	ldr	r2, [pc, #188]	@ (80066b8 <I2C_Slave_ISR_DMA+0x26c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d04d      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a2d      	ldr	r2, [pc, #180]	@ (80066bc <I2C_Slave_ISR_DMA+0x270>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d047      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a2b      	ldr	r2, [pc, #172]	@ (80066c0 <I2C_Slave_ISR_DMA+0x274>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d041      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a29      	ldr	r2, [pc, #164]	@ (80066c4 <I2C_Slave_ISR_DMA+0x278>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d03b      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a27      	ldr	r2, [pc, #156]	@ (80066c8 <I2C_Slave_ISR_DMA+0x27c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d035      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a25      	ldr	r2, [pc, #148]	@ (80066cc <I2C_Slave_ISR_DMA+0x280>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d02f      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a23      	ldr	r2, [pc, #140]	@ (80066d0 <I2C_Slave_ISR_DMA+0x284>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d029      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a21      	ldr	r2, [pc, #132]	@ (80066d4 <I2C_Slave_ISR_DMA+0x288>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d023      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a1f      	ldr	r2, [pc, #124]	@ (80066d8 <I2C_Slave_ISR_DMA+0x28c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d01d      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1d      	ldr	r2, [pc, #116]	@ (80066dc <I2C_Slave_ISR_DMA+0x290>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d017      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a1b      	ldr	r2, [pc, #108]	@ (80066e0 <I2C_Slave_ISR_DMA+0x294>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d011      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a19      	ldr	r2, [pc, #100]	@ (80066e4 <I2C_Slave_ISR_DMA+0x298>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00b      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a17      	ldr	r2, [pc, #92]	@ (80066e8 <I2C_Slave_ISR_DMA+0x29c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d005      	beq.n	800669a <I2C_Slave_ISR_DMA+0x24e>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a15      	ldr	r2, [pc, #84]	@ (80066ec <I2C_Slave_ISR_DMA+0x2a0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d12a      	bne.n	80066f0 <I2C_Slave_ISR_DMA+0x2a4>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	bf0c      	ite	eq
 80066a6:	2301      	moveq	r3, #1
 80066a8:	2300      	movne	r3, #0
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	e029      	b.n	8006702 <I2C_Slave_ISR_DMA+0x2b6>
 80066ae:	bf00      	nop
 80066b0:	40020010 	.word	0x40020010
 80066b4:	40020028 	.word	0x40020028
 80066b8:	40020040 	.word	0x40020040
 80066bc:	40020058 	.word	0x40020058
 80066c0:	40020070 	.word	0x40020070
 80066c4:	40020088 	.word	0x40020088
 80066c8:	400200a0 	.word	0x400200a0
 80066cc:	400200b8 	.word	0x400200b8
 80066d0:	40020410 	.word	0x40020410
 80066d4:	40020428 	.word	0x40020428
 80066d8:	40020440 	.word	0x40020440
 80066dc:	40020458 	.word	0x40020458
 80066e0:	40020470 	.word	0x40020470
 80066e4:	40020488 	.word	0x40020488
 80066e8:	400204a0 	.word	0x400204a0
 80066ec:	400204b8 	.word	0x400204b8
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	bf0c      	ite	eq
 80066fc:	2301      	moveq	r3, #1
 80066fe:	2300      	movne	r3, #0
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <I2C_Slave_ISR_DMA+0x2be>
          {
            treatdmanack = 1U;
 8006706:	2301      	movs	r3, #1
 8006708:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d128      	bne.n	8006762 <I2C_Slave_ISR_DMA+0x316>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b28      	cmp	r3, #40	@ 0x28
 800671a:	d108      	bne.n	800672e <I2C_Slave_ISR_DMA+0x2e2>
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006722:	d104      	bne.n	800672e <I2C_Slave_ISR_DMA+0x2e2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006724:	68b9      	ldr	r1, [r7, #8]
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 fca4 	bl	8007074 <I2C_ITListenCplt>
 800672c:	e048      	b.n	80067c0 <I2C_Slave_ISR_DMA+0x374>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b29      	cmp	r3, #41	@ 0x29
 8006738:	d10e      	bne.n	8006758 <I2C_Slave_ISR_DMA+0x30c>
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006740:	d00a      	beq.n	8006758 <I2C_Slave_ISR_DMA+0x30c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2210      	movs	r2, #16
 8006748:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f000 fdfd 	bl	800734a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f916 	bl	8006982 <I2C_ITSlaveSeqCplt>
 8006756:	e033      	b.n	80067c0 <I2C_Slave_ISR_DMA+0x374>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2210      	movs	r2, #16
 800675e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8006760:	e034      	b.n	80067cc <I2C_Slave_ISR_DMA+0x380>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2210      	movs	r2, #16
 8006768:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800676e:	f043 0204 	orr.w	r2, r3, #4
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800677c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d003      	beq.n	800678c <I2C_Slave_ISR_DMA+0x340>
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800678a:	d11f      	bne.n	80067cc <I2C_Slave_ISR_DMA+0x380>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800678c:	7dfb      	ldrb	r3, [r7, #23]
 800678e:	2b21      	cmp	r3, #33	@ 0x21
 8006790:	d002      	beq.n	8006798 <I2C_Slave_ISR_DMA+0x34c>
 8006792:	7dfb      	ldrb	r3, [r7, #23]
 8006794:	2b29      	cmp	r3, #41	@ 0x29
 8006796:	d103      	bne.n	80067a0 <I2C_Slave_ISR_DMA+0x354>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2221      	movs	r2, #33	@ 0x21
 800679c:	631a      	str	r2, [r3, #48]	@ 0x30
 800679e:	e008      	b.n	80067b2 <I2C_Slave_ISR_DMA+0x366>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067a0:	7dfb      	ldrb	r3, [r7, #23]
 80067a2:	2b22      	cmp	r3, #34	@ 0x22
 80067a4:	d002      	beq.n	80067ac <I2C_Slave_ISR_DMA+0x360>
 80067a6:	7dfb      	ldrb	r3, [r7, #23]
 80067a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80067aa:	d102      	bne.n	80067b2 <I2C_Slave_ISR_DMA+0x366>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2222      	movs	r2, #34	@ 0x22
 80067b0:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b6:	4619      	mov	r1, r3
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 fcaf 	bl	800711c <I2C_ITError>
      if (treatdmanack == 1U)
 80067be:	e005      	b.n	80067cc <I2C_Slave_ISR_DMA+0x380>
 80067c0:	e004      	b.n	80067cc <I2C_Slave_ISR_DMA+0x380>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2210      	movs	r2, #16
 80067c8:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80067ca:	e00f      	b.n	80067ec <I2C_Slave_ISR_DMA+0x3a0>
      if (treatdmanack == 1U)
 80067cc:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80067ce:	e00d      	b.n	80067ec <I2C_Slave_ISR_DMA+0x3a0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f003 0308 	and.w	r3, r3, #8
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d008      	beq.n	80067ec <I2C_Slave_ISR_DMA+0x3a0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <I2C_Slave_ISR_DMA+0x3a0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80067e4:	68b9      	ldr	r1, [r7, #8]
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f000 f80a 	bl	8006800 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3720      	adds	r7, #32
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop

08006800 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006810:	b2db      	uxtb	r3, r3
 8006812:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006816:	2b28      	cmp	r3, #40	@ 0x28
 8006818:	d16a      	bne.n	80068f0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	0c1b      	lsrs	r3, r3, #16
 8006822:	b2db      	uxtb	r3, r3
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	0c1b      	lsrs	r3, r3, #16
 8006832:	b29b      	uxth	r3, r3
 8006834:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006838:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	b29b      	uxth	r3, r3
 8006842:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006846:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	b29b      	uxth	r3, r3
 8006850:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006854:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	2b02      	cmp	r3, #2
 800685c:	d138      	bne.n	80068d0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800685e:	897b      	ldrh	r3, [r7, #10]
 8006860:	09db      	lsrs	r3, r3, #7
 8006862:	b29a      	uxth	r2, r3
 8006864:	89bb      	ldrh	r3, [r7, #12]
 8006866:	4053      	eors	r3, r2
 8006868:	b29b      	uxth	r3, r3
 800686a:	f003 0306 	and.w	r3, r3, #6
 800686e:	2b00      	cmp	r3, #0
 8006870:	d11c      	bne.n	80068ac <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006872:	897b      	ldrh	r3, [r7, #10]
 8006874:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800687a:	1c5a      	adds	r2, r3, #1
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006884:	2b02      	cmp	r3, #2
 8006886:	d13b      	bne.n	8006900 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2208      	movs	r2, #8
 8006894:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800689e:	89ba      	ldrh	r2, [r7, #12]
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	4619      	mov	r1, r3
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7ff f952 	bl	8005b4e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80068aa:	e029      	b.n	8006900 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80068ac:	893b      	ldrh	r3, [r7, #8]
 80068ae:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80068b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f001 f8ff 	bl	8007ab8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068c2:	89ba      	ldrh	r2, [r7, #12]
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	4619      	mov	r1, r3
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7ff f940 	bl	8005b4e <HAL_I2C_AddrCallback>
}
 80068ce:	e017      	b.n	8006900 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80068d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f001 f8ef 	bl	8007ab8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068e2:	89ba      	ldrh	r2, [r7, #12]
 80068e4:	7bfb      	ldrb	r3, [r7, #15]
 80068e6:	4619      	mov	r1, r3
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7ff f930 	bl	8005b4e <HAL_I2C_AddrCallback>
}
 80068ee:	e007      	b.n	8006900 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2208      	movs	r2, #8
 80068f6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006900:	bf00      	nop
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b21      	cmp	r3, #33	@ 0x21
 8006922:	d115      	bne.n	8006950 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2211      	movs	r2, #17
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006938:	2101      	movs	r1, #1
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f001 f8bc 	bl	8007ab8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f7ff f8d8 	bl	8005afe <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800694e:	e014      	b.n	800697a <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2220      	movs	r2, #32
 8006954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2212      	movs	r2, #18
 800695c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006964:	2102      	movs	r1, #2
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f001 f8a6 	bl	8007ab8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f7ff f8cc 	bl	8005b12 <HAL_I2C_MasterRxCpltCallback>
}
 800697a:	bf00      	nop
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b084      	sub	sp, #16
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	e00c      	b.n	80069d0 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d007      	beq.n	80069d0 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80069ce:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b29      	cmp	r3, #41	@ 0x29
 80069da:	d112      	bne.n	8006a02 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2228      	movs	r2, #40	@ 0x28
 80069e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2221      	movs	r2, #33	@ 0x21
 80069e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80069ea:	2101      	movs	r1, #1
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f001 f863 	bl	8007ab8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7ff f893 	bl	8005b26 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006a00:	e017      	b.n	8006a32 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a0c:	d111      	bne.n	8006a32 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2228      	movs	r2, #40	@ 0x28
 8006a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2222      	movs	r2, #34	@ 0x22
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a1c:	2102      	movs	r1, #2
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f001 f84a 	bl	8007ab8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f7ff f884 	bl	8005b3a <HAL_I2C_SlaveRxCpltCallback>
}
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b21      	cmp	r3, #33	@ 0x21
 8006a5c:	d107      	bne.n	8006a6e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006a5e:	2101      	movs	r1, #1
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f001 f829 	bl	8007ab8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2211      	movs	r2, #17
 8006a6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a6c:	e00c      	b.n	8006a88 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b22      	cmp	r3, #34	@ 0x22
 8006a78:	d106      	bne.n	8006a88 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a7a:	2102      	movs	r1, #2
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f001 f81b 	bl	8007ab8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2212      	movs	r2, #18
 8006a86:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6859      	ldr	r1, [r3, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	4b4c      	ldr	r3, [pc, #304]	@ (8006bc4 <I2C_ITMasterCplt+0x188>)
 8006a94:	400b      	ands	r3, r1
 8006a96:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a49      	ldr	r2, [pc, #292]	@ (8006bc8 <I2C_ITMasterCplt+0x18c>)
 8006aa2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	f003 0310 	and.w	r3, r3, #16
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d009      	beq.n	8006ac2 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2210      	movs	r2, #16
 8006ab4:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aba:	f043 0204 	orr.w	r2, r3, #4
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b60      	cmp	r3, #96	@ 0x60
 8006acc:	d10a      	bne.n	8006ae4 <I2C_ITMasterCplt+0xa8>
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d005      	beq.n	8006ae4 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fc30 	bl	800734a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aee:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b60      	cmp	r3, #96	@ 0x60
 8006afa:	d002      	beq.n	8006b02 <I2C_ITMasterCplt+0xc6>
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d006      	beq.n	8006b10 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b06:	4619      	mov	r1, r3
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fb07 	bl	800711c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b0e:	e054      	b.n	8006bba <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	2b21      	cmp	r3, #33	@ 0x21
 8006b1a:	d124      	bne.n	8006b66 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b40      	cmp	r3, #64	@ 0x40
 8006b34:	d10b      	bne.n	8006b4e <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7ff f819 	bl	8005b7e <HAL_I2C_MemTxCpltCallback>
}
 8006b4c:	e035      	b.n	8006bba <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7fe ffcd 	bl	8005afe <HAL_I2C_MasterTxCpltCallback>
}
 8006b64:	e029      	b.n	8006bba <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b22      	cmp	r3, #34	@ 0x22
 8006b70:	d123      	bne.n	8006bba <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2220      	movs	r2, #32
 8006b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b40      	cmp	r3, #64	@ 0x40
 8006b8a:	d10b      	bne.n	8006ba4 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7fe fff8 	bl	8005b92 <HAL_I2C_MemRxCpltCallback>
}
 8006ba2:	e00a      	b.n	8006bba <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f7fe ffac 	bl	8005b12 <HAL_I2C_MasterRxCpltCallback>
}
 8006bba:	bf00      	nop
 8006bbc:	3718      	adds	r7, #24
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	fe00e800 	.word	0xfe00e800
 8006bc8:	ffff0000 	.word	0xffff0000

08006bcc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b086      	sub	sp, #24
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006bf8:	7afb      	ldrb	r3, [r7, #11]
 8006bfa:	2b21      	cmp	r3, #33	@ 0x21
 8006bfc:	d002      	beq.n	8006c04 <I2C_ITSlaveCplt+0x38>
 8006bfe:	7afb      	ldrb	r3, [r7, #11]
 8006c00:	2b29      	cmp	r3, #41	@ 0x29
 8006c02:	d108      	bne.n	8006c16 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006c04:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 ff55 	bl	8007ab8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2221      	movs	r2, #33	@ 0x21
 8006c12:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c14:	e019      	b.n	8006c4a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c16:	7afb      	ldrb	r3, [r7, #11]
 8006c18:	2b22      	cmp	r3, #34	@ 0x22
 8006c1a:	d002      	beq.n	8006c22 <I2C_ITSlaveCplt+0x56>
 8006c1c:	7afb      	ldrb	r3, [r7, #11]
 8006c1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c20:	d108      	bne.n	8006c34 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006c22:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 ff46 	bl	8007ab8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2222      	movs	r2, #34	@ 0x22
 8006c30:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c32:	e00a      	b.n	8006c4a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006c34:	7afb      	ldrb	r3, [r7, #11]
 8006c36:	2b28      	cmp	r3, #40	@ 0x28
 8006c38:	d107      	bne.n	8006c4a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006c3a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 ff3a 	bl	8007ab8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c58:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6859      	ldr	r1, [r3, #4]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	4b7f      	ldr	r3, [pc, #508]	@ (8006e64 <I2C_ITSlaveCplt+0x298>)
 8006c66:	400b      	ands	r3, r1
 8006c68:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fb6d 	bl	800734a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d07a      	beq.n	8006d70 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c88:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f000 8111 	beq.w	8006eb6 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a73      	ldr	r2, [pc, #460]	@ (8006e68 <I2C_ITSlaveCplt+0x29c>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d059      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a71      	ldr	r2, [pc, #452]	@ (8006e6c <I2C_ITSlaveCplt+0x2a0>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d053      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a6f      	ldr	r2, [pc, #444]	@ (8006e70 <I2C_ITSlaveCplt+0x2a4>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d04d      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a6d      	ldr	r2, [pc, #436]	@ (8006e74 <I2C_ITSlaveCplt+0x2a8>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d047      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a6b      	ldr	r2, [pc, #428]	@ (8006e78 <I2C_ITSlaveCplt+0x2ac>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d041      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a69      	ldr	r2, [pc, #420]	@ (8006e7c <I2C_ITSlaveCplt+0x2b0>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d03b      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a67      	ldr	r2, [pc, #412]	@ (8006e80 <I2C_ITSlaveCplt+0x2b4>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d035      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a65      	ldr	r2, [pc, #404]	@ (8006e84 <I2C_ITSlaveCplt+0x2b8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d02f      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a63      	ldr	r2, [pc, #396]	@ (8006e88 <I2C_ITSlaveCplt+0x2bc>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d029      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a61      	ldr	r2, [pc, #388]	@ (8006e8c <I2C_ITSlaveCplt+0x2c0>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d023      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a5f      	ldr	r2, [pc, #380]	@ (8006e90 <I2C_ITSlaveCplt+0x2c4>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d01d      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a5d      	ldr	r2, [pc, #372]	@ (8006e94 <I2C_ITSlaveCplt+0x2c8>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d017      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a5b      	ldr	r2, [pc, #364]	@ (8006e98 <I2C_ITSlaveCplt+0x2cc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d011      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a59      	ldr	r2, [pc, #356]	@ (8006e9c <I2C_ITSlaveCplt+0x2d0>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00b      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a57      	ldr	r2, [pc, #348]	@ (8006ea0 <I2C_ITSlaveCplt+0x2d4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d005      	beq.n	8006d54 <I2C_ITSlaveCplt+0x188>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a55      	ldr	r2, [pc, #340]	@ (8006ea4 <I2C_ITSlaveCplt+0x2d8>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d105      	bne.n	8006d60 <I2C_ITSlaveCplt+0x194>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	e004      	b.n	8006d6a <I2C_ITSlaveCplt+0x19e>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8006d6e:	e0a2      	b.n	8006eb6 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 809d 	beq.w	8006eb6 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d8a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f000 8090 	beq.w	8006eb6 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a32      	ldr	r2, [pc, #200]	@ (8006e68 <I2C_ITSlaveCplt+0x29c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d059      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a30      	ldr	r2, [pc, #192]	@ (8006e6c <I2C_ITSlaveCplt+0x2a0>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d053      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a2e      	ldr	r2, [pc, #184]	@ (8006e70 <I2C_ITSlaveCplt+0x2a4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d04d      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a2c      	ldr	r2, [pc, #176]	@ (8006e74 <I2C_ITSlaveCplt+0x2a8>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d047      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a2a      	ldr	r2, [pc, #168]	@ (8006e78 <I2C_ITSlaveCplt+0x2ac>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d041      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a28      	ldr	r2, [pc, #160]	@ (8006e7c <I2C_ITSlaveCplt+0x2b0>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d03b      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a26      	ldr	r2, [pc, #152]	@ (8006e80 <I2C_ITSlaveCplt+0x2b4>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d035      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a24      	ldr	r2, [pc, #144]	@ (8006e84 <I2C_ITSlaveCplt+0x2b8>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d02f      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a22      	ldr	r2, [pc, #136]	@ (8006e88 <I2C_ITSlaveCplt+0x2bc>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d029      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a20      	ldr	r2, [pc, #128]	@ (8006e8c <I2C_ITSlaveCplt+0x2c0>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d023      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a1e      	ldr	r2, [pc, #120]	@ (8006e90 <I2C_ITSlaveCplt+0x2c4>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d01d      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1c      	ldr	r2, [pc, #112]	@ (8006e94 <I2C_ITSlaveCplt+0x2c8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d017      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8006e98 <I2C_ITSlaveCplt+0x2cc>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d011      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a18      	ldr	r2, [pc, #96]	@ (8006e9c <I2C_ITSlaveCplt+0x2d0>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d00b      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a16      	ldr	r2, [pc, #88]	@ (8006ea0 <I2C_ITSlaveCplt+0x2d4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d005      	beq.n	8006e56 <I2C_ITSlaveCplt+0x28a>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a14      	ldr	r2, [pc, #80]	@ (8006ea4 <I2C_ITSlaveCplt+0x2d8>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d128      	bne.n	8006ea8 <I2C_ITSlaveCplt+0x2dc>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	e027      	b.n	8006eb2 <I2C_ITSlaveCplt+0x2e6>
 8006e62:	bf00      	nop
 8006e64:	fe00e800 	.word	0xfe00e800
 8006e68:	40020010 	.word	0x40020010
 8006e6c:	40020028 	.word	0x40020028
 8006e70:	40020040 	.word	0x40020040
 8006e74:	40020058 	.word	0x40020058
 8006e78:	40020070 	.word	0x40020070
 8006e7c:	40020088 	.word	0x40020088
 8006e80:	400200a0 	.word	0x400200a0
 8006e84:	400200b8 	.word	0x400200b8
 8006e88:	40020410 	.word	0x40020410
 8006e8c:	40020428 	.word	0x40020428
 8006e90:	40020440 	.word	0x40020440
 8006e94:	40020458 	.word	0x40020458
 8006e98:	40020470 	.word	0x40020470
 8006e9c:	40020488 	.word	0x40020488
 8006ea0:	400204a0 	.word	0x400204a0
 8006ea4:	400204b8 	.word	0x400204b8
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f003 0304 	and.w	r3, r3, #4
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d020      	beq.n	8006f02 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f023 0304 	bic.w	r3, r3, #4
 8006ec6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed2:	b2d2      	uxtb	r2, r2
 8006ed4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eda:	1c5a      	adds	r2, r3, #1
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00c      	beq.n	8006f02 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d005      	beq.n	8006f18 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f10:	f043 0204 	orr.w	r2, r3, #4
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f003 0310 	and.w	r3, r3, #16
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d049      	beq.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d044      	beq.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d128      	bne.n	8006f88 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b28      	cmp	r3, #40	@ 0x28
 8006f40:	d108      	bne.n	8006f54 <I2C_ITSlaveCplt+0x388>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f48:	d104      	bne.n	8006f54 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006f4a:	6979      	ldr	r1, [r7, #20]
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 f891 	bl	8007074 <I2C_ITListenCplt>
 8006f52:	e030      	b.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b29      	cmp	r3, #41	@ 0x29
 8006f5e:	d10e      	bne.n	8006f7e <I2C_ITSlaveCplt+0x3b2>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006f66:	d00a      	beq.n	8006f7e <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2210      	movs	r2, #16
 8006f6e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f9ea 	bl	800734a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff fd03 	bl	8006982 <I2C_ITSlaveSeqCplt>
 8006f7c:	e01b      	b.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2210      	movs	r2, #16
 8006f84:	61da      	str	r2, [r3, #28]
 8006f86:	e016      	b.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2210      	movs	r2, #16
 8006f8e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f94:	f043 0204 	orr.w	r2, r3, #4
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <I2C_ITSlaveCplt+0x3de>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fa8:	d105      	bne.n	8006fb6 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fae:	4619      	mov	r1, r3
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f8b3 	bl	800711c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d010      	beq.n	8006fee <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f8a2 	bl	800711c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b28      	cmp	r3, #40	@ 0x28
 8006fe2:	d141      	bne.n	8007068 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006fe4:	6979      	ldr	r1, [r7, #20]
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f844 	bl	8007074 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fec:	e03c      	b.n	8007068 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ff6:	d014      	beq.n	8007022 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f7ff fcc2 	bl	8006982 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a1b      	ldr	r2, [pc, #108]	@ (8007070 <I2C_ITSlaveCplt+0x4a4>)
 8007002:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2220      	movs	r2, #32
 8007008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7fe fda5 	bl	8005b6a <HAL_I2C_ListenCpltCallback>
}
 8007020:	e022      	b.n	8007068 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b22      	cmp	r3, #34	@ 0x22
 800702c:	d10e      	bne.n	800704c <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2220      	movs	r2, #32
 8007032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7fe fd78 	bl	8005b3a <HAL_I2C_SlaveRxCpltCallback>
}
 800704a:	e00d      	b.n	8007068 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2220      	movs	r2, #32
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f7fe fd5f 	bl	8005b26 <HAL_I2C_SlaveTxCpltCallback>
}
 8007068:	bf00      	nop
 800706a:	3718      	adds	r7, #24
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	ffff0000 	.word	0xffff0000

08007074 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b082      	sub	sp, #8
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a25      	ldr	r2, [pc, #148]	@ (8007118 <I2C_ITListenCplt+0xa4>)
 8007082:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2220      	movs	r2, #32
 800708e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	f003 0304 	and.w	r3, r3, #4
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d022      	beq.n	80070f0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	b2d2      	uxtb	r2, r2
 80070b6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d012      	beq.n	80070f0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070e8:	f043 0204 	orr.w	r2, r3, #4
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80070f0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fcdf 	bl	8007ab8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2210      	movs	r2, #16
 8007100:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fe fd2d 	bl	8005b6a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007110:	bf00      	nop
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	ffff0000 	.word	0xffff0000

0800711c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800712c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a6d      	ldr	r2, [pc, #436]	@ (80072f0 <I2C_ITError+0x1d4>)
 800713a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	431a      	orrs	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800714e:	7bfb      	ldrb	r3, [r7, #15]
 8007150:	2b28      	cmp	r3, #40	@ 0x28
 8007152:	d005      	beq.n	8007160 <I2C_ITError+0x44>
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	2b29      	cmp	r3, #41	@ 0x29
 8007158:	d002      	beq.n	8007160 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800715a:	7bfb      	ldrb	r3, [r7, #15]
 800715c:	2b2a      	cmp	r3, #42	@ 0x2a
 800715e:	d10b      	bne.n	8007178 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007160:	2103      	movs	r1, #3
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 fca8 	bl	8007ab8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2228      	movs	r2, #40	@ 0x28
 800716c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a60      	ldr	r2, [pc, #384]	@ (80072f4 <I2C_ITError+0x1d8>)
 8007174:	635a      	str	r2, [r3, #52]	@ 0x34
 8007176:	e030      	b.n	80071da <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007178:	f248 0103 	movw	r1, #32771	@ 0x8003
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fc9b 	bl	8007ab8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f8e1 	bl	800734a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b60      	cmp	r3, #96	@ 0x60
 8007192:	d01f      	beq.n	80071d4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2220      	movs	r2, #32
 8007198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	f003 0320 	and.w	r3, r3, #32
 80071a6:	2b20      	cmp	r3, #32
 80071a8:	d114      	bne.n	80071d4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	f003 0310 	and.w	r3, r3, #16
 80071b4:	2b10      	cmp	r3, #16
 80071b6:	d109      	bne.n	80071cc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2210      	movs	r2, #16
 80071be:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c4:	f043 0204 	orr.w	r2, r3, #4
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2220      	movs	r2, #32
 80071d2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071de:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d039      	beq.n	800725c <I2C_ITError+0x140>
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	2b11      	cmp	r3, #17
 80071ec:	d002      	beq.n	80071f4 <I2C_ITError+0xd8>
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	2b21      	cmp	r3, #33	@ 0x21
 80071f2:	d133      	bne.n	800725c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007202:	d107      	bne.n	8007214 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007212:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007218:	4618      	mov	r0, r3
 800721a:	f7fd fa45 	bl	80046a8 <HAL_DMA_GetState>
 800721e:	4603      	mov	r3, r0
 8007220:	2b01      	cmp	r3, #1
 8007222:	d017      	beq.n	8007254 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007228:	4a33      	ldr	r2, [pc, #204]	@ (80072f8 <I2C_ITError+0x1dc>)
 800722a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007238:	4618      	mov	r0, r3
 800723a:	f7fc f88d 	bl	8003358 <HAL_DMA_Abort_IT>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d04d      	beq.n	80072e0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800724e:	4610      	mov	r0, r2
 8007250:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007252:	e045      	b.n	80072e0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f851 	bl	80072fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800725a:	e041      	b.n	80072e0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007260:	2b00      	cmp	r3, #0
 8007262:	d039      	beq.n	80072d8 <I2C_ITError+0x1bc>
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	2b12      	cmp	r3, #18
 8007268:	d002      	beq.n	8007270 <I2C_ITError+0x154>
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	2b22      	cmp	r3, #34	@ 0x22
 800726e:	d133      	bne.n	80072d8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800727a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800727e:	d107      	bne.n	8007290 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800728e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	4618      	mov	r0, r3
 8007296:	f7fd fa07 	bl	80046a8 <HAL_DMA_GetState>
 800729a:	4603      	mov	r3, r0
 800729c:	2b01      	cmp	r3, #1
 800729e:	d017      	beq.n	80072d0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072a4:	4a14      	ldr	r2, [pc, #80]	@ (80072f8 <I2C_ITError+0x1dc>)
 80072a6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fc f84f 	bl	8003358 <HAL_DMA_Abort_IT>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d011      	beq.n	80072e4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80072ca:	4610      	mov	r0, r2
 80072cc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072ce:	e009      	b.n	80072e4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f813 	bl	80072fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072d6:	e005      	b.n	80072e4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f80f 	bl	80072fc <I2C_TreatErrorCallback>
  }
}
 80072de:	e002      	b.n	80072e6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072e0:	bf00      	nop
 80072e2:	e000      	b.n	80072e6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072e4:	bf00      	nop
}
 80072e6:	bf00      	nop
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	ffff0000 	.word	0xffff0000
 80072f4:	08005e39 	.word	0x08005e39
 80072f8:	0800769d 	.word	0x0800769d

080072fc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b60      	cmp	r3, #96	@ 0x60
 800730e:	d10e      	bne.n	800732e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2220      	movs	r2, #32
 8007314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7fe fc47 	bl	8005bba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800732c:	e009      	b.n	8007342 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7fe fc32 	bl	8005ba6 <HAL_I2C_ErrorCallback>
}
 8007342:	bf00      	nop
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800734a:	b480      	push	{r7}
 800734c:	b083      	sub	sp, #12
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	699b      	ldr	r3, [r3, #24]
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b02      	cmp	r3, #2
 800735e:	d103      	bne.n	8007368 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2200      	movs	r2, #0
 8007366:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b01      	cmp	r3, #1
 8007374:	d007      	beq.n	8007386 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	699a      	ldr	r2, [r3, #24]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f042 0201 	orr.w	r2, r2, #1
 8007384:	619a      	str	r2, [r3, #24]
  }
}
 8007386:	bf00      	nop
 8007388:	370c      	adds	r7, #12
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b084      	sub	sp, #16
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800739e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073ae:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d104      	bne.n	80073c4 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80073ba:	2120      	movs	r1, #32
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 faf7 	bl	80079b0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80073c2:	e02d      	b.n	8007420 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80073cc:	441a      	add	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	2bff      	cmp	r3, #255	@ 0xff
 80073da:	d903      	bls.n	80073e4 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	22ff      	movs	r2, #255	@ 0xff
 80073e0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80073e2:	e004      	b.n	80073ee <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3324      	adds	r3, #36	@ 0x24
 80073f8:	4619      	mov	r1, r3
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fe:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007404:	f7fb fd3e 	bl	8002e84 <HAL_DMA_Start_IT>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d004      	beq.n	8007418 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800740e:	2110      	movs	r1, #16
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f7ff fe83 	bl	800711c <I2C_ITError>
}
 8007416:	e003      	b.n	8007420 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007418:	2140      	movs	r1, #64	@ 0x40
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f000 fac8 	bl	80079b0 <I2C_Enable_IRQ>
}
 8007420:	bf00      	nop
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007438:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743e:	2b00      	cmp	r3, #0
 8007440:	d076      	beq.n	8007530 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a71      	ldr	r2, [pc, #452]	@ (8007610 <I2C_DMAError+0x1e8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d059      	beq.n	8007502 <I2C_DMAError+0xda>
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a6f      	ldr	r2, [pc, #444]	@ (8007614 <I2C_DMAError+0x1ec>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d053      	beq.n	8007502 <I2C_DMAError+0xda>
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a6d      	ldr	r2, [pc, #436]	@ (8007618 <I2C_DMAError+0x1f0>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d04d      	beq.n	8007502 <I2C_DMAError+0xda>
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a6b      	ldr	r2, [pc, #428]	@ (800761c <I2C_DMAError+0x1f4>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d047      	beq.n	8007502 <I2C_DMAError+0xda>
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a69      	ldr	r2, [pc, #420]	@ (8007620 <I2C_DMAError+0x1f8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d041      	beq.n	8007502 <I2C_DMAError+0xda>
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a67      	ldr	r2, [pc, #412]	@ (8007624 <I2C_DMAError+0x1fc>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d03b      	beq.n	8007502 <I2C_DMAError+0xda>
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a65      	ldr	r2, [pc, #404]	@ (8007628 <I2C_DMAError+0x200>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d035      	beq.n	8007502 <I2C_DMAError+0xda>
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a63      	ldr	r2, [pc, #396]	@ (800762c <I2C_DMAError+0x204>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d02f      	beq.n	8007502 <I2C_DMAError+0xda>
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a61      	ldr	r2, [pc, #388]	@ (8007630 <I2C_DMAError+0x208>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d029      	beq.n	8007502 <I2C_DMAError+0xda>
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a5f      	ldr	r2, [pc, #380]	@ (8007634 <I2C_DMAError+0x20c>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d023      	beq.n	8007502 <I2C_DMAError+0xda>
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a5d      	ldr	r2, [pc, #372]	@ (8007638 <I2C_DMAError+0x210>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d01d      	beq.n	8007502 <I2C_DMAError+0xda>
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a5b      	ldr	r2, [pc, #364]	@ (800763c <I2C_DMAError+0x214>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d017      	beq.n	8007502 <I2C_DMAError+0xda>
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a59      	ldr	r2, [pc, #356]	@ (8007640 <I2C_DMAError+0x218>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d011      	beq.n	8007502 <I2C_DMAError+0xda>
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a57      	ldr	r2, [pc, #348]	@ (8007644 <I2C_DMAError+0x21c>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d00b      	beq.n	8007502 <I2C_DMAError+0xda>
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a55      	ldr	r2, [pc, #340]	@ (8007648 <I2C_DMAError+0x220>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d005      	beq.n	8007502 <I2C_DMAError+0xda>
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a53      	ldr	r2, [pc, #332]	@ (800764c <I2C_DMAError+0x224>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d109      	bne.n	8007516 <I2C_DMAError+0xee>
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	bf0c      	ite	eq
 800750e:	2301      	moveq	r3, #1
 8007510:	2300      	movne	r3, #0
 8007512:	b2db      	uxtb	r3, r3
 8007514:	e008      	b.n	8007528 <I2C_DMAError+0x100>
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	bf0c      	ite	eq
 8007522:	2301      	moveq	r3, #1
 8007524:	2300      	movne	r3, #0
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800752c:	2301      	movs	r3, #1
 800752e:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8098 	beq.w	800766a <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a33      	ldr	r2, [pc, #204]	@ (8007610 <I2C_DMAError+0x1e8>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d059      	beq.n	80075fa <I2C_DMAError+0x1d2>
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a31      	ldr	r2, [pc, #196]	@ (8007614 <I2C_DMAError+0x1ec>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d053      	beq.n	80075fa <I2C_DMAError+0x1d2>
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a2f      	ldr	r2, [pc, #188]	@ (8007618 <I2C_DMAError+0x1f0>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d04d      	beq.n	80075fa <I2C_DMAError+0x1d2>
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a2d      	ldr	r2, [pc, #180]	@ (800761c <I2C_DMAError+0x1f4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d047      	beq.n	80075fa <I2C_DMAError+0x1d2>
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a2b      	ldr	r2, [pc, #172]	@ (8007620 <I2C_DMAError+0x1f8>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d041      	beq.n	80075fa <I2C_DMAError+0x1d2>
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a29      	ldr	r2, [pc, #164]	@ (8007624 <I2C_DMAError+0x1fc>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d03b      	beq.n	80075fa <I2C_DMAError+0x1d2>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a27      	ldr	r2, [pc, #156]	@ (8007628 <I2C_DMAError+0x200>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d035      	beq.n	80075fa <I2C_DMAError+0x1d2>
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a25      	ldr	r2, [pc, #148]	@ (800762c <I2C_DMAError+0x204>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d02f      	beq.n	80075fa <I2C_DMAError+0x1d2>
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a23      	ldr	r2, [pc, #140]	@ (8007630 <I2C_DMAError+0x208>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d029      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a21      	ldr	r2, [pc, #132]	@ (8007634 <I2C_DMAError+0x20c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d023      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a1f      	ldr	r2, [pc, #124]	@ (8007638 <I2C_DMAError+0x210>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d01d      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a1d      	ldr	r2, [pc, #116]	@ (800763c <I2C_DMAError+0x214>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d017      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007640 <I2C_DMAError+0x218>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d011      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a19      	ldr	r2, [pc, #100]	@ (8007644 <I2C_DMAError+0x21c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00b      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a17      	ldr	r2, [pc, #92]	@ (8007648 <I2C_DMAError+0x220>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d005      	beq.n	80075fa <I2C_DMAError+0x1d2>
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a15      	ldr	r2, [pc, #84]	@ (800764c <I2C_DMAError+0x224>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d12a      	bne.n	8007650 <I2C_DMAError+0x228>
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	bf0c      	ite	eq
 8007606:	2301      	moveq	r3, #1
 8007608:	2300      	movne	r3, #0
 800760a:	b2db      	uxtb	r3, r3
 800760c:	e029      	b.n	8007662 <I2C_DMAError+0x23a>
 800760e:	bf00      	nop
 8007610:	40020010 	.word	0x40020010
 8007614:	40020028 	.word	0x40020028
 8007618:	40020040 	.word	0x40020040
 800761c:	40020058 	.word	0x40020058
 8007620:	40020070 	.word	0x40020070
 8007624:	40020088 	.word	0x40020088
 8007628:	400200a0 	.word	0x400200a0
 800762c:	400200b8 	.word	0x400200b8
 8007630:	40020410 	.word	0x40020410
 8007634:	40020428 	.word	0x40020428
 8007638:	40020440 	.word	0x40020440
 800763c:	40020458 	.word	0x40020458
 8007640:	40020470 	.word	0x40020470
 8007644:	40020488 	.word	0x40020488
 8007648:	400204a0 	.word	0x400204a0
 800764c:	400204b8 	.word	0x400204b8
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	bf0c      	ite	eq
 800765c:	2301      	moveq	r3, #1
 800765e:	2300      	movne	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 8007666:	2301      	movs	r3, #1
 8007668:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f7fd f82a 	bl	80046c4 <HAL_DMA_GetError>
 8007670:	4603      	mov	r3, r0
 8007672:	2b02      	cmp	r3, #2
 8007674:	d00e      	beq.n	8007694 <I2C_DMAError+0x26c>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00b      	beq.n	8007694 <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685a      	ldr	r2, [r3, #4]
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800768a:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800768c:	2110      	movs	r1, #16
 800768e:	68b8      	ldr	r0, [r7, #8]
 8007690:	f7ff fd44 	bl	800711c <I2C_ITError>
  }
}
 8007694:	bf00      	nop
 8007696:	3710      	adds	r7, #16
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a8:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d003      	beq.n	80076ba <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b6:	2200      	movs	r2, #0
 80076b8:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c6:	2200      	movs	r2, #0
 80076c8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f7ff fe16 	bl	80072fc <I2C_TreatErrorCallback>
}
 80076d0:	bf00      	nop
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	603b      	str	r3, [r7, #0]
 80076e4:	4613      	mov	r3, r2
 80076e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076e8:	e03b      	b.n	8007762 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ea:	69ba      	ldr	r2, [r7, #24]
 80076ec:	6839      	ldr	r1, [r7, #0]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 f84c 	bl	800778c <I2C_IsErrorOccurred>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d001      	beq.n	80076fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	e041      	b.n	8007782 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007704:	d02d      	beq.n	8007762 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007706:	f7fa fc85 	bl	8002014 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d302      	bcc.n	800771c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d122      	bne.n	8007762 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	699a      	ldr	r2, [r3, #24]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	4013      	ands	r3, r2
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	429a      	cmp	r2, r3
 800772a:	bf0c      	ite	eq
 800772c:	2301      	moveq	r3, #1
 800772e:	2300      	movne	r3, #0
 8007730:	b2db      	uxtb	r3, r3
 8007732:	461a      	mov	r2, r3
 8007734:	79fb      	ldrb	r3, [r7, #7]
 8007736:	429a      	cmp	r2, r3
 8007738:	d113      	bne.n	8007762 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800773e:	f043 0220 	orr.w	r2, r3, #32
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2220      	movs	r2, #32
 800774a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e00f      	b.n	8007782 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	699a      	ldr	r2, [r3, #24]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4013      	ands	r3, r2
 800776c:	68ba      	ldr	r2, [r7, #8]
 800776e:	429a      	cmp	r2, r3
 8007770:	bf0c      	ite	eq
 8007772:	2301      	moveq	r3, #1
 8007774:	2300      	movne	r3, #0
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	79fb      	ldrb	r3, [r7, #7]
 800777c:	429a      	cmp	r2, r3
 800777e:	d0b4      	beq.n	80076ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08a      	sub	sp, #40	@ 0x28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	699b      	ldr	r3, [r3, #24]
 80077a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80077a6:	2300      	movs	r3, #0
 80077a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	f003 0310 	and.w	r3, r3, #16
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d068      	beq.n	800788a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2210      	movs	r2, #16
 80077be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80077c0:	e049      	b.n	8007856 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c8:	d045      	beq.n	8007856 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80077ca:	f7fa fc23 	bl	8002014 <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d302      	bcc.n	80077e0 <I2C_IsErrorOccurred+0x54>
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d13a      	bne.n	8007856 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007802:	d121      	bne.n	8007848 <I2C_IsErrorOccurred+0xbc>
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800780a:	d01d      	beq.n	8007848 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800780c:	7cfb      	ldrb	r3, [r7, #19]
 800780e:	2b20      	cmp	r3, #32
 8007810:	d01a      	beq.n	8007848 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007820:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007822:	f7fa fbf7 	bl	8002014 <HAL_GetTick>
 8007826:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007828:	e00e      	b.n	8007848 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800782a:	f7fa fbf3 	bl	8002014 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	2b19      	cmp	r3, #25
 8007836:	d907      	bls.n	8007848 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	f043 0320 	orr.w	r3, r3, #32
 800783e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007846:	e006      	b.n	8007856 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	f003 0320 	and.w	r3, r3, #32
 8007852:	2b20      	cmp	r3, #32
 8007854:	d1e9      	bne.n	800782a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b20      	cmp	r3, #32
 8007862:	d003      	beq.n	800786c <I2C_IsErrorOccurred+0xe0>
 8007864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0aa      	beq.n	80077c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800786c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007870:	2b00      	cmp	r3, #0
 8007872:	d103      	bne.n	800787c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2220      	movs	r2, #32
 800787a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	f043 0304 	orr.w	r3, r3, #4
 8007882:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00b      	beq.n	80078b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800789c:	6a3b      	ldr	r3, [r7, #32]
 800789e:	f043 0301 	orr.w	r3, r3, #1
 80078a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00b      	beq.n	80078d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	f043 0308 	orr.w	r3, r3, #8
 80078c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80078ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00b      	beq.n	80078f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80078e0:	6a3b      	ldr	r3, [r7, #32]
 80078e2:	f043 0302 	orr.w	r3, r3, #2
 80078e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80078f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d01c      	beq.n	800793a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f7ff fd22 	bl	800734a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	6859      	ldr	r1, [r3, #4]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	4b0d      	ldr	r3, [pc, #52]	@ (8007948 <I2C_IsErrorOccurred+0x1bc>)
 8007912:	400b      	ands	r3, r1
 8007914:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800791a:	6a3b      	ldr	r3, [r7, #32]
 800791c:	431a      	orrs	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2220      	movs	r2, #32
 8007926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800793a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800793e:	4618      	mov	r0, r3
 8007940:	3728      	adds	r7, #40	@ 0x28
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	fe00e800 	.word	0xfe00e800

0800794c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	607b      	str	r3, [r7, #4]
 8007956:	460b      	mov	r3, r1
 8007958:	817b      	strh	r3, [r7, #10]
 800795a:	4613      	mov	r3, r2
 800795c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800795e:	897b      	ldrh	r3, [r7, #10]
 8007960:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007964:	7a7b      	ldrb	r3, [r7, #9]
 8007966:	041b      	lsls	r3, r3, #16
 8007968:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800796c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	4313      	orrs	r3, r2
 8007976:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800797a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685a      	ldr	r2, [r3, #4]
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	0d5b      	lsrs	r3, r3, #21
 8007986:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800798a:	4b08      	ldr	r3, [pc, #32]	@ (80079ac <I2C_TransferConfig+0x60>)
 800798c:	430b      	orrs	r3, r1
 800798e:	43db      	mvns	r3, r3
 8007990:	ea02 0103 	and.w	r1, r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	430a      	orrs	r2, r1
 800799c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800799e:	bf00      	nop
 80079a0:	371c      	adds	r7, #28
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	03ff63ff 	.word	0x03ff63ff

080079b0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	460b      	mov	r3, r1
 80079ba:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80079bc:	2300      	movs	r3, #0
 80079be:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079c4:	4a39      	ldr	r2, [pc, #228]	@ (8007aac <I2C_Enable_IRQ+0xfc>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d032      	beq.n	8007a30 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80079ce:	4a38      	ldr	r2, [pc, #224]	@ (8007ab0 <I2C_Enable_IRQ+0x100>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d02d      	beq.n	8007a30 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80079d8:	4a36      	ldr	r2, [pc, #216]	@ (8007ab4 <I2C_Enable_IRQ+0x104>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d028      	beq.n	8007a30 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80079de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	da03      	bge.n	80079ee <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80079ec:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80079ee:	887b      	ldrh	r3, [r7, #2]
 80079f0:	f003 0301 	and.w	r3, r3, #1
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80079fe:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007a00:	887b      	ldrh	r3, [r7, #2]
 8007a02:	f003 0302 	and.w	r3, r3, #2
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007a10:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007a12:	887b      	ldrh	r3, [r7, #2]
 8007a14:	2b10      	cmp	r3, #16
 8007a16:	d103      	bne.n	8007a20 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007a1e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a20:	887b      	ldrh	r3, [r7, #2]
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	d133      	bne.n	8007a8e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f043 0320 	orr.w	r3, r3, #32
 8007a2c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a2e:	e02e      	b.n	8007a8e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007a30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	da03      	bge.n	8007a40 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007a3e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007a40:	887b      	ldrh	r3, [r7, #2]
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007a50:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007a52:	887b      	ldrh	r3, [r7, #2]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d003      	beq.n	8007a64 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007a62:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007a64:	887b      	ldrh	r3, [r7, #2]
 8007a66:	2b10      	cmp	r3, #16
 8007a68:	d103      	bne.n	8007a72 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007a70:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a72:	887b      	ldrh	r3, [r7, #2]
 8007a74:	2b20      	cmp	r3, #32
 8007a76:	d103      	bne.n	8007a80 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007a7e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007a80:	887b      	ldrh	r3, [r7, #2]
 8007a82:	2b40      	cmp	r3, #64	@ 0x40
 8007a84:	d103      	bne.n	8007a8e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a8c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	6819      	ldr	r1, [r3, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	601a      	str	r2, [r3, #0]
}
 8007a9e:	bf00      	nop
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	0800602b 	.word	0x0800602b
 8007ab0:	0800644d 	.word	0x0800644d
 8007ab4:	08006201 	.word	0x08006201

08007ab8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007ac8:	887b      	ldrh	r3, [r7, #2]
 8007aca:	f003 0301 	and.w	r3, r3, #1
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00f      	beq.n	8007af2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007ad8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007ae6:	2b28      	cmp	r3, #40	@ 0x28
 8007ae8:	d003      	beq.n	8007af2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007af0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007af2:	887b      	ldrh	r3, [r7, #2]
 8007af4:	f003 0302 	and.w	r3, r3, #2
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00f      	beq.n	8007b1c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007b02:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b10:	2b28      	cmp	r3, #40	@ 0x28
 8007b12:	d003      	beq.n	8007b1c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007b1a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007b1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	da03      	bge.n	8007b2c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007b2a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007b2c:	887b      	ldrh	r3, [r7, #2]
 8007b2e:	2b10      	cmp	r3, #16
 8007b30:	d103      	bne.n	8007b3a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007b38:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007b3a:	887b      	ldrh	r3, [r7, #2]
 8007b3c:	2b20      	cmp	r3, #32
 8007b3e:	d103      	bne.n	8007b48 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f043 0320 	orr.w	r3, r3, #32
 8007b46:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007b48:	887b      	ldrh	r3, [r7, #2]
 8007b4a:	2b40      	cmp	r3, #64	@ 0x40
 8007b4c:	d103      	bne.n	8007b56 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b54:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	6819      	ldr	r1, [r3, #0]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	43da      	mvns	r2, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	400a      	ands	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]
}
 8007b68:	bf00      	nop
 8007b6a:	3714      	adds	r7, #20
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b20      	cmp	r3, #32
 8007b88:	d138      	bne.n	8007bfc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d101      	bne.n	8007b98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b94:	2302      	movs	r3, #2
 8007b96:	e032      	b.n	8007bfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2224      	movs	r2, #36	@ 0x24
 8007ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f022 0201 	bic.w	r2, r2, #1
 8007bb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007bc6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6819      	ldr	r1, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	430a      	orrs	r2, r1
 8007bd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 0201 	orr.w	r2, r2, #1
 8007be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2220      	movs	r2, #32
 8007bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e000      	b.n	8007bfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bfc:	2302      	movs	r3, #2
  }
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	370c      	adds	r7, #12
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
 8007c12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b20      	cmp	r3, #32
 8007c1e:	d139      	bne.n	8007c94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d101      	bne.n	8007c2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	e033      	b.n	8007c96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2224      	movs	r2, #36	@ 0x24
 8007c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0201 	bic.w	r2, r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007c5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	021b      	lsls	r3, r3, #8
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0201 	orr.w	r2, r2, #1
 8007c7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2220      	movs	r2, #32
 8007c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	e000      	b.n	8007c96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c94:	2302      	movs	r3, #2
  }
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3714      	adds	r7, #20
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr
	...

08007ca4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007cac:	4b19      	ldr	r3, [pc, #100]	@ (8007d14 <HAL_PWREx_ConfigSupply+0x70>)
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f003 0304 	and.w	r3, r3, #4
 8007cb4:	2b04      	cmp	r3, #4
 8007cb6:	d00a      	beq.n	8007cce <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007cb8:	4b16      	ldr	r3, [pc, #88]	@ (8007d14 <HAL_PWREx_ConfigSupply+0x70>)
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	f003 0307 	and.w	r3, r3, #7
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d001      	beq.n	8007cca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e01f      	b.n	8007d0a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	e01d      	b.n	8007d0a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007cce:	4b11      	ldr	r3, [pc, #68]	@ (8007d14 <HAL_PWREx_ConfigSupply+0x70>)
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f023 0207 	bic.w	r2, r3, #7
 8007cd6:	490f      	ldr	r1, [pc, #60]	@ (8007d14 <HAL_PWREx_ConfigSupply+0x70>)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007cde:	f7fa f999 	bl	8002014 <HAL_GetTick>
 8007ce2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007ce4:	e009      	b.n	8007cfa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007ce6:	f7fa f995 	bl	8002014 <HAL_GetTick>
 8007cea:	4602      	mov	r2, r0
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	1ad3      	subs	r3, r2, r3
 8007cf0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cf4:	d901      	bls.n	8007cfa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e007      	b.n	8007d0a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007cfa:	4b06      	ldr	r3, [pc, #24]	@ (8007d14 <HAL_PWREx_ConfigSupply+0x70>)
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d06:	d1ee      	bne.n	8007ce6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	58024800 	.word	0x58024800

08007d18 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b08c      	sub	sp, #48	@ 0x30
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d102      	bne.n	8007d2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	f000 bc1f 	b.w	800856a <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 80b3 	beq.w	8007ea0 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d3a:	4b95      	ldr	r3, [pc, #596]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007d44:	4b92      	ldr	r3, [pc, #584]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d48:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d4c:	2b10      	cmp	r3, #16
 8007d4e:	d007      	beq.n	8007d60 <HAL_RCC_OscConfig+0x48>
 8007d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d52:	2b18      	cmp	r3, #24
 8007d54:	d112      	bne.n	8007d7c <HAL_RCC_OscConfig+0x64>
 8007d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d58:	f003 0303 	and.w	r3, r3, #3
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d10d      	bne.n	8007d7c <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d60:	4b8b      	ldr	r3, [pc, #556]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 8098 	beq.w	8007e9e <HAL_RCC_OscConfig+0x186>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f040 8093 	bne.w	8007e9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e3f6      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d84:	d106      	bne.n	8007d94 <HAL_RCC_OscConfig+0x7c>
 8007d86:	4b82      	ldr	r3, [pc, #520]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a81      	ldr	r2, [pc, #516]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	e058      	b.n	8007e46 <HAL_RCC_OscConfig+0x12e>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d112      	bne.n	8007dc2 <HAL_RCC_OscConfig+0xaa>
 8007d9c:	4b7c      	ldr	r3, [pc, #496]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a7b      	ldr	r2, [pc, #492]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007da2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	4b79      	ldr	r3, [pc, #484]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a78      	ldr	r2, [pc, #480]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dae:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007db2:	6013      	str	r3, [r2, #0]
 8007db4:	4b76      	ldr	r3, [pc, #472]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a75      	ldr	r2, [pc, #468]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	e041      	b.n	8007e46 <HAL_RCC_OscConfig+0x12e>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007dca:	d112      	bne.n	8007df2 <HAL_RCC_OscConfig+0xda>
 8007dcc:	4b70      	ldr	r3, [pc, #448]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a6f      	ldr	r2, [pc, #444]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007dd6:	6013      	str	r3, [r2, #0]
 8007dd8:	4b6d      	ldr	r3, [pc, #436]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a6c      	ldr	r2, [pc, #432]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dde:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	4b6a      	ldr	r3, [pc, #424]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a69      	ldr	r2, [pc, #420]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dee:	6013      	str	r3, [r2, #0]
 8007df0:	e029      	b.n	8007e46 <HAL_RCC_OscConfig+0x12e>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007dfa:	d112      	bne.n	8007e22 <HAL_RCC_OscConfig+0x10a>
 8007dfc:	4b64      	ldr	r3, [pc, #400]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a63      	ldr	r2, [pc, #396]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e06:	6013      	str	r3, [r2, #0]
 8007e08:	4b61      	ldr	r3, [pc, #388]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a60      	ldr	r2, [pc, #384]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e12:	6013      	str	r3, [r2, #0]
 8007e14:	4b5e      	ldr	r3, [pc, #376]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a5d      	ldr	r2, [pc, #372]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	e011      	b.n	8007e46 <HAL_RCC_OscConfig+0x12e>
 8007e22:	4b5b      	ldr	r3, [pc, #364]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a5a      	ldr	r2, [pc, #360]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e2c:	6013      	str	r3, [r2, #0]
 8007e2e:	4b58      	ldr	r3, [pc, #352]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a57      	ldr	r2, [pc, #348]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e38:	6013      	str	r3, [r2, #0]
 8007e3a:	4b55      	ldr	r3, [pc, #340]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a54      	ldr	r2, [pc, #336]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e40:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e44:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d013      	beq.n	8007e76 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e4e:	f7fa f8e1 	bl	8002014 <HAL_GetTick>
 8007e52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007e54:	e008      	b.n	8007e68 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e56:	f7fa f8dd 	bl	8002014 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	2b64      	cmp	r3, #100	@ 0x64
 8007e62:	d901      	bls.n	8007e68 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8007e64:	2303      	movs	r3, #3
 8007e66:	e380      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007e68:	4b49      	ldr	r3, [pc, #292]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d0f0      	beq.n	8007e56 <HAL_RCC_OscConfig+0x13e>
 8007e74:	e014      	b.n	8007ea0 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e76:	f7fa f8cd 	bl	8002014 <HAL_GetTick>
 8007e7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e7c:	e008      	b.n	8007e90 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e7e:	f7fa f8c9 	bl	8002014 <HAL_GetTick>
 8007e82:	4602      	mov	r2, r0
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	2b64      	cmp	r3, #100	@ 0x64
 8007e8a:	d901      	bls.n	8007e90 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e36c      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e90:	4b3f      	ldr	r3, [pc, #252]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1f0      	bne.n	8007e7e <HAL_RCC_OscConfig+0x166>
 8007e9c:	e000      	b.n	8007ea0 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e9e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0302 	and.w	r3, r3, #2
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 808c 	beq.w	8007fc6 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007eae:	4b38      	ldr	r3, [pc, #224]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007eb6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007eb8:	4b35      	ldr	r3, [pc, #212]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ebc:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007ebe:	6a3b      	ldr	r3, [r7, #32]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d007      	beq.n	8007ed4 <HAL_RCC_OscConfig+0x1bc>
 8007ec4:	6a3b      	ldr	r3, [r7, #32]
 8007ec6:	2b18      	cmp	r3, #24
 8007ec8:	d137      	bne.n	8007f3a <HAL_RCC_OscConfig+0x222>
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	f003 0303 	and.w	r3, r3, #3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d132      	bne.n	8007f3a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d005      	beq.n	8007eec <HAL_RCC_OscConfig+0x1d4>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e33e      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007eec:	4b28      	ldr	r3, [pc, #160]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f023 0219 	bic.w	r2, r3, #25
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	4925      	ldr	r1, [pc, #148]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007efa:	4313      	orrs	r3, r2
 8007efc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007efe:	f7fa f889 	bl	8002014 <HAL_GetTick>
 8007f02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f04:	e008      	b.n	8007f18 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f06:	f7fa f885 	bl	8002014 <HAL_GetTick>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0e:	1ad3      	subs	r3, r2, r3
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d901      	bls.n	8007f18 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8007f14:	2303      	movs	r3, #3
 8007f16:	e328      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f18:	4b1d      	ldr	r3, [pc, #116]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0304 	and.w	r3, r3, #4
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0f0      	beq.n	8007f06 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f24:	4b1a      	ldr	r3, [pc, #104]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	061b      	lsls	r3, r3, #24
 8007f32:	4917      	ldr	r1, [pc, #92]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f38:	e045      	b.n	8007fc6 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d028      	beq.n	8007f94 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007f42:	4b13      	ldr	r3, [pc, #76]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f023 0219 	bic.w	r2, r3, #25
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	4910      	ldr	r1, [pc, #64]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f50:	4313      	orrs	r3, r2
 8007f52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f54:	f7fa f85e 	bl	8002014 <HAL_GetTick>
 8007f58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f5a:	e008      	b.n	8007f6e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f5c:	f7fa f85a 	bl	8002014 <HAL_GetTick>
 8007f60:	4602      	mov	r2, r0
 8007f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d901      	bls.n	8007f6e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	e2fd      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f6e:	4b08      	ldr	r3, [pc, #32]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 0304 	and.w	r3, r3, #4
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d0f0      	beq.n	8007f5c <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f7a:	4b05      	ldr	r3, [pc, #20]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	061b      	lsls	r3, r3, #24
 8007f88:	4901      	ldr	r1, [pc, #4]	@ (8007f90 <HAL_RCC_OscConfig+0x278>)
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	604b      	str	r3, [r1, #4]
 8007f8e:	e01a      	b.n	8007fc6 <HAL_RCC_OscConfig+0x2ae>
 8007f90:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f94:	4b97      	ldr	r3, [pc, #604]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a96      	ldr	r2, [pc, #600]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007f9a:	f023 0301 	bic.w	r3, r3, #1
 8007f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa0:	f7fa f838 	bl	8002014 <HAL_GetTick>
 8007fa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007fa6:	e008      	b.n	8007fba <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fa8:	f7fa f834 	bl	8002014 <HAL_GetTick>
 8007fac:	4602      	mov	r2, r0
 8007fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e2d7      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007fba:	4b8e      	ldr	r3, [pc, #568]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f003 0304 	and.w	r3, r3, #4
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1f0      	bne.n	8007fa8 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0310 	and.w	r3, r3, #16
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d06a      	beq.n	80080a8 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fd2:	4b88      	ldr	r3, [pc, #544]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fda:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007fdc:	4b85      	ldr	r3, [pc, #532]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	2b08      	cmp	r3, #8
 8007fe6:	d007      	beq.n	8007ff8 <HAL_RCC_OscConfig+0x2e0>
 8007fe8:	69bb      	ldr	r3, [r7, #24]
 8007fea:	2b18      	cmp	r3, #24
 8007fec:	d11b      	bne.n	8008026 <HAL_RCC_OscConfig+0x30e>
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f003 0303 	and.w	r3, r3, #3
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d116      	bne.n	8008026 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007ff8:	4b7e      	ldr	r3, [pc, #504]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008000:	2b00      	cmp	r3, #0
 8008002:	d005      	beq.n	8008010 <HAL_RCC_OscConfig+0x2f8>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	2b80      	cmp	r3, #128	@ 0x80
 800800a:	d001      	beq.n	8008010 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e2ac      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008010:	4b78      	ldr	r3, [pc, #480]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	061b      	lsls	r3, r3, #24
 800801e:	4975      	ldr	r1, [pc, #468]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008020:	4313      	orrs	r3, r2
 8008022:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008024:	e040      	b.n	80080a8 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d023      	beq.n	8008076 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800802e:	4b71      	ldr	r3, [pc, #452]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a70      	ldr	r2, [pc, #448]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800803a:	f7f9 ffeb 	bl	8002014 <HAL_GetTick>
 800803e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008040:	e008      	b.n	8008054 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008042:	f7f9 ffe7 	bl	8002014 <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	2b02      	cmp	r3, #2
 800804e:	d901      	bls.n	8008054 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e28a      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008054:	4b67      	ldr	r3, [pc, #412]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800805c:	2b00      	cmp	r3, #0
 800805e:	d0f0      	beq.n	8008042 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008060:	4b64      	ldr	r3, [pc, #400]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	061b      	lsls	r3, r3, #24
 800806e:	4961      	ldr	r1, [pc, #388]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008070:	4313      	orrs	r3, r2
 8008072:	60cb      	str	r3, [r1, #12]
 8008074:	e018      	b.n	80080a8 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008076:	4b5f      	ldr	r3, [pc, #380]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a5e      	ldr	r2, [pc, #376]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 800807c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008080:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008082:	f7f9 ffc7 	bl	8002014 <HAL_GetTick>
 8008086:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008088:	e008      	b.n	800809c <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800808a:	f7f9 ffc3 	bl	8002014 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	2b02      	cmp	r3, #2
 8008096:	d901      	bls.n	800809c <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e266      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800809c:	4b55      	ldr	r3, [pc, #340]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1f0      	bne.n	800808a <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f003 0308 	and.w	r3, r3, #8
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d036      	beq.n	8008122 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	695b      	ldr	r3, [r3, #20]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d019      	beq.n	80080f0 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80080bc:	4b4d      	ldr	r3, [pc, #308]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80080be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080c0:	4a4c      	ldr	r2, [pc, #304]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80080c2:	f043 0301 	orr.w	r3, r3, #1
 80080c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080c8:	f7f9 ffa4 	bl	8002014 <HAL_GetTick>
 80080cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080d0:	f7f9 ffa0 	bl	8002014 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e243      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080e2:	4b44      	ldr	r3, [pc, #272]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80080e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080e6:	f003 0302 	and.w	r3, r3, #2
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d0f0      	beq.n	80080d0 <HAL_RCC_OscConfig+0x3b8>
 80080ee:	e018      	b.n	8008122 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80080f0:	4b40      	ldr	r3, [pc, #256]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80080f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080f4:	4a3f      	ldr	r2, [pc, #252]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80080f6:	f023 0301 	bic.w	r3, r3, #1
 80080fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080fc:	f7f9 ff8a 	bl	8002014 <HAL_GetTick>
 8008100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008102:	e008      	b.n	8008116 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008104:	f7f9 ff86 	bl	8002014 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	2b02      	cmp	r3, #2
 8008110:	d901      	bls.n	8008116 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e229      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008116:	4b37      	ldr	r3, [pc, #220]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1f0      	bne.n	8008104 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0320 	and.w	r3, r3, #32
 800812a:	2b00      	cmp	r3, #0
 800812c:	d036      	beq.n	800819c <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d019      	beq.n	800816a <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008136:	4b2f      	ldr	r3, [pc, #188]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a2e      	ldr	r2, [pc, #184]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 800813c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008140:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008142:	f7f9 ff67 	bl	8002014 <HAL_GetTick>
 8008146:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008148:	e008      	b.n	800815c <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800814a:	f7f9 ff63 	bl	8002014 <HAL_GetTick>
 800814e:	4602      	mov	r2, r0
 8008150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008152:	1ad3      	subs	r3, r2, r3
 8008154:	2b02      	cmp	r3, #2
 8008156:	d901      	bls.n	800815c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e206      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800815c:	4b25      	ldr	r3, [pc, #148]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008164:	2b00      	cmp	r3, #0
 8008166:	d0f0      	beq.n	800814a <HAL_RCC_OscConfig+0x432>
 8008168:	e018      	b.n	800819c <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800816a:	4b22      	ldr	r3, [pc, #136]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a21      	ldr	r2, [pc, #132]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008170:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008174:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008176:	f7f9 ff4d 	bl	8002014 <HAL_GetTick>
 800817a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800817c:	e008      	b.n	8008190 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800817e:	f7f9 ff49 	bl	8002014 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	2b02      	cmp	r3, #2
 800818a:	d901      	bls.n	8008190 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800818c:	2303      	movs	r3, #3
 800818e:	e1ec      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008190:	4b18      	ldr	r3, [pc, #96]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1f0      	bne.n	800817e <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 0304 	and.w	r3, r3, #4
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f000 80af 	beq.w	8008308 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80081aa:	4b13      	ldr	r3, [pc, #76]	@ (80081f8 <HAL_RCC_OscConfig+0x4e0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a12      	ldr	r2, [pc, #72]	@ (80081f8 <HAL_RCC_OscConfig+0x4e0>)
 80081b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081b6:	f7f9 ff2d 	bl	8002014 <HAL_GetTick>
 80081ba:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081bc:	e008      	b.n	80081d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081be:	f7f9 ff29 	bl	8002014 <HAL_GetTick>
 80081c2:	4602      	mov	r2, r0
 80081c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	2b64      	cmp	r3, #100	@ 0x64
 80081ca:	d901      	bls.n	80081d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e1cc      	b.n	800856a <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081d0:	4b09      	ldr	r3, [pc, #36]	@ (80081f8 <HAL_RCC_OscConfig+0x4e0>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d0f0      	beq.n	80081be <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d10b      	bne.n	80081fc <HAL_RCC_OscConfig+0x4e4>
 80081e4:	4b03      	ldr	r3, [pc, #12]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80081e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081e8:	4a02      	ldr	r2, [pc, #8]	@ (80081f4 <HAL_RCC_OscConfig+0x4dc>)
 80081ea:	f043 0301 	orr.w	r3, r3, #1
 80081ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80081f0:	e05b      	b.n	80082aa <HAL_RCC_OscConfig+0x592>
 80081f2:	bf00      	nop
 80081f4:	58024400 	.word	0x58024400
 80081f8:	58024800 	.word	0x58024800
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d112      	bne.n	800822a <HAL_RCC_OscConfig+0x512>
 8008204:	4b9d      	ldr	r3, [pc, #628]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008208:	4a9c      	ldr	r2, [pc, #624]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800820a:	f023 0301 	bic.w	r3, r3, #1
 800820e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008210:	4b9a      	ldr	r3, [pc, #616]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008214:	4a99      	ldr	r2, [pc, #612]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800821a:	6713      	str	r3, [r2, #112]	@ 0x70
 800821c:	4b97      	ldr	r3, [pc, #604]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800821e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008220:	4a96      	ldr	r2, [pc, #600]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008222:	f023 0304 	bic.w	r3, r3, #4
 8008226:	6713      	str	r3, [r2, #112]	@ 0x70
 8008228:	e03f      	b.n	80082aa <HAL_RCC_OscConfig+0x592>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	2b05      	cmp	r3, #5
 8008230:	d112      	bne.n	8008258 <HAL_RCC_OscConfig+0x540>
 8008232:	4b92      	ldr	r3, [pc, #584]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008236:	4a91      	ldr	r2, [pc, #580]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008238:	f043 0304 	orr.w	r3, r3, #4
 800823c:	6713      	str	r3, [r2, #112]	@ 0x70
 800823e:	4b8f      	ldr	r3, [pc, #572]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008242:	4a8e      	ldr	r2, [pc, #568]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008244:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008248:	6713      	str	r3, [r2, #112]	@ 0x70
 800824a:	4b8c      	ldr	r3, [pc, #560]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800824c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800824e:	4a8b      	ldr	r2, [pc, #556]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008250:	f043 0301 	orr.w	r3, r3, #1
 8008254:	6713      	str	r3, [r2, #112]	@ 0x70
 8008256:	e028      	b.n	80082aa <HAL_RCC_OscConfig+0x592>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	2b85      	cmp	r3, #133	@ 0x85
 800825e:	d112      	bne.n	8008286 <HAL_RCC_OscConfig+0x56e>
 8008260:	4b86      	ldr	r3, [pc, #536]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008264:	4a85      	ldr	r2, [pc, #532]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008266:	f043 0304 	orr.w	r3, r3, #4
 800826a:	6713      	str	r3, [r2, #112]	@ 0x70
 800826c:	4b83      	ldr	r3, [pc, #524]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800826e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008270:	4a82      	ldr	r2, [pc, #520]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008276:	6713      	str	r3, [r2, #112]	@ 0x70
 8008278:	4b80      	ldr	r3, [pc, #512]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800827a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800827c:	4a7f      	ldr	r2, [pc, #508]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800827e:	f043 0301 	orr.w	r3, r3, #1
 8008282:	6713      	str	r3, [r2, #112]	@ 0x70
 8008284:	e011      	b.n	80082aa <HAL_RCC_OscConfig+0x592>
 8008286:	4b7d      	ldr	r3, [pc, #500]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800828a:	4a7c      	ldr	r2, [pc, #496]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800828c:	f023 0301 	bic.w	r3, r3, #1
 8008290:	6713      	str	r3, [r2, #112]	@ 0x70
 8008292:	4b7a      	ldr	r3, [pc, #488]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008296:	4a79      	ldr	r2, [pc, #484]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008298:	f023 0304 	bic.w	r3, r3, #4
 800829c:	6713      	str	r3, [r2, #112]	@ 0x70
 800829e:	4b77      	ldr	r3, [pc, #476]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80082a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a2:	4a76      	ldr	r2, [pc, #472]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80082a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d015      	beq.n	80082de <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082b2:	f7f9 feaf 	bl	8002014 <HAL_GetTick>
 80082b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082b8:	e00a      	b.n	80082d0 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082ba:	f7f9 feab 	bl	8002014 <HAL_GetTick>
 80082be:	4602      	mov	r2, r0
 80082c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d901      	bls.n	80082d0 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 80082cc:	2303      	movs	r3, #3
 80082ce:	e14c      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082d0:	4b6a      	ldr	r3, [pc, #424]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80082d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d0ee      	beq.n	80082ba <HAL_RCC_OscConfig+0x5a2>
 80082dc:	e014      	b.n	8008308 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082de:	f7f9 fe99 	bl	8002014 <HAL_GetTick>
 80082e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80082e4:	e00a      	b.n	80082fc <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082e6:	f7f9 fe95 	bl	8002014 <HAL_GetTick>
 80082ea:	4602      	mov	r2, r0
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d901      	bls.n	80082fc <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e136      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80082fc:	4b5f      	ldr	r3, [pc, #380]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80082fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008300:	f003 0302 	and.w	r3, r3, #2
 8008304:	2b00      	cmp	r3, #0
 8008306:	d1ee      	bne.n	80082e6 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 812b 	beq.w	8008568 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008312:	4b5a      	ldr	r3, [pc, #360]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800831a:	2b18      	cmp	r3, #24
 800831c:	f000 80bb 	beq.w	8008496 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008324:	2b02      	cmp	r3, #2
 8008326:	f040 8095 	bne.w	8008454 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800832a:	4b54      	ldr	r3, [pc, #336]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a53      	ldr	r2, [pc, #332]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008330:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008336:	f7f9 fe6d 	bl	8002014 <HAL_GetTick>
 800833a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800833c:	e008      	b.n	8008350 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800833e:	f7f9 fe69 	bl	8002014 <HAL_GetTick>
 8008342:	4602      	mov	r2, r0
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	1ad3      	subs	r3, r2, r3
 8008348:	2b02      	cmp	r3, #2
 800834a:	d901      	bls.n	8008350 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e10c      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008350:	4b4a      	ldr	r3, [pc, #296]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1f0      	bne.n	800833e <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800835c:	4b47      	ldr	r3, [pc, #284]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800835e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008360:	4b47      	ldr	r3, [pc, #284]	@ (8008480 <HAL_RCC_OscConfig+0x768>)
 8008362:	4013      	ands	r3, r2
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800836c:	0112      	lsls	r2, r2, #4
 800836e:	430a      	orrs	r2, r1
 8008370:	4942      	ldr	r1, [pc, #264]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008372:	4313      	orrs	r3, r2
 8008374:	628b      	str	r3, [r1, #40]	@ 0x28
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800837a:	3b01      	subs	r3, #1
 800837c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008384:	3b01      	subs	r3, #1
 8008386:	025b      	lsls	r3, r3, #9
 8008388:	b29b      	uxth	r3, r3
 800838a:	431a      	orrs	r2, r3
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008390:	3b01      	subs	r3, #1
 8008392:	041b      	lsls	r3, r3, #16
 8008394:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008398:	431a      	orrs	r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800839e:	3b01      	subs	r3, #1
 80083a0:	061b      	lsls	r3, r3, #24
 80083a2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80083a6:	4935      	ldr	r1, [pc, #212]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083a8:	4313      	orrs	r3, r2
 80083aa:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80083ac:	4b33      	ldr	r3, [pc, #204]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b0:	4a32      	ldr	r2, [pc, #200]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083b2:	f023 0301 	bic.w	r3, r3, #1
 80083b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80083b8:	4b30      	ldr	r3, [pc, #192]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083bc:	4b31      	ldr	r3, [pc, #196]	@ (8008484 <HAL_RCC_OscConfig+0x76c>)
 80083be:	4013      	ands	r3, r2
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80083c4:	00d2      	lsls	r2, r2, #3
 80083c6:	492d      	ldr	r1, [pc, #180]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80083cc:	4b2b      	ldr	r3, [pc, #172]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083d0:	f023 020c 	bic.w	r2, r3, #12
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d8:	4928      	ldr	r1, [pc, #160]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083da:	4313      	orrs	r3, r2
 80083dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80083de:	4b27      	ldr	r3, [pc, #156]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083e2:	f023 0202 	bic.w	r2, r3, #2
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ea:	4924      	ldr	r1, [pc, #144]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083ec:	4313      	orrs	r3, r2
 80083ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80083f0:	4b22      	ldr	r3, [pc, #136]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083f4:	4a21      	ldr	r2, [pc, #132]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083fc:	4b1f      	ldr	r3, [pc, #124]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 80083fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008400:	4a1e      	ldr	r2, [pc, #120]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008406:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008408:	4b1c      	ldr	r3, [pc, #112]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800840a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800840c:	4a1b      	ldr	r2, [pc, #108]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800840e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008414:	4b19      	ldr	r3, [pc, #100]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008418:	4a18      	ldr	r2, [pc, #96]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800841a:	f043 0301 	orr.w	r3, r3, #1
 800841e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008420:	4b16      	ldr	r3, [pc, #88]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a15      	ldr	r2, [pc, #84]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800842a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800842c:	f7f9 fdf2 	bl	8002014 <HAL_GetTick>
 8008430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008432:	e008      	b.n	8008446 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008434:	f7f9 fdee 	bl	8002014 <HAL_GetTick>
 8008438:	4602      	mov	r2, r0
 800843a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	2b02      	cmp	r3, #2
 8008440:	d901      	bls.n	8008446 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e091      	b.n	800856a <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008446:	4b0d      	ldr	r3, [pc, #52]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0f0      	beq.n	8008434 <HAL_RCC_OscConfig+0x71c>
 8008452:	e089      	b.n	8008568 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008454:	4b09      	ldr	r3, [pc, #36]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a08      	ldr	r2, [pc, #32]	@ (800847c <HAL_RCC_OscConfig+0x764>)
 800845a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800845e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008460:	f7f9 fdd8 	bl	8002014 <HAL_GetTick>
 8008464:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008466:	e00f      	b.n	8008488 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008468:	f7f9 fdd4 	bl	8002014 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	2b02      	cmp	r3, #2
 8008474:	d908      	bls.n	8008488 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e077      	b.n	800856a <HAL_RCC_OscConfig+0x852>
 800847a:	bf00      	nop
 800847c:	58024400 	.word	0x58024400
 8008480:	fffffc0c 	.word	0xfffffc0c
 8008484:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008488:	4b3a      	ldr	r3, [pc, #232]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1e9      	bne.n	8008468 <HAL_RCC_OscConfig+0x750>
 8008494:	e068      	b.n	8008568 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008496:	4b37      	ldr	r3, [pc, #220]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 8008498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800849c:	4b35      	ldr	r3, [pc, #212]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800849e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084a0:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d031      	beq.n	800850e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f003 0203 	and.w	r2, r3, #3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d12a      	bne.n	800850e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	091b      	lsrs	r3, r3, #4
 80084bc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d122      	bne.n	800850e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d2:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d11a      	bne.n	800850e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	0a5b      	lsrs	r3, r3, #9
 80084dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084e4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d111      	bne.n	800850e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	0c1b      	lsrs	r3, r3, #16
 80084ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d108      	bne.n	800850e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	0e1b      	lsrs	r3, r3, #24
 8008500:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008508:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800850a:	429a      	cmp	r2, r3
 800850c:	d001      	beq.n	8008512 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	e02b      	b.n	800856a <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008512:	4b18      	ldr	r3, [pc, #96]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 8008514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008516:	08db      	lsrs	r3, r3, #3
 8008518:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800851c:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008522:	693a      	ldr	r2, [r7, #16]
 8008524:	429a      	cmp	r2, r3
 8008526:	d01f      	beq.n	8008568 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008528:	4b12      	ldr	r3, [pc, #72]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800852a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852c:	4a11      	ldr	r2, [pc, #68]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800852e:	f023 0301 	bic.w	r3, r3, #1
 8008532:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008534:	f7f9 fd6e 	bl	8002014 <HAL_GetTick>
 8008538:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800853a:	bf00      	nop
 800853c:	f7f9 fd6a 	bl	8002014 <HAL_GetTick>
 8008540:	4602      	mov	r2, r0
 8008542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008544:	4293      	cmp	r3, r2
 8008546:	d0f9      	beq.n	800853c <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008548:	4b0a      	ldr	r3, [pc, #40]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800854a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800854c:	4b0a      	ldr	r3, [pc, #40]	@ (8008578 <HAL_RCC_OscConfig+0x860>)
 800854e:	4013      	ands	r3, r2
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008554:	00d2      	lsls	r2, r2, #3
 8008556:	4907      	ldr	r1, [pc, #28]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 8008558:	4313      	orrs	r3, r2
 800855a:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800855c:	4b05      	ldr	r3, [pc, #20]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 800855e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008560:	4a04      	ldr	r2, [pc, #16]	@ (8008574 <HAL_RCC_OscConfig+0x85c>)
 8008562:	f043 0301 	orr.w	r3, r3, #1
 8008566:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3730      	adds	r7, #48	@ 0x30
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	58024400 	.word	0x58024400
 8008578:	ffff0007 	.word	0xffff0007

0800857c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d101      	bne.n	8008590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e19c      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008590:	4b8a      	ldr	r3, [pc, #552]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 030f 	and.w	r3, r3, #15
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	429a      	cmp	r2, r3
 800859c:	d910      	bls.n	80085c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800859e:	4b87      	ldr	r3, [pc, #540]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f023 020f 	bic.w	r2, r3, #15
 80085a6:	4985      	ldr	r1, [pc, #532]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	4313      	orrs	r3, r2
 80085ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ae:	4b83      	ldr	r3, [pc, #524]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 030f 	and.w	r3, r3, #15
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d001      	beq.n	80085c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e184      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0304 	and.w	r3, r3, #4
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d010      	beq.n	80085ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	691a      	ldr	r2, [r3, #16]
 80085d0:	4b7b      	ldr	r3, [pc, #492]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80085d2:	699b      	ldr	r3, [r3, #24]
 80085d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80085d8:	429a      	cmp	r2, r3
 80085da:	d908      	bls.n	80085ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80085dc:	4b78      	ldr	r3, [pc, #480]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80085de:	699b      	ldr	r3, [r3, #24]
 80085e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	4975      	ldr	r1, [pc, #468]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80085ea:	4313      	orrs	r3, r2
 80085ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d010      	beq.n	800861c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	695a      	ldr	r2, [r3, #20]
 80085fe:	4b70      	ldr	r3, [pc, #448]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008606:	429a      	cmp	r2, r3
 8008608:	d908      	bls.n	800861c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800860a:	4b6d      	ldr	r3, [pc, #436]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800860c:	69db      	ldr	r3, [r3, #28]
 800860e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	496a      	ldr	r1, [pc, #424]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008618:	4313      	orrs	r3, r2
 800861a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 0310 	and.w	r3, r3, #16
 8008624:	2b00      	cmp	r3, #0
 8008626:	d010      	beq.n	800864a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699a      	ldr	r2, [r3, #24]
 800862c:	4b64      	ldr	r3, [pc, #400]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008634:	429a      	cmp	r2, r3
 8008636:	d908      	bls.n	800864a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008638:	4b61      	ldr	r3, [pc, #388]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800863a:	69db      	ldr	r3, [r3, #28]
 800863c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	495e      	ldr	r1, [pc, #376]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008646:	4313      	orrs	r3, r2
 8008648:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d010      	beq.n	8008678 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	69da      	ldr	r2, [r3, #28]
 800865a:	4b59      	ldr	r3, [pc, #356]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008662:	429a      	cmp	r2, r3
 8008664:	d908      	bls.n	8008678 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008666:	4b56      	ldr	r3, [pc, #344]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	4953      	ldr	r1, [pc, #332]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008674:	4313      	orrs	r3, r2
 8008676:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b00      	cmp	r3, #0
 8008682:	d010      	beq.n	80086a6 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68da      	ldr	r2, [r3, #12]
 8008688:	4b4d      	ldr	r3, [pc, #308]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	f003 030f 	and.w	r3, r3, #15
 8008690:	429a      	cmp	r2, r3
 8008692:	d908      	bls.n	80086a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008694:	4b4a      	ldr	r3, [pc, #296]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008696:	699b      	ldr	r3, [r3, #24]
 8008698:	f023 020f 	bic.w	r2, r3, #15
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	4947      	ldr	r1, [pc, #284]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086a2:	4313      	orrs	r3, r2
 80086a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 0301 	and.w	r3, r3, #1
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d055      	beq.n	800875e <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80086b2:	4b43      	ldr	r3, [pc, #268]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086b4:	699b      	ldr	r3, [r3, #24]
 80086b6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	4940      	ldr	r1, [pc, #256]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086c0:	4313      	orrs	r3, r2
 80086c2:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d107      	bne.n	80086dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80086cc:	4b3c      	ldr	r3, [pc, #240]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d121      	bne.n	800871c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e0f6      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d107      	bne.n	80086f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086e4:	4b36      	ldr	r3, [pc, #216]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d115      	bne.n	800871c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e0ea      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d107      	bne.n	800870c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80086fc:	4b30      	ldr	r3, [pc, #192]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008704:	2b00      	cmp	r3, #0
 8008706:	d109      	bne.n	800871c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e0de      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800870c:	4b2c      	ldr	r3, [pc, #176]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b00      	cmp	r3, #0
 8008716:	d101      	bne.n	800871c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	e0d6      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800871c:	4b28      	ldr	r3, [pc, #160]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	f023 0207 	bic.w	r2, r3, #7
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	4925      	ldr	r1, [pc, #148]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800872a:	4313      	orrs	r3, r2
 800872c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800872e:	f7f9 fc71 	bl	8002014 <HAL_GetTick>
 8008732:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008734:	e00a      	b.n	800874c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008736:	f7f9 fc6d 	bl	8002014 <HAL_GetTick>
 800873a:	4602      	mov	r2, r0
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	1ad3      	subs	r3, r2, r3
 8008740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008744:	4293      	cmp	r3, r2
 8008746:	d901      	bls.n	800874c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e0be      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800874c:	4b1c      	ldr	r3, [pc, #112]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	00db      	lsls	r3, r3, #3
 800875a:	429a      	cmp	r2, r3
 800875c:	d1eb      	bne.n	8008736 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f003 0302 	and.w	r3, r3, #2
 8008766:	2b00      	cmp	r3, #0
 8008768:	d010      	beq.n	800878c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68da      	ldr	r2, [r3, #12]
 800876e:	4b14      	ldr	r3, [pc, #80]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	f003 030f 	and.w	r3, r3, #15
 8008776:	429a      	cmp	r2, r3
 8008778:	d208      	bcs.n	800878c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800877a:	4b11      	ldr	r3, [pc, #68]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	f023 020f 	bic.w	r2, r3, #15
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	490e      	ldr	r1, [pc, #56]	@ (80087c0 <HAL_RCC_ClockConfig+0x244>)
 8008788:	4313      	orrs	r3, r2
 800878a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800878c:	4b0b      	ldr	r3, [pc, #44]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 030f 	and.w	r3, r3, #15
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	429a      	cmp	r2, r3
 8008798:	d214      	bcs.n	80087c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800879a:	4b08      	ldr	r3, [pc, #32]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f023 020f 	bic.w	r2, r3, #15
 80087a2:	4906      	ldr	r1, [pc, #24]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087aa:	4b04      	ldr	r3, [pc, #16]	@ (80087bc <HAL_RCC_ClockConfig+0x240>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 030f 	and.w	r3, r3, #15
 80087b2:	683a      	ldr	r2, [r7, #0]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d005      	beq.n	80087c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e086      	b.n	80088ca <HAL_RCC_ClockConfig+0x34e>
 80087bc:	52002000 	.word	0x52002000
 80087c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0304 	and.w	r3, r3, #4
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d010      	beq.n	80087f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	691a      	ldr	r2, [r3, #16]
 80087d4:	4b3f      	ldr	r3, [pc, #252]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 80087d6:	699b      	ldr	r3, [r3, #24]
 80087d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087dc:	429a      	cmp	r2, r3
 80087de:	d208      	bcs.n	80087f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80087e0:	4b3c      	ldr	r3, [pc, #240]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	4939      	ldr	r1, [pc, #228]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 80087ee:	4313      	orrs	r3, r2
 80087f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f003 0308 	and.w	r3, r3, #8
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d010      	beq.n	8008820 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	695a      	ldr	r2, [r3, #20]
 8008802:	4b34      	ldr	r3, [pc, #208]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008804:	69db      	ldr	r3, [r3, #28]
 8008806:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800880a:	429a      	cmp	r2, r3
 800880c:	d208      	bcs.n	8008820 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800880e:	4b31      	ldr	r3, [pc, #196]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008810:	69db      	ldr	r3, [r3, #28]
 8008812:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	695b      	ldr	r3, [r3, #20]
 800881a:	492e      	ldr	r1, [pc, #184]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 800881c:	4313      	orrs	r3, r2
 800881e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 0310 	and.w	r3, r3, #16
 8008828:	2b00      	cmp	r3, #0
 800882a:	d010      	beq.n	800884e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	699a      	ldr	r2, [r3, #24]
 8008830:	4b28      	ldr	r3, [pc, #160]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008832:	69db      	ldr	r3, [r3, #28]
 8008834:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008838:	429a      	cmp	r2, r3
 800883a:	d208      	bcs.n	800884e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800883c:	4b25      	ldr	r3, [pc, #148]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 800883e:	69db      	ldr	r3, [r3, #28]
 8008840:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	4922      	ldr	r1, [pc, #136]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 800884a:	4313      	orrs	r3, r2
 800884c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f003 0320 	and.w	r3, r3, #32
 8008856:	2b00      	cmp	r3, #0
 8008858:	d010      	beq.n	800887c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	69da      	ldr	r2, [r3, #28]
 800885e:	4b1d      	ldr	r3, [pc, #116]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008860:	6a1b      	ldr	r3, [r3, #32]
 8008862:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008866:	429a      	cmp	r2, r3
 8008868:	d208      	bcs.n	800887c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800886a:	4b1a      	ldr	r3, [pc, #104]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	69db      	ldr	r3, [r3, #28]
 8008876:	4917      	ldr	r1, [pc, #92]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008878:	4313      	orrs	r3, r2
 800887a:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800887c:	f000 f834 	bl	80088e8 <HAL_RCC_GetSysClockFreq>
 8008880:	4602      	mov	r2, r0
 8008882:	4b14      	ldr	r3, [pc, #80]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 8008884:	699b      	ldr	r3, [r3, #24]
 8008886:	0a1b      	lsrs	r3, r3, #8
 8008888:	f003 030f 	and.w	r3, r3, #15
 800888c:	4912      	ldr	r1, [pc, #72]	@ (80088d8 <HAL_RCC_ClockConfig+0x35c>)
 800888e:	5ccb      	ldrb	r3, [r1, r3]
 8008890:	f003 031f 	and.w	r3, r3, #31
 8008894:	fa22 f303 	lsr.w	r3, r2, r3
 8008898:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800889a:	4b0e      	ldr	r3, [pc, #56]	@ (80088d4 <HAL_RCC_ClockConfig+0x358>)
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	f003 030f 	and.w	r3, r3, #15
 80088a2:	4a0d      	ldr	r2, [pc, #52]	@ (80088d8 <HAL_RCC_ClockConfig+0x35c>)
 80088a4:	5cd3      	ldrb	r3, [r2, r3]
 80088a6:	f003 031f 	and.w	r3, r3, #31
 80088aa:	693a      	ldr	r2, [r7, #16]
 80088ac:	fa22 f303 	lsr.w	r3, r2, r3
 80088b0:	4a0a      	ldr	r2, [pc, #40]	@ (80088dc <HAL_RCC_ClockConfig+0x360>)
 80088b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80088b4:	4a0a      	ldr	r2, [pc, #40]	@ (80088e0 <HAL_RCC_ClockConfig+0x364>)
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80088ba:	4b0a      	ldr	r3, [pc, #40]	@ (80088e4 <HAL_RCC_ClockConfig+0x368>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4618      	mov	r0, r3
 80088c0:	f7f8 ff12 	bl	80016e8 <HAL_InitTick>
 80088c4:	4603      	mov	r3, r0
 80088c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	58024400 	.word	0x58024400
 80088d8:	08014430 	.word	0x08014430
 80088dc:	24000004 	.word	0x24000004
 80088e0:	24000000 	.word	0x24000000
 80088e4:	24000008 	.word	0x24000008

080088e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b089      	sub	sp, #36	@ 0x24
 80088ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80088ee:	4bb3      	ldr	r3, [pc, #716]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088f6:	2b18      	cmp	r3, #24
 80088f8:	f200 8155 	bhi.w	8008ba6 <HAL_RCC_GetSysClockFreq+0x2be>
 80088fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008904 <HAL_RCC_GetSysClockFreq+0x1c>)
 80088fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008902:	bf00      	nop
 8008904:	08008969 	.word	0x08008969
 8008908:	08008ba7 	.word	0x08008ba7
 800890c:	08008ba7 	.word	0x08008ba7
 8008910:	08008ba7 	.word	0x08008ba7
 8008914:	08008ba7 	.word	0x08008ba7
 8008918:	08008ba7 	.word	0x08008ba7
 800891c:	08008ba7 	.word	0x08008ba7
 8008920:	08008ba7 	.word	0x08008ba7
 8008924:	0800898f 	.word	0x0800898f
 8008928:	08008ba7 	.word	0x08008ba7
 800892c:	08008ba7 	.word	0x08008ba7
 8008930:	08008ba7 	.word	0x08008ba7
 8008934:	08008ba7 	.word	0x08008ba7
 8008938:	08008ba7 	.word	0x08008ba7
 800893c:	08008ba7 	.word	0x08008ba7
 8008940:	08008ba7 	.word	0x08008ba7
 8008944:	08008995 	.word	0x08008995
 8008948:	08008ba7 	.word	0x08008ba7
 800894c:	08008ba7 	.word	0x08008ba7
 8008950:	08008ba7 	.word	0x08008ba7
 8008954:	08008ba7 	.word	0x08008ba7
 8008958:	08008ba7 	.word	0x08008ba7
 800895c:	08008ba7 	.word	0x08008ba7
 8008960:	08008ba7 	.word	0x08008ba7
 8008964:	0800899b 	.word	0x0800899b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008968:	4b94      	ldr	r3, [pc, #592]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0320 	and.w	r3, r3, #32
 8008970:	2b00      	cmp	r3, #0
 8008972:	d009      	beq.n	8008988 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008974:	4b91      	ldr	r3, [pc, #580]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	08db      	lsrs	r3, r3, #3
 800897a:	f003 0303 	and.w	r3, r3, #3
 800897e:	4a90      	ldr	r2, [pc, #576]	@ (8008bc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008980:	fa22 f303 	lsr.w	r3, r2, r3
 8008984:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008986:	e111      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008988:	4b8d      	ldr	r3, [pc, #564]	@ (8008bc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800898a:	61bb      	str	r3, [r7, #24]
      break;
 800898c:	e10e      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800898e:	4b8d      	ldr	r3, [pc, #564]	@ (8008bc4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008990:	61bb      	str	r3, [r7, #24]
      break;
 8008992:	e10b      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008994:	4b8c      	ldr	r3, [pc, #560]	@ (8008bc8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008996:	61bb      	str	r3, [r7, #24]
      break;
 8008998:	e108      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800899a:	4b88      	ldr	r3, [pc, #544]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800899c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899e:	f003 0303 	and.w	r3, r3, #3
 80089a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80089a4:	4b85      	ldr	r3, [pc, #532]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a8:	091b      	lsrs	r3, r3, #4
 80089aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80089b0:	4b82      	ldr	r3, [pc, #520]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089ba:	4b80      	ldr	r3, [pc, #512]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089be:	08db      	lsrs	r3, r3, #3
 80089c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	fb02 f303 	mul.w	r3, r2, r3
 80089ca:	ee07 3a90 	vmov	s15, r3
 80089ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 80e1 	beq.w	8008ba0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	f000 8083 	beq.w	8008aec <HAL_RCC_GetSysClockFreq+0x204>
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	f200 80a1 	bhi.w	8008b30 <HAL_RCC_GetSysClockFreq+0x248>
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d003      	beq.n	80089fc <HAL_RCC_GetSysClockFreq+0x114>
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d056      	beq.n	8008aa8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80089fa:	e099      	b.n	8008b30 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089fc:	4b6f      	ldr	r3, [pc, #444]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0320 	and.w	r3, r3, #32
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d02d      	beq.n	8008a64 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a08:	4b6c      	ldr	r3, [pc, #432]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	08db      	lsrs	r3, r3, #3
 8008a0e:	f003 0303 	and.w	r3, r3, #3
 8008a12:	4a6b      	ldr	r2, [pc, #428]	@ (8008bc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008a14:	fa22 f303 	lsr.w	r3, r2, r3
 8008a18:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	ee07 3a90 	vmov	s15, r3
 8008a20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	ee07 3a90 	vmov	s15, r3
 8008a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a32:	4b62      	ldr	r3, [pc, #392]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a3a:	ee07 3a90 	vmov	s15, r3
 8008a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a42:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a46:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008bcc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a5e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008a62:	e087      	b.n	8008b74 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	ee07 3a90 	vmov	s15, r3
 8008a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a6e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008bd0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a76:	4b51      	ldr	r3, [pc, #324]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a86:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a8a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008bcc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aa2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008aa6:	e065      	b.n	8008b74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	ee07 3a90 	vmov	s15, r3
 8008aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ab2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008bd4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aba:	4b40      	ldr	r3, [pc, #256]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ac2:	ee07 3a90 	vmov	s15, r3
 8008ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aca:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ace:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008bcc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ae6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008aea:	e043      	b.n	8008b74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	ee07 3a90 	vmov	s15, r3
 8008af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008af6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008bd8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008afe:	4b2f      	ldr	r3, [pc, #188]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b06:	ee07 3a90 	vmov	s15, r3
 8008b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b12:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008bcc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b2e:	e021      	b.n	8008b74 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	ee07 3a90 	vmov	s15, r3
 8008b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b3a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008bd4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b42:	4b1e      	ldr	r3, [pc, #120]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b4a:	ee07 3a90 	vmov	s15, r3
 8008b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b52:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b56:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008bcc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b72:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008b74:	4b11      	ldr	r3, [pc, #68]	@ (8008bbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b78:	0a5b      	lsrs	r3, r3, #9
 8008b7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b7e:	3301      	adds	r3, #1
 8008b80:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	ee07 3a90 	vmov	s15, r3
 8008b88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008b8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b98:	ee17 3a90 	vmov	r3, s15
 8008b9c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008b9e:	e005      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	61bb      	str	r3, [r7, #24]
      break;
 8008ba4:	e002      	b.n	8008bac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008ba6:	4b07      	ldr	r3, [pc, #28]	@ (8008bc4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008ba8:	61bb      	str	r3, [r7, #24]
      break;
 8008baa:	bf00      	nop
  }

  return sysclockfreq;
 8008bac:	69bb      	ldr	r3, [r7, #24]
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3724      	adds	r7, #36	@ 0x24
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	58024400 	.word	0x58024400
 8008bc0:	03d09000 	.word	0x03d09000
 8008bc4:	003d0900 	.word	0x003d0900
 8008bc8:	016e3600 	.word	0x016e3600
 8008bcc:	46000000 	.word	0x46000000
 8008bd0:	4c742400 	.word	0x4c742400
 8008bd4:	4a742400 	.word	0x4a742400
 8008bd8:	4bb71b00 	.word	0x4bb71b00

08008bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b082      	sub	sp, #8
 8008be0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8008be2:	f7ff fe81 	bl	80088e8 <HAL_RCC_GetSysClockFreq>
 8008be6:	4602      	mov	r2, r0
 8008be8:	4b10      	ldr	r3, [pc, #64]	@ (8008c2c <HAL_RCC_GetHCLKFreq+0x50>)
 8008bea:	699b      	ldr	r3, [r3, #24]
 8008bec:	0a1b      	lsrs	r3, r3, #8
 8008bee:	f003 030f 	and.w	r3, r3, #15
 8008bf2:	490f      	ldr	r1, [pc, #60]	@ (8008c30 <HAL_RCC_GetHCLKFreq+0x54>)
 8008bf4:	5ccb      	ldrb	r3, [r1, r3]
 8008bf6:	f003 031f 	and.w	r3, r3, #31
 8008bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfe:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8008c00:	4b0a      	ldr	r3, [pc, #40]	@ (8008c2c <HAL_RCC_GetHCLKFreq+0x50>)
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	f003 030f 	and.w	r3, r3, #15
 8008c08:	4a09      	ldr	r2, [pc, #36]	@ (8008c30 <HAL_RCC_GetHCLKFreq+0x54>)
 8008c0a:	5cd3      	ldrb	r3, [r2, r3]
 8008c0c:	f003 031f 	and.w	r3, r3, #31
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	fa22 f303 	lsr.w	r3, r2, r3
 8008c16:	4a07      	ldr	r2, [pc, #28]	@ (8008c34 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c18:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008c1a:	4a07      	ldr	r2, [pc, #28]	@ (8008c38 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008c20:	4b04      	ldr	r3, [pc, #16]	@ (8008c34 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c22:	681b      	ldr	r3, [r3, #0]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3708      	adds	r7, #8
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	58024400 	.word	0x58024400
 8008c30:	08014430 	.word	0x08014430
 8008c34:	24000004 	.word	0x24000004
 8008c38:	24000000 	.word	0x24000000

08008c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8008c40:	f7ff ffcc 	bl	8008bdc <HAL_RCC_GetHCLKFreq>
 8008c44:	4602      	mov	r2, r0
 8008c46:	4b06      	ldr	r3, [pc, #24]	@ (8008c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c48:	69db      	ldr	r3, [r3, #28]
 8008c4a:	091b      	lsrs	r3, r3, #4
 8008c4c:	f003 0307 	and.w	r3, r3, #7
 8008c50:	4904      	ldr	r1, [pc, #16]	@ (8008c64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008c52:	5ccb      	ldrb	r3, [r1, r3]
 8008c54:	f003 031f 	and.w	r3, r3, #31
 8008c58:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	58024400 	.word	0x58024400
 8008c64:	08014430 	.word	0x08014430

08008c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8008c6c:	f7ff ffb6 	bl	8008bdc <HAL_RCC_GetHCLKFreq>
 8008c70:	4602      	mov	r2, r0
 8008c72:	4b06      	ldr	r3, [pc, #24]	@ (8008c8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c74:	69db      	ldr	r3, [r3, #28]
 8008c76:	0a1b      	lsrs	r3, r3, #8
 8008c78:	f003 0307 	and.w	r3, r3, #7
 8008c7c:	4904      	ldr	r1, [pc, #16]	@ (8008c90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008c7e:	5ccb      	ldrb	r3, [r1, r3]
 8008c80:	f003 031f 	and.w	r3, r3, #31
 8008c84:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	58024400 	.word	0x58024400
 8008c90:	08014430 	.word	0x08014430

08008c94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	223f      	movs	r2, #63	@ 0x3f
 8008ca2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	f003 0207 	and.w	r2, r3, #7
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8008cb0:	4b17      	ldr	r3, [pc, #92]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008cb2:	699b      	ldr	r3, [r3, #24]
 8008cb4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8008cbc:	4b14      	ldr	r3, [pc, #80]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008cbe:	699b      	ldr	r3, [r3, #24]
 8008cc0:	f003 020f 	and.w	r2, r3, #15
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8008cc8:	4b11      	ldr	r3, [pc, #68]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8008cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008cd6:	69db      	ldr	r3, [r3, #28]
 8008cd8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8008ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008ce2:	69db      	ldr	r3, [r3, #28]
 8008ce4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8008cec:	4b08      	ldr	r3, [pc, #32]	@ (8008d10 <HAL_RCC_GetClockConfig+0x7c>)
 8008cee:	6a1b      	ldr	r3, [r3, #32]
 8008cf0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008cf8:	4b06      	ldr	r3, [pc, #24]	@ (8008d14 <HAL_RCC_GetClockConfig+0x80>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 020f 	and.w	r2, r3, #15
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	601a      	str	r2, [r3, #0]
}
 8008d04:	bf00      	nop
 8008d06:	370c      	adds	r7, #12
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	58024400 	.word	0x58024400
 8008d14:	52002000 	.word	0x52002000

08008d18 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d1c:	b0c8      	sub	sp, #288	@ 0x120
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008d24:	2300      	movs	r3, #0
 8008d26:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d38:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008d3c:	2500      	movs	r5, #0
 8008d3e:	ea54 0305 	orrs.w	r3, r4, r5
 8008d42:	d049      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008d44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d4e:	d02f      	beq.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008d50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d54:	d828      	bhi.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008d56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d5a:	d01a      	beq.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008d5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d60:	d822      	bhi.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d6a:	d007      	beq.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008d6c:	e01c      	b.n	8008da8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d6e:	4ba7      	ldr	r3, [pc, #668]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d72:	4aa6      	ldr	r2, [pc, #664]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008d7a:	e01a      	b.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d80:	3308      	adds	r3, #8
 8008d82:	2102      	movs	r1, #2
 8008d84:	4618      	mov	r0, r3
 8008d86:	f001 fc43 	bl	800a610 <RCCEx_PLL2_Config>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008d90:	e00f      	b.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d96:	3328      	adds	r3, #40	@ 0x28
 8008d98:	2102      	movs	r1, #2
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f001 fcea 	bl	800a774 <RCCEx_PLL3_Config>
 8008da0:	4603      	mov	r3, r0
 8008da2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008da6:	e004      	b.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008dae:	e000      	b.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008db0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008db2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10a      	bne.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008dba:	4b94      	ldr	r3, [pc, #592]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dbe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008dc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc8:	4a90      	ldr	r2, [pc, #576]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	6513      	str	r3, [r2, #80]	@ 0x50
 8008dce:	e003      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dd0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008dd4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008de4:	f04f 0900 	mov.w	r9, #0
 8008de8:	ea58 0309 	orrs.w	r3, r8, r9
 8008dec:	d047      	beq.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008df4:	2b04      	cmp	r3, #4
 8008df6:	d82a      	bhi.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008df8:	a201      	add	r2, pc, #4	@ (adr r2, 8008e00 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfe:	bf00      	nop
 8008e00:	08008e15 	.word	0x08008e15
 8008e04:	08008e23 	.word	0x08008e23
 8008e08:	08008e39 	.word	0x08008e39
 8008e0c:	08008e57 	.word	0x08008e57
 8008e10:	08008e57 	.word	0x08008e57
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e14:	4b7d      	ldr	r3, [pc, #500]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e18:	4a7c      	ldr	r2, [pc, #496]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e20:	e01a      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e26:	3308      	adds	r3, #8
 8008e28:	2100      	movs	r1, #0
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f001 fbf0 	bl	800a610 <RCCEx_PLL2_Config>
 8008e30:	4603      	mov	r3, r0
 8008e32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e36:	e00f      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e3c:	3328      	adds	r3, #40	@ 0x28
 8008e3e:	2100      	movs	r1, #0
 8008e40:	4618      	mov	r0, r3
 8008e42:	f001 fc97 	bl	800a774 <RCCEx_PLL3_Config>
 8008e46:	4603      	mov	r3, r0
 8008e48:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008e4c:	e004      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008e54:	e000      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008e56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e58:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d10a      	bne.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e60:	4b6a      	ldr	r3, [pc, #424]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e64:	f023 0107 	bic.w	r1, r3, #7
 8008e68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e6e:	4a67      	ldr	r2, [pc, #412]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008e70:	430b      	orrs	r3, r1
 8008e72:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e74:	e003      	b.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e76:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e7a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008e7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e86:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008e8a:	f04f 0b00 	mov.w	fp, #0
 8008e8e:	ea5a 030b 	orrs.w	r3, sl, fp
 8008e92:	d054      	beq.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8008e94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e9a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008e9e:	d036      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8008ea0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008ea4:	d82f      	bhi.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eaa:	d032      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008eac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eb0:	d829      	bhi.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008eb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008eb4:	d02f      	beq.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8008eb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008eb8:	d825      	bhi.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008eba:	2b80      	cmp	r3, #128	@ 0x80
 8008ebc:	d018      	beq.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8008ebe:	2b80      	cmp	r3, #128	@ 0x80
 8008ec0:	d821      	bhi.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8008ec6:	2b40      	cmp	r3, #64	@ 0x40
 8008ec8:	d007      	beq.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8008eca:	e01c      	b.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ecc:	4b4f      	ldr	r3, [pc, #316]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed0:	4a4e      	ldr	r2, [pc, #312]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ed6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008ed8:	e01e      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008eda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ede:	3308      	adds	r3, #8
 8008ee0:	2100      	movs	r1, #0
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f001 fb94 	bl	800a610 <RCCEx_PLL2_Config>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008eee:	e013      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ef0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ef4:	3328      	adds	r3, #40	@ 0x28
 8008ef6:	2100      	movs	r1, #0
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f001 fc3b 	bl	800a774 <RCCEx_PLL3_Config>
 8008efe:	4603      	mov	r3, r0
 8008f00:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008f04:	e008      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008f0c:	e004      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f0e:	bf00      	nop
 8008f10:	e002      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f12:	bf00      	nop
 8008f14:	e000      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008f16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f18:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d10a      	bne.n	8008f36 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8008f20:	4b3a      	ldr	r3, [pc, #232]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f24:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008f28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f2e:	4a37      	ldr	r2, [pc, #220]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f30:	430b      	orrs	r3, r1
 8008f32:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f34:	e003      	b.n	8008f3e <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f36:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008f3a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8008f3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f46:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008f4a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008f4e:	2300      	movs	r3, #0
 8008f50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008f54:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	d05c      	beq.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8008f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f64:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008f68:	d03b      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008f6a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008f6e:	d834      	bhi.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008f70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f74:	d037      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8008f76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f7a:	d82e      	bhi.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008f7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008f80:	d033      	beq.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008f82:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008f86:	d828      	bhi.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f8c:	d01a      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8008f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f92:	d822      	bhi.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d003      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8008f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f9c:	d007      	beq.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x296>
 8008f9e:	e01c      	b.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa4:	4a19      	ldr	r2, [pc, #100]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008faa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008fac:	e01e      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008fae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fb2:	3308      	adds	r3, #8
 8008fb4:	2100      	movs	r1, #0
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f001 fb2a 	bl	800a610 <RCCEx_PLL2_Config>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008fc2:	e013      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008fc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fc8:	3328      	adds	r3, #40	@ 0x28
 8008fca:	2100      	movs	r1, #0
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f001 fbd1 	bl	800a774 <RCCEx_PLL3_Config>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008fd8:	e008      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008fe0:	e004      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008fe2:	bf00      	nop
 8008fe4:	e002      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008fe6:	bf00      	nop
 8008fe8:	e000      	b.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d10d      	bne.n	8009010 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8008ff4:	4b05      	ldr	r3, [pc, #20]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ff8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8008ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009002:	4a02      	ldr	r2, [pc, #8]	@ (800900c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009004:	430b      	orrs	r3, r1
 8009006:	6513      	str	r3, [r2, #80]	@ 0x50
 8009008:	e006      	b.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800900a:	bf00      	nop
 800900c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009010:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009014:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009018:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800901c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009020:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009024:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009028:	2300      	movs	r3, #0
 800902a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800902e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009032:	460b      	mov	r3, r1
 8009034:	4313      	orrs	r3, r2
 8009036:	d03a      	beq.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8009038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800903c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800903e:	2b30      	cmp	r3, #48	@ 0x30
 8009040:	d01f      	beq.n	8009082 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8009042:	2b30      	cmp	r3, #48	@ 0x30
 8009044:	d819      	bhi.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8009046:	2b20      	cmp	r3, #32
 8009048:	d00c      	beq.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800904a:	2b20      	cmp	r3, #32
 800904c:	d815      	bhi.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x362>
 800904e:	2b00      	cmp	r3, #0
 8009050:	d019      	beq.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009052:	2b10      	cmp	r3, #16
 8009054:	d111      	bne.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009056:	4bae      	ldr	r3, [pc, #696]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905a:	4aad      	ldr	r2, [pc, #692]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800905c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009060:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009062:	e011      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009064:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009068:	3308      	adds	r3, #8
 800906a:	2102      	movs	r1, #2
 800906c:	4618      	mov	r0, r3
 800906e:	f001 facf 	bl	800a610 <RCCEx_PLL2_Config>
 8009072:	4603      	mov	r3, r0
 8009074:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009078:	e006      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009080:	e002      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8009082:	bf00      	nop
 8009084:	e000      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8009086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009088:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10a      	bne.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009090:	4b9f      	ldr	r3, [pc, #636]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009094:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009098:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800909c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800909e:	4a9c      	ldr	r2, [pc, #624]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80090a0:	430b      	orrs	r3, r1
 80090a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80090a4:	e003      	b.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80090aa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80090ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80090ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80090be:	2300      	movs	r3, #0
 80090c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80090c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80090c8:	460b      	mov	r3, r1
 80090ca:	4313      	orrs	r3, r2
 80090cc:	d051      	beq.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80090ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090d8:	d035      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80090da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090de:	d82e      	bhi.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x426>
 80090e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090e4:	d031      	beq.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x432>
 80090e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090ea:	d828      	bhi.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x426>
 80090ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090f0:	d01a      	beq.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80090f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090f6:	d822      	bhi.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x426>
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80090fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009100:	d007      	beq.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8009102:	e01c      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009104:	4b82      	ldr	r3, [pc, #520]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009108:	4a81      	ldr	r2, [pc, #516]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800910a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800910e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009110:	e01c      	b.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009112:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009116:	3308      	adds	r3, #8
 8009118:	2100      	movs	r1, #0
 800911a:	4618      	mov	r0, r3
 800911c:	f001 fa78 	bl	800a610 <RCCEx_PLL2_Config>
 8009120:	4603      	mov	r3, r0
 8009122:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009126:	e011      	b.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009128:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800912c:	3328      	adds	r3, #40	@ 0x28
 800912e:	2100      	movs	r1, #0
 8009130:	4618      	mov	r0, r3
 8009132:	f001 fb1f 	bl	800a774 <RCCEx_PLL3_Config>
 8009136:	4603      	mov	r3, r0
 8009138:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800913c:	e006      	b.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009144:	e002      	b.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8009146:	bf00      	nop
 8009148:	e000      	b.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800914a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800914c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009150:	2b00      	cmp	r3, #0
 8009152:	d10a      	bne.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009154:	4b6e      	ldr	r3, [pc, #440]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009158:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800915c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009160:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009162:	4a6b      	ldr	r2, [pc, #428]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009164:	430b      	orrs	r3, r1
 8009166:	6513      	str	r3, [r2, #80]	@ 0x50
 8009168:	e003      	b.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800916a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800916e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800917e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009182:	2300      	movs	r3, #0
 8009184:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009188:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800918c:	460b      	mov	r3, r1
 800918e:	4313      	orrs	r3, r2
 8009190:	d053      	beq.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009192:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009196:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009198:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800919c:	d033      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800919e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80091a2:	d82c      	bhi.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80091a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091a8:	d02f      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 80091aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091ae:	d826      	bhi.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80091b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091b4:	d02b      	beq.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80091b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091ba:	d820      	bhi.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80091bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091c0:	d012      	beq.n	80091e8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80091c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091c6:	d81a      	bhi.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d022      	beq.n	8009212 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 80091cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091d0:	d115      	bne.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091d6:	3308      	adds	r3, #8
 80091d8:	2101      	movs	r1, #1
 80091da:	4618      	mov	r0, r3
 80091dc:	f001 fa18 	bl	800a610 <RCCEx_PLL2_Config>
 80091e0:	4603      	mov	r3, r0
 80091e2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091e6:	e015      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091ec:	3328      	adds	r3, #40	@ 0x28
 80091ee:	2101      	movs	r1, #1
 80091f0:	4618      	mov	r0, r3
 80091f2:	f001 fabf 	bl	800a774 <RCCEx_PLL3_Config>
 80091f6:	4603      	mov	r3, r0
 80091f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091fc:	e00a      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009204:	e006      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8009206:	bf00      	nop
 8009208:	e004      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800920a:	bf00      	nop
 800920c:	e002      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800920e:	bf00      	nop
 8009210:	e000      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8009212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009214:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10a      	bne.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800921c:	4b3c      	ldr	r3, [pc, #240]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800921e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009220:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009224:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009228:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800922a:	4a39      	ldr	r2, [pc, #228]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800922c:	430b      	orrs	r3, r1
 800922e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009230:	e003      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009232:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009236:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800923a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800923e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009242:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009246:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800924a:	2300      	movs	r3, #0
 800924c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009250:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009254:	460b      	mov	r3, r1
 8009256:	4313      	orrs	r3, r2
 8009258:	d060      	beq.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800925a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800925e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009262:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8009266:	d039      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8009268:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800926c:	d832      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800926e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009272:	d035      	beq.n	80092e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009274:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009278:	d82c      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800927a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800927e:	d031      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009284:	d826      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8009286:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800928a:	d02d      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800928c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009290:	d820      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8009292:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009296:	d012      	beq.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009298:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800929c:	d81a      	bhi.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d024      	beq.n	80092ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80092a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092a6:	d115      	bne.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80092a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80092ac:	3308      	adds	r3, #8
 80092ae:	2101      	movs	r1, #1
 80092b0:	4618      	mov	r0, r3
 80092b2:	f001 f9ad 	bl	800a610 <RCCEx_PLL2_Config>
 80092b6:	4603      	mov	r3, r0
 80092b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092bc:	e017      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80092c2:	3328      	adds	r3, #40	@ 0x28
 80092c4:	2101      	movs	r1, #1
 80092c6:	4618      	mov	r0, r3
 80092c8:	f001 fa54 	bl	800a774 <RCCEx_PLL3_Config>
 80092cc:	4603      	mov	r3, r0
 80092ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092d2:	e00c      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80092da:	e008      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80092dc:	bf00      	nop
 80092de:	e006      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80092e0:	bf00      	nop
 80092e2:	e004      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80092e4:	bf00      	nop
 80092e6:	e002      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80092e8:	bf00      	nop
 80092ea:	e000      	b.n	80092ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80092ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10e      	bne.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80092f6:	4b06      	ldr	r3, [pc, #24]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80092f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092fa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80092fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009302:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009306:	4a02      	ldr	r2, [pc, #8]	@ (8009310 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009308:	430b      	orrs	r3, r1
 800930a:	6593      	str	r3, [r2, #88]	@ 0x58
 800930c:	e006      	b.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800930e:	bf00      	nop
 8009310:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009314:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009318:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800931c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009324:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009328:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800932c:	2300      	movs	r3, #0
 800932e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009332:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009336:	460b      	mov	r3, r1
 8009338:	4313      	orrs	r3, r2
 800933a:	d037      	beq.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800933c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009340:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009346:	d00e      	beq.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009348:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800934c:	d816      	bhi.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800934e:	2b00      	cmp	r3, #0
 8009350:	d018      	beq.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009352:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009356:	d111      	bne.n	800937c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009358:	4bc4      	ldr	r3, [pc, #784]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800935a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935c:	4ac3      	ldr	r2, [pc, #780]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800935e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009364:	e00f      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800936a:	3308      	adds	r3, #8
 800936c:	2101      	movs	r1, #1
 800936e:	4618      	mov	r0, r3
 8009370:	f001 f94e 	bl	800a610 <RCCEx_PLL2_Config>
 8009374:	4603      	mov	r3, r0
 8009376:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800937a:	e004      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009382:	e000      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009384:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009386:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10a      	bne.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800938e:	4bb7      	ldr	r3, [pc, #732]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009392:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009396:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800939a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800939c:	4ab3      	ldr	r2, [pc, #716]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800939e:	430b      	orrs	r3, r1
 80093a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80093a2:	e003      	b.n	80093ac <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80093a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80093ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80093b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093bc:	2300      	movs	r3, #0
 80093be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80093c2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80093c6:	460b      	mov	r3, r1
 80093c8:	4313      	orrs	r3, r2
 80093ca:	d039      	beq.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80093cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093d2:	2b03      	cmp	r3, #3
 80093d4:	d81c      	bhi.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80093d6:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	08009419 	.word	0x08009419
 80093e0:	080093ed 	.word	0x080093ed
 80093e4:	080093fb 	.word	0x080093fb
 80093e8:	08009419 	.word	0x08009419
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093ec:	4b9f      	ldr	r3, [pc, #636]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f0:	4a9e      	ldr	r2, [pc, #632]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80093f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80093f8:	e00f      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093fe:	3308      	adds	r3, #8
 8009400:	2102      	movs	r1, #2
 8009402:	4618      	mov	r0, r3
 8009404:	f001 f904 	bl	800a610 <RCCEx_PLL2_Config>
 8009408:	4603      	mov	r3, r0
 800940a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800940e:	e004      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009416:	e000      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800941a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10a      	bne.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009422:	4b92      	ldr	r3, [pc, #584]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009426:	f023 0103 	bic.w	r1, r3, #3
 800942a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800942e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009430:	4a8e      	ldr	r2, [pc, #568]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009432:	430b      	orrs	r3, r1
 8009434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009436:	e003      	b.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009438:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800943c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009440:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009448:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800944c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009450:	2300      	movs	r3, #0
 8009452:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009456:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800945a:	460b      	mov	r3, r1
 800945c:	4313      	orrs	r3, r2
 800945e:	f000 8099 	beq.w	8009594 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009462:	4b83      	ldr	r3, [pc, #524]	@ (8009670 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a82      	ldr	r2, [pc, #520]	@ (8009670 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800946c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800946e:	f7f8 fdd1 	bl	8002014 <HAL_GetTick>
 8009472:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009476:	e00b      	b.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009478:	f7f8 fdcc 	bl	8002014 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8009482:	1ad3      	subs	r3, r2, r3
 8009484:	2b64      	cmp	r3, #100	@ 0x64
 8009486:	d903      	bls.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009488:	2303      	movs	r3, #3
 800948a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800948e:	e005      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009490:	4b77      	ldr	r3, [pc, #476]	@ (8009670 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009498:	2b00      	cmp	r3, #0
 800949a:	d0ed      	beq.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800949c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d173      	bne.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80094a4:	4b71      	ldr	r3, [pc, #452]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80094a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094b0:	4053      	eors	r3, r2
 80094b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d015      	beq.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094ba:	4b6c      	ldr	r3, [pc, #432]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094c2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80094c6:	4b69      	ldr	r3, [pc, #420]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ca:	4a68      	ldr	r2, [pc, #416]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094d0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80094d2:	4b66      	ldr	r3, [pc, #408]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d6:	4a65      	ldr	r2, [pc, #404]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094dc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80094de:	4a63      	ldr	r2, [pc, #396]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80094e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80094e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094f2:	d118      	bne.n	8009526 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094f4:	f7f8 fd8e 	bl	8002014 <HAL_GetTick>
 80094f8:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094fc:	e00d      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094fe:	f7f8 fd89 	bl	8002014 <HAL_GetTick>
 8009502:	4602      	mov	r2, r0
 8009504:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8009508:	1ad2      	subs	r2, r2, r3
 800950a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800950e:	429a      	cmp	r2, r3
 8009510:	d903      	bls.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009512:	2303      	movs	r3, #3
 8009514:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8009518:	e005      	b.n	8009526 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800951a:	4b54      	ldr	r3, [pc, #336]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800951c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	d0eb      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009526:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800952a:	2b00      	cmp	r3, #0
 800952c:	d129      	bne.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800952e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009532:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800953a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800953e:	d10e      	bne.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009540:	4b4a      	ldr	r3, [pc, #296]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009548:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800954c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009550:	091a      	lsrs	r2, r3, #4
 8009552:	4b48      	ldr	r3, [pc, #288]	@ (8009674 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009554:	4013      	ands	r3, r2
 8009556:	4a45      	ldr	r2, [pc, #276]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009558:	430b      	orrs	r3, r1
 800955a:	6113      	str	r3, [r2, #16]
 800955c:	e005      	b.n	800956a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800955e:	4b43      	ldr	r3, [pc, #268]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	4a42      	ldr	r2, [pc, #264]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009564:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009568:	6113      	str	r3, [r2, #16]
 800956a:	4b40      	ldr	r3, [pc, #256]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800956c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800956e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009572:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009576:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800957a:	4a3c      	ldr	r2, [pc, #240]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800957c:	430b      	orrs	r3, r1
 800957e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009580:	e008      	b.n	8009594 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009582:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009586:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 800958a:	e003      	b.n	8009594 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800958c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009590:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009594:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959c:	f002 0301 	and.w	r3, r2, #1
 80095a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095a4:	2300      	movs	r3, #0
 80095a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095aa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80095ae:	460b      	mov	r3, r1
 80095b0:	4313      	orrs	r3, r2
 80095b2:	f000 8090 	beq.w	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80095b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095be:	2b28      	cmp	r3, #40	@ 0x28
 80095c0:	d870      	bhi.n	80096a4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80095c2:	a201      	add	r2, pc, #4	@ (adr r2, 80095c8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80095c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c8:	080096ad 	.word	0x080096ad
 80095cc:	080096a5 	.word	0x080096a5
 80095d0:	080096a5 	.word	0x080096a5
 80095d4:	080096a5 	.word	0x080096a5
 80095d8:	080096a5 	.word	0x080096a5
 80095dc:	080096a5 	.word	0x080096a5
 80095e0:	080096a5 	.word	0x080096a5
 80095e4:	080096a5 	.word	0x080096a5
 80095e8:	08009679 	.word	0x08009679
 80095ec:	080096a5 	.word	0x080096a5
 80095f0:	080096a5 	.word	0x080096a5
 80095f4:	080096a5 	.word	0x080096a5
 80095f8:	080096a5 	.word	0x080096a5
 80095fc:	080096a5 	.word	0x080096a5
 8009600:	080096a5 	.word	0x080096a5
 8009604:	080096a5 	.word	0x080096a5
 8009608:	0800968f 	.word	0x0800968f
 800960c:	080096a5 	.word	0x080096a5
 8009610:	080096a5 	.word	0x080096a5
 8009614:	080096a5 	.word	0x080096a5
 8009618:	080096a5 	.word	0x080096a5
 800961c:	080096a5 	.word	0x080096a5
 8009620:	080096a5 	.word	0x080096a5
 8009624:	080096a5 	.word	0x080096a5
 8009628:	080096ad 	.word	0x080096ad
 800962c:	080096a5 	.word	0x080096a5
 8009630:	080096a5 	.word	0x080096a5
 8009634:	080096a5 	.word	0x080096a5
 8009638:	080096a5 	.word	0x080096a5
 800963c:	080096a5 	.word	0x080096a5
 8009640:	080096a5 	.word	0x080096a5
 8009644:	080096a5 	.word	0x080096a5
 8009648:	080096ad 	.word	0x080096ad
 800964c:	080096a5 	.word	0x080096a5
 8009650:	080096a5 	.word	0x080096a5
 8009654:	080096a5 	.word	0x080096a5
 8009658:	080096a5 	.word	0x080096a5
 800965c:	080096a5 	.word	0x080096a5
 8009660:	080096a5 	.word	0x080096a5
 8009664:	080096a5 	.word	0x080096a5
 8009668:	080096ad 	.word	0x080096ad
 800966c:	58024400 	.word	0x58024400
 8009670:	58024800 	.word	0x58024800
 8009674:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009678:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800967c:	3308      	adds	r3, #8
 800967e:	2101      	movs	r1, #1
 8009680:	4618      	mov	r0, r3
 8009682:	f000 ffc5 	bl	800a610 <RCCEx_PLL2_Config>
 8009686:	4603      	mov	r3, r0
 8009688:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800968c:	e00f      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800968e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009692:	3328      	adds	r3, #40	@ 0x28
 8009694:	2101      	movs	r1, #1
 8009696:	4618      	mov	r0, r3
 8009698:	f001 f86c 	bl	800a774 <RCCEx_PLL3_Config>
 800969c:	4603      	mov	r3, r0
 800969e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80096a2:	e004      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80096aa:	e000      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80096ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d10b      	bne.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80096b6:	4bc0      	ldr	r3, [pc, #768]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80096b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096ba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80096be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096c6:	4abc      	ldr	r2, [pc, #752]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80096c8:	430b      	orrs	r3, r1
 80096ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80096cc:	e003      	b.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80096d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80096d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096de:	f002 0302 	and.w	r3, r2, #2
 80096e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80096e6:	2300      	movs	r3, #0
 80096e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80096ec:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80096f0:	460b      	mov	r3, r1
 80096f2:	4313      	orrs	r3, r2
 80096f4:	d043      	beq.n	800977e <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80096f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096fe:	2b05      	cmp	r3, #5
 8009700:	d824      	bhi.n	800974c <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8009702:	a201      	add	r2, pc, #4	@ (adr r2, 8009708 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8009704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009708:	08009755 	.word	0x08009755
 800970c:	08009721 	.word	0x08009721
 8009710:	08009737 	.word	0x08009737
 8009714:	08009755 	.word	0x08009755
 8009718:	08009755 	.word	0x08009755
 800971c:	08009755 	.word	0x08009755
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009720:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009724:	3308      	adds	r3, #8
 8009726:	2101      	movs	r1, #1
 8009728:	4618      	mov	r0, r3
 800972a:	f000 ff71 	bl	800a610 <RCCEx_PLL2_Config>
 800972e:	4603      	mov	r3, r0
 8009730:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009734:	e00f      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009736:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800973a:	3328      	adds	r3, #40	@ 0x28
 800973c:	2101      	movs	r1, #1
 800973e:	4618      	mov	r0, r3
 8009740:	f001 f818 	bl	800a774 <RCCEx_PLL3_Config>
 8009744:	4603      	mov	r3, r0
 8009746:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800974a:	e004      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800974c:	2301      	movs	r3, #1
 800974e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009752:	e000      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8009754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009756:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10b      	bne.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800975e:	4b96      	ldr	r3, [pc, #600]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009762:	f023 0107 	bic.w	r1, r3, #7
 8009766:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800976a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800976e:	4a92      	ldr	r2, [pc, #584]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009770:	430b      	orrs	r3, r1
 8009772:	6553      	str	r3, [r2, #84]	@ 0x54
 8009774:	e003      	b.n	800977e <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009776:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800977a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800977e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009786:	f002 0304 	and.w	r3, r2, #4
 800978a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800978e:	2300      	movs	r3, #0
 8009790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009794:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009798:	460b      	mov	r3, r1
 800979a:	4313      	orrs	r3, r2
 800979c:	d043      	beq.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800979e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80097a6:	2b05      	cmp	r3, #5
 80097a8:	d824      	bhi.n	80097f4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80097aa:	a201      	add	r2, pc, #4	@ (adr r2, 80097b0 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 80097ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b0:	080097fd 	.word	0x080097fd
 80097b4:	080097c9 	.word	0x080097c9
 80097b8:	080097df 	.word	0x080097df
 80097bc:	080097fd 	.word	0x080097fd
 80097c0:	080097fd 	.word	0x080097fd
 80097c4:	080097fd 	.word	0x080097fd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097cc:	3308      	adds	r3, #8
 80097ce:	2101      	movs	r1, #1
 80097d0:	4618      	mov	r0, r3
 80097d2:	f000 ff1d 	bl	800a610 <RCCEx_PLL2_Config>
 80097d6:	4603      	mov	r3, r0
 80097d8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80097dc:	e00f      	b.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097e2:	3328      	adds	r3, #40	@ 0x28
 80097e4:	2101      	movs	r1, #1
 80097e6:	4618      	mov	r0, r3
 80097e8:	f000 ffc4 	bl	800a774 <RCCEx_PLL3_Config>
 80097ec:	4603      	mov	r3, r0
 80097ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80097f2:	e004      	b.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80097fa:	e000      	b.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80097fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009802:	2b00      	cmp	r3, #0
 8009804:	d10b      	bne.n	800981e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009806:	4b6c      	ldr	r3, [pc, #432]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800980a:	f023 0107 	bic.w	r1, r3, #7
 800980e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009812:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009816:	4a68      	ldr	r2, [pc, #416]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009818:	430b      	orrs	r3, r1
 800981a:	6593      	str	r3, [r2, #88]	@ 0x58
 800981c:	e003      	b.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800981e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009822:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009826:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800982a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982e:	f002 0320 	and.w	r3, r2, #32
 8009832:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009836:	2300      	movs	r3, #0
 8009838:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800983c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009840:	460b      	mov	r3, r1
 8009842:	4313      	orrs	r3, r2
 8009844:	d055      	beq.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009846:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800984a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800984e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009852:	d033      	beq.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009854:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009858:	d82c      	bhi.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800985a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800985e:	d02f      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8009860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009864:	d826      	bhi.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8009866:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800986a:	d02b      	beq.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800986c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009870:	d820      	bhi.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8009872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009876:	d012      	beq.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8009878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800987c:	d81a      	bhi.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800987e:	2b00      	cmp	r3, #0
 8009880:	d022      	beq.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8009882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009886:	d115      	bne.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009888:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800988c:	3308      	adds	r3, #8
 800988e:	2100      	movs	r1, #0
 8009890:	4618      	mov	r0, r3
 8009892:	f000 febd 	bl	800a610 <RCCEx_PLL2_Config>
 8009896:	4603      	mov	r3, r0
 8009898:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800989c:	e015      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800989e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098a2:	3328      	adds	r3, #40	@ 0x28
 80098a4:	2102      	movs	r1, #2
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 ff64 	bl	800a774 <RCCEx_PLL3_Config>
 80098ac:	4603      	mov	r3, r0
 80098ae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80098b2:	e00a      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80098ba:	e006      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80098bc:	bf00      	nop
 80098be:	e004      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80098c0:	bf00      	nop
 80098c2:	e002      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80098c4:	bf00      	nop
 80098c6:	e000      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80098c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10b      	bne.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80098d2:	4b39      	ldr	r3, [pc, #228]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80098d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80098da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098e2:	4a35      	ldr	r2, [pc, #212]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80098e4:	430b      	orrs	r3, r1
 80098e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80098e8:	e003      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098ea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80098ee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80098f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80098fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009902:	2300      	movs	r3, #0
 8009904:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009908:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800990c:	460b      	mov	r3, r1
 800990e:	4313      	orrs	r3, r2
 8009910:	d058      	beq.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009912:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009916:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800991a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800991e:	d033      	beq.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009920:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009924:	d82c      	bhi.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800992a:	d02f      	beq.n	800998c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800992c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009930:	d826      	bhi.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009932:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009936:	d02b      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8009938:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800993c:	d820      	bhi.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800993e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009942:	d012      	beq.n	800996a <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8009944:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009948:	d81a      	bhi.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800994a:	2b00      	cmp	r3, #0
 800994c:	d022      	beq.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800994e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009952:	d115      	bne.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009958:	3308      	adds	r3, #8
 800995a:	2100      	movs	r1, #0
 800995c:	4618      	mov	r0, r3
 800995e:	f000 fe57 	bl	800a610 <RCCEx_PLL2_Config>
 8009962:	4603      	mov	r3, r0
 8009964:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009968:	e015      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800996a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800996e:	3328      	adds	r3, #40	@ 0x28
 8009970:	2102      	movs	r1, #2
 8009972:	4618      	mov	r0, r3
 8009974:	f000 fefe 	bl	800a774 <RCCEx_PLL3_Config>
 8009978:	4603      	mov	r3, r0
 800997a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800997e:	e00a      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009986:	e006      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009988:	bf00      	nop
 800998a:	e004      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800998c:	bf00      	nop
 800998e:	e002      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009990:	bf00      	nop
 8009992:	e000      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009996:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10e      	bne.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800999e:	4b06      	ldr	r3, [pc, #24]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80099a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099a2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80099a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80099ae:	4a02      	ldr	r2, [pc, #8]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80099b0:	430b      	orrs	r3, r1
 80099b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80099b4:	e006      	b.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80099b6:	bf00      	nop
 80099b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80099c0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80099c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80099d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099d4:	2300      	movs	r3, #0
 80099d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80099da:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80099de:	460b      	mov	r3, r1
 80099e0:	4313      	orrs	r3, r2
 80099e2:	d055      	beq.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80099e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80099ec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80099f0:	d033      	beq.n	8009a5a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80099f2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80099f6:	d82c      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80099f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099fc:	d02f      	beq.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80099fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a02:	d826      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a04:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a08:	d02b      	beq.n	8009a62 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009a0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a0e:	d820      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a14:	d012      	beq.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8009a16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a1a:	d81a      	bhi.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d022      	beq.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8009a20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a24:	d115      	bne.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a2a:	3308      	adds	r3, #8
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f000 fdee 	bl	800a610 <RCCEx_PLL2_Config>
 8009a34:	4603      	mov	r3, r0
 8009a36:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a3a:	e015      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a40:	3328      	adds	r3, #40	@ 0x28
 8009a42:	2102      	movs	r1, #2
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 fe95 	bl	800a774 <RCCEx_PLL3_Config>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a50:	e00a      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009a58:	e006      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009a5a:	bf00      	nop
 8009a5c:	e004      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009a5e:	bf00      	nop
 8009a60:	e002      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009a62:	bf00      	nop
 8009a64:	e000      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009a66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a68:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d10b      	bne.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009a70:	4ba1      	ldr	r3, [pc, #644]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a74:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009a78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009a80:	4a9d      	ldr	r2, [pc, #628]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009a82:	430b      	orrs	r3, r1
 8009a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a86:	e003      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009a8c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009a90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a98:	f002 0308 	and.w	r3, r2, #8
 8009a9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009aa6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4313      	orrs	r3, r2
 8009aae:	d01e      	beq.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009abc:	d10c      	bne.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009abe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ac2:	3328      	adds	r3, #40	@ 0x28
 8009ac4:	2102      	movs	r1, #2
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fe54 	bl	800a774 <RCCEx_PLL3_Config>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009ad8:	4b87      	ldr	r3, [pc, #540]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009adc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009ae0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ae8:	4a83      	ldr	r2, [pc, #524]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009aea:	430b      	orrs	r3, r1
 8009aec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009aee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af6:	f002 0310 	and.w	r3, r2, #16
 8009afa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009afe:	2300      	movs	r3, #0
 8009b00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b04:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009b08:	460b      	mov	r3, r1
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	d01e      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009b0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b1a:	d10c      	bne.n	8009b36 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009b1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b20:	3328      	adds	r3, #40	@ 0x28
 8009b22:	2102      	movs	r1, #2
 8009b24:	4618      	mov	r0, r3
 8009b26:	f000 fe25 	bl	800a774 <RCCEx_PLL3_Config>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b36:	4b70      	ldr	r3, [pc, #448]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b46:	4a6c      	ldr	r2, [pc, #432]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009b48:	430b      	orrs	r3, r1
 8009b4a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b54:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009b58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b62:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009b66:	460b      	mov	r3, r1
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	d03e      	beq.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009b6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b70:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009b74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b78:	d022      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8009b7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b7e:	d81b      	bhi.n	8009bb8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d003      	beq.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8009b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b88:	d00b      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8009b8a:	e015      	b.n	8009bb8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b90:	3308      	adds	r3, #8
 8009b92:	2100      	movs	r1, #0
 8009b94:	4618      	mov	r0, r3
 8009b96:	f000 fd3b 	bl	800a610 <RCCEx_PLL2_Config>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009ba0:	e00f      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ba2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ba6:	3328      	adds	r3, #40	@ 0x28
 8009ba8:	2102      	movs	r1, #2
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 fde2 	bl	800a774 <RCCEx_PLL3_Config>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009bb6:	e004      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009bbe:	e000      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8009bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bc2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d10b      	bne.n	8009be2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009bca:	4b4b      	ldr	r3, [pc, #300]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009bd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bd6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bda:	4a47      	ldr	r2, [pc, #284]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009bdc:	430b      	orrs	r3, r1
 8009bde:	6593      	str	r3, [r2, #88]	@ 0x58
 8009be0:	e003      	b.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009be2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009be6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009bea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009bf6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009bfc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009c00:	460b      	mov	r3, r1
 8009c02:	4313      	orrs	r3, r2
 8009c04:	d03b      	beq.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009c06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c12:	d01f      	beq.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8009c14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c18:	d818      	bhi.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8009c1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c1e:	d003      	beq.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8009c20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c24:	d007      	beq.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8009c26:	e011      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c28:	4b33      	ldr	r3, [pc, #204]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2c:	4a32      	ldr	r2, [pc, #200]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009c34:	e00f      	b.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c3a:	3328      	adds	r3, #40	@ 0x28
 8009c3c:	2101      	movs	r1, #1
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f000 fd98 	bl	800a774 <RCCEx_PLL3_Config>
 8009c44:	4603      	mov	r3, r0
 8009c46:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8009c4a:	e004      	b.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009c52:	e000      	b.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8009c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c56:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10b      	bne.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c5e:	4b26      	ldr	r3, [pc, #152]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009c66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c6e:	4a22      	ldr	r2, [pc, #136]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009c70:	430b      	orrs	r3, r1
 8009c72:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c74:	e003      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c76:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c7a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009c7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009c8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c90:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009c94:	460b      	mov	r3, r1
 8009c96:	4313      	orrs	r3, r2
 8009c98:	d034      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009c9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d003      	beq.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8009ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ca8:	d007      	beq.n	8009cba <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8009caa:	e011      	b.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009cac:	4b12      	ldr	r3, [pc, #72]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb0:	4a11      	ldr	r2, [pc, #68]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009cb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009cb8:	e00e      	b.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cbe:	3308      	adds	r3, #8
 8009cc0:	2102      	movs	r1, #2
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f000 fca4 	bl	800a610 <RCCEx_PLL2_Config>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009cce:	e003      	b.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d10d      	bne.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009ce0:	4b05      	ldr	r3, [pc, #20]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ce4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ce8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cee:	4a02      	ldr	r2, [pc, #8]	@ (8009cf8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009cf0:	430b      	orrs	r3, r1
 8009cf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009cf4:	e006      	b.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8009cf6:	bf00      	nop
 8009cf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cfc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d00:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009d10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d12:	2300      	movs	r3, #0
 8009d14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d16:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	d00c      	beq.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d24:	3328      	adds	r3, #40	@ 0x28
 8009d26:	2102      	movs	r1, #2
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f000 fd23 	bl	800a774 <RCCEx_PLL3_Config>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d002      	beq.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009d3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d42:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009d46:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d48:	2300      	movs	r3, #0
 8009d4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d4c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009d50:	460b      	mov	r3, r1
 8009d52:	4313      	orrs	r3, r2
 8009d54:	d038      	beq.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009d56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d62:	d018      	beq.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8009d64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d68:	d811      	bhi.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d6e:	d014      	beq.n	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8009d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d74:	d80b      	bhi.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d011      	beq.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8009d7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d7e:	d106      	bne.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d80:	4bc3      	ldr	r3, [pc, #780]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d84:	4ac2      	ldr	r2, [pc, #776]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009d86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009d8c:	e008      	b.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009d94:	e004      	b.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009d96:	bf00      	nop
 8009d98:	e002      	b.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009d9a:	bf00      	nop
 8009d9c:	e000      	b.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009d9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009da0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d10b      	bne.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009da8:	4bb9      	ldr	r3, [pc, #740]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009db0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009db8:	4ab5      	ldr	r2, [pc, #724]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009dba:	430b      	orrs	r3, r1
 8009dbc:	6553      	str	r3, [r2, #84]	@ 0x54
 8009dbe:	e003      	b.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dc0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009dc4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009dc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009dd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009dda:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009dde:	460b      	mov	r3, r1
 8009de0:	4313      	orrs	r3, r2
 8009de2:	d009      	beq.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009de4:	4baa      	ldr	r3, [pc, #680]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009de8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009dec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009df0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009df2:	4aa7      	ldr	r2, [pc, #668]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009df4:	430b      	orrs	r3, r1
 8009df6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009df8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e00:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009e04:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e06:	2300      	movs	r3, #0
 8009e08:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e0a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4313      	orrs	r3, r2
 8009e12:	d009      	beq.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009e14:	4b9e      	ldr	r3, [pc, #632]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e18:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009e1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e22:	4a9b      	ldr	r2, [pc, #620]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e24:	430b      	orrs	r3, r1
 8009e26:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8009e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009e34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e36:	2300      	movs	r3, #0
 8009e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e3a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009e3e:	460b      	mov	r3, r1
 8009e40:	4313      	orrs	r3, r2
 8009e42:	d009      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8009e44:	4b92      	ldr	r3, [pc, #584]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e48:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8009e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e52:	4a8f      	ldr	r2, [pc, #572]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e54:	430b      	orrs	r3, r1
 8009e56:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e60:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009e64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e66:	2300      	movs	r3, #0
 8009e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e6a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4313      	orrs	r3, r2
 8009e72:	d00e      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e74:	4b86      	ldr	r3, [pc, #536]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	4a85      	ldr	r2, [pc, #532]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e7e:	6113      	str	r3, [r2, #16]
 8009e80:	4b83      	ldr	r3, [pc, #524]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e82:	6919      	ldr	r1, [r3, #16]
 8009e84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e88:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009e8c:	4a80      	ldr	r2, [pc, #512]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009e8e:	430b      	orrs	r3, r1
 8009e90:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009e92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ea4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	4313      	orrs	r3, r2
 8009eac:	d009      	beq.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009eae:	4b78      	ldr	r3, [pc, #480]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009eb2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009eb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebc:	4a74      	ldr	r2, [pc, #464]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ebe:	430b      	orrs	r3, r1
 8009ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eca:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009ece:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ed4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009ed8:	460b      	mov	r3, r1
 8009eda:	4313      	orrs	r3, r2
 8009edc:	d00a      	beq.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009ede:	4b6c      	ldr	r3, [pc, #432]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ee2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009ee6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009eee:	4a68      	ldr	r2, [pc, #416]	@ (800a090 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ef0:	430b      	orrs	r3, r1
 8009ef2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009ef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efc:	2100      	movs	r1, #0
 8009efe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009f00:	f003 0301 	and.w	r3, r3, #1
 8009f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f06:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	d011      	beq.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f14:	3308      	adds	r3, #8
 8009f16:	2100      	movs	r1, #0
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 fb79 	bl	800a610 <RCCEx_PLL2_Config>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009f24:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d003      	beq.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f2c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f30:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009f34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3c:	2100      	movs	r1, #0
 8009f3e:	6239      	str	r1, [r7, #32]
 8009f40:	f003 0302 	and.w	r3, r3, #2
 8009f44:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f46:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009f4a:	460b      	mov	r3, r1
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	d011      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f54:	3308      	adds	r3, #8
 8009f56:	2101      	movs	r1, #1
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f000 fb59 	bl	800a610 <RCCEx_PLL2_Config>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009f64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d003      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009f70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009f74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	61b9      	str	r1, [r7, #24]
 8009f80:	f003 0304 	and.w	r3, r3, #4
 8009f84:	61fb      	str	r3, [r7, #28]
 8009f86:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	d011      	beq.n	8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f94:	3308      	adds	r3, #8
 8009f96:	2102      	movs	r1, #2
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f000 fb39 	bl	800a610 <RCCEx_PLL2_Config>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009fa4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d003      	beq.n	8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009fb0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009fb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	6139      	str	r1, [r7, #16]
 8009fc0:	f003 0308 	and.w	r3, r3, #8
 8009fc4:	617b      	str	r3, [r7, #20]
 8009fc6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009fca:	460b      	mov	r3, r1
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	d011      	beq.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009fd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009fd4:	3328      	adds	r3, #40	@ 0x28
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f000 fbcb 	bl	800a774 <RCCEx_PLL3_Config>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8009fe4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d003      	beq.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009ff0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009ff4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	60b9      	str	r1, [r7, #8]
 800a000:	f003 0310 	and.w	r3, r3, #16
 800a004:	60fb      	str	r3, [r7, #12]
 800a006:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a00a:	460b      	mov	r3, r1
 800a00c:	4313      	orrs	r3, r2
 800a00e:	d011      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a010:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a014:	3328      	adds	r3, #40	@ 0x28
 800a016:	2101      	movs	r1, #1
 800a018:	4618      	mov	r0, r3
 800a01a:	f000 fbab 	bl	800a774 <RCCEx_PLL3_Config>
 800a01e:	4603      	mov	r3, r0
 800a020:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800a024:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d003      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a02c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a030:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a034:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03c:	2100      	movs	r1, #0
 800a03e:	6039      	str	r1, [r7, #0]
 800a040:	f003 0320 	and.w	r3, r3, #32
 800a044:	607b      	str	r3, [r7, #4]
 800a046:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a04a:	460b      	mov	r3, r1
 800a04c:	4313      	orrs	r3, r2
 800a04e:	d011      	beq.n	800a074 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a050:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800a054:	3328      	adds	r3, #40	@ 0x28
 800a056:	2102      	movs	r1, #2
 800a058:	4618      	mov	r0, r3
 800a05a:	f000 fb8b 	bl	800a774 <RCCEx_PLL3_Config>
 800a05e:	4603      	mov	r3, r0
 800a060:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800a064:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d003      	beq.n	800a074 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a06c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800a070:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800a074:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d101      	bne.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	e000      	b.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800a080:	2301      	movs	r3, #1
}
 800a082:	4618      	mov	r0, r3
 800a084:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800a088:	46bd      	mov	sp, r7
 800a08a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a08e:	bf00      	nop
 800a090:	58024400 	.word	0x58024400

0800a094 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800a098:	f7fe fda0 	bl	8008bdc <HAL_RCC_GetHCLKFreq>
 800a09c:	4602      	mov	r2, r0
 800a09e:	4b06      	ldr	r3, [pc, #24]	@ (800a0b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a0a0:	6a1b      	ldr	r3, [r3, #32]
 800a0a2:	091b      	lsrs	r3, r3, #4
 800a0a4:	f003 0307 	and.w	r3, r3, #7
 800a0a8:	4904      	ldr	r1, [pc, #16]	@ (800a0bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a0aa:	5ccb      	ldrb	r3, [r1, r3]
 800a0ac:	f003 031f 	and.w	r3, r3, #31
 800a0b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	58024400 	.word	0x58024400
 800a0bc:	08014430 	.word	0x08014430

0800a0c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b089      	sub	sp, #36	@ 0x24
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0c8:	4ba1      	ldr	r3, [pc, #644]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0cc:	f003 0303 	and.w	r3, r3, #3
 800a0d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a0d2:	4b9f      	ldr	r3, [pc, #636]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0d6:	0b1b      	lsrs	r3, r3, #12
 800a0d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a0dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a0de:	4b9c      	ldr	r3, [pc, #624]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e2:	091b      	lsrs	r3, r3, #4
 800a0e4:	f003 0301 	and.w	r3, r3, #1
 800a0e8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a0ea:	4b99      	ldr	r3, [pc, #612]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0ee:	08db      	lsrs	r3, r3, #3
 800a0f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a0f4:	693a      	ldr	r2, [r7, #16]
 800a0f6:	fb02 f303 	mul.w	r3, r2, r3
 800a0fa:	ee07 3a90 	vmov	s15, r3
 800a0fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a102:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f000 8111 	beq.w	800a330 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	2b02      	cmp	r3, #2
 800a112:	f000 8083 	beq.w	800a21c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	2b02      	cmp	r3, #2
 800a11a:	f200 80a1 	bhi.w	800a260 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d003      	beq.n	800a12c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	2b01      	cmp	r3, #1
 800a128:	d056      	beq.n	800a1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a12a:	e099      	b.n	800a260 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a12c:	4b88      	ldr	r3, [pc, #544]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f003 0320 	and.w	r3, r3, #32
 800a134:	2b00      	cmp	r3, #0
 800a136:	d02d      	beq.n	800a194 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a138:	4b85      	ldr	r3, [pc, #532]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	08db      	lsrs	r3, r3, #3
 800a13e:	f003 0303 	and.w	r3, r3, #3
 800a142:	4a84      	ldr	r2, [pc, #528]	@ (800a354 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a144:	fa22 f303 	lsr.w	r3, r2, r3
 800a148:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	ee07 3a90 	vmov	s15, r3
 800a150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	ee07 3a90 	vmov	s15, r3
 800a15a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a15e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a162:	4b7b      	ldr	r3, [pc, #492]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a16a:	ee07 3a90 	vmov	s15, r3
 800a16e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a172:	ed97 6a03 	vldr	s12, [r7, #12]
 800a176:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a17a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a17e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a18a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a18e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a192:	e087      	b.n	800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	ee07 3a90 	vmov	s15, r3
 800a19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a19e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a35c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a1a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1a6:	4b6a      	ldr	r3, [pc, #424]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1ae:	ee07 3a90 	vmov	s15, r3
 800a1b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a1be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1d6:	e065      	b.n	800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	ee07 3a90 	vmov	s15, r3
 800a1de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a360 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a1e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1ea:	4b59      	ldr	r3, [pc, #356]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1f2:	ee07 3a90 	vmov	s15, r3
 800a1f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a20a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a20e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a212:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a21a:	e043      	b.n	800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	ee07 3a90 	vmov	s15, r3
 800a222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a226:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a22a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a22e:	4b48      	ldr	r3, [pc, #288]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a236:	ee07 3a90 	vmov	s15, r3
 800a23a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a23e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a242:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a24a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a24e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a25a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a25e:	e021      	b.n	800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	ee07 3a90 	vmov	s15, r3
 800a266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a26a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a360 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a26e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a272:	4b37      	ldr	r3, [pc, #220]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a27a:	ee07 3a90 	vmov	s15, r3
 800a27e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a282:	ed97 6a03 	vldr	s12, [r7, #12]
 800a286:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a28a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a28e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a29a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a29e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a2a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a2a4:	4b2a      	ldr	r3, [pc, #168]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a8:	0a5b      	lsrs	r3, r3, #9
 800a2aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2ae:	ee07 3a90 	vmov	s15, r3
 800a2b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a2ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a2be:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2ca:	ee17 2a90 	vmov	r2, s15
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a2d2:	4b1f      	ldr	r3, [pc, #124]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d6:	0c1b      	lsrs	r3, r3, #16
 800a2d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2dc:	ee07 3a90 	vmov	s15, r3
 800a2e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a2e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a2ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2f8:	ee17 2a90 	vmov	r2, s15
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a300:	4b13      	ldr	r3, [pc, #76]	@ (800a350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a304:	0e1b      	lsrs	r3, r3, #24
 800a306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a30a:	ee07 3a90 	vmov	s15, r3
 800a30e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a316:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a31a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a31e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a326:	ee17 2a90 	vmov	r2, s15
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a32e:	e008      	b.n	800a342 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2200      	movs	r2, #0
 800a340:	609a      	str	r2, [r3, #8]
}
 800a342:	bf00      	nop
 800a344:	3724      	adds	r7, #36	@ 0x24
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	58024400 	.word	0x58024400
 800a354:	03d09000 	.word	0x03d09000
 800a358:	46000000 	.word	0x46000000
 800a35c:	4c742400 	.word	0x4c742400
 800a360:	4a742400 	.word	0x4a742400
 800a364:	4bb71b00 	.word	0x4bb71b00

0800a368 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a368:	b480      	push	{r7}
 800a36a:	b089      	sub	sp, #36	@ 0x24
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a370:	4ba1      	ldr	r3, [pc, #644]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a374:	f003 0303 	and.w	r3, r3, #3
 800a378:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a37a:	4b9f      	ldr	r3, [pc, #636]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a37e:	0d1b      	lsrs	r3, r3, #20
 800a380:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a384:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a386:	4b9c      	ldr	r3, [pc, #624]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	0a1b      	lsrs	r3, r3, #8
 800a38c:	f003 0301 	and.w	r3, r3, #1
 800a390:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a392:	4b99      	ldr	r3, [pc, #612]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a396:	08db      	lsrs	r3, r3, #3
 800a398:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a39c:	693a      	ldr	r2, [r7, #16]
 800a39e:	fb02 f303 	mul.w	r3, r2, r3
 800a3a2:	ee07 3a90 	vmov	s15, r3
 800a3a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f000 8111 	beq.w	800a5d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	2b02      	cmp	r3, #2
 800a3ba:	f000 8083 	beq.w	800a4c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	2b02      	cmp	r3, #2
 800a3c2:	f200 80a1 	bhi.w	800a508 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d003      	beq.n	800a3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d056      	beq.n	800a480 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a3d2:	e099      	b.n	800a508 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3d4:	4b88      	ldr	r3, [pc, #544]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f003 0320 	and.w	r3, r3, #32
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d02d      	beq.n	800a43c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3e0:	4b85      	ldr	r3, [pc, #532]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	08db      	lsrs	r3, r3, #3
 800a3e6:	f003 0303 	and.w	r3, r3, #3
 800a3ea:	4a84      	ldr	r2, [pc, #528]	@ (800a5fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a3ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a3f0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	ee07 3a90 	vmov	s15, r3
 800a3f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	ee07 3a90 	vmov	s15, r3
 800a402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a40a:	4b7b      	ldr	r3, [pc, #492]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a40c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a40e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a412:	ee07 3a90 	vmov	s15, r3
 800a416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a41a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a41e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a42a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a42e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a432:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a436:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a43a:	e087      	b.n	800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	ee07 3a90 	vmov	s15, r3
 800a442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a446:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a604 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a44a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a44e:	4b6a      	ldr	r3, [pc, #424]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a456:	ee07 3a90 	vmov	s15, r3
 800a45a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a45e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a462:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a46a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a46e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a47a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a47e:	e065      	b.n	800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	ee07 3a90 	vmov	s15, r3
 800a486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a48a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a608 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a48e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a492:	4b59      	ldr	r3, [pc, #356]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a49a:	ee07 3a90 	vmov	s15, r3
 800a49e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a4aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a4c2:	e043      	b.n	800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	ee07 3a90 	vmov	s15, r3
 800a4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a60c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a4d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4d6:	4b48      	ldr	r3, [pc, #288]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4de:	ee07 3a90 	vmov	s15, r3
 800a4e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a4ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a502:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a506:	e021      	b.n	800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	ee07 3a90 	vmov	s15, r3
 800a50e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a512:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a608 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a51a:	4b37      	ldr	r3, [pc, #220]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a51c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a51e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a522:	ee07 3a90 	vmov	s15, r3
 800a526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a52a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a52e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a53a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a53e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a542:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a546:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a54a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a54c:	4b2a      	ldr	r3, [pc, #168]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a54e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a550:	0a5b      	lsrs	r3, r3, #9
 800a552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a556:	ee07 3a90 	vmov	s15, r3
 800a55a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a55e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a562:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a566:	edd7 6a07 	vldr	s13, [r7, #28]
 800a56a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a56e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a572:	ee17 2a90 	vmov	r2, s15
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a57a:	4b1f      	ldr	r3, [pc, #124]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a57e:	0c1b      	lsrs	r3, r3, #16
 800a580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a584:	ee07 3a90 	vmov	s15, r3
 800a588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a58c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a590:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a594:	edd7 6a07 	vldr	s13, [r7, #28]
 800a598:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a59c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5a0:	ee17 2a90 	vmov	r2, s15
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a5a8:	4b13      	ldr	r3, [pc, #76]	@ (800a5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a5aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ac:	0e1b      	lsrs	r3, r3, #24
 800a5ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5b2:	ee07 3a90 	vmov	s15, r3
 800a5b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5be:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5c2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5ce:	ee17 2a90 	vmov	r2, s15
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a5d6:	e008      	b.n	800a5ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	609a      	str	r2, [r3, #8]
}
 800a5ea:	bf00      	nop
 800a5ec:	3724      	adds	r7, #36	@ 0x24
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop
 800a5f8:	58024400 	.word	0x58024400
 800a5fc:	03d09000 	.word	0x03d09000
 800a600:	46000000 	.word	0x46000000
 800a604:	4c742400 	.word	0x4c742400
 800a608:	4a742400 	.word	0x4a742400
 800a60c:	4bb71b00 	.word	0x4bb71b00

0800a610 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a61a:	2300      	movs	r3, #0
 800a61c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a61e:	4b53      	ldr	r3, [pc, #332]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a622:	f003 0303 	and.w	r3, r3, #3
 800a626:	2b03      	cmp	r3, #3
 800a628:	d101      	bne.n	800a62e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a62a:	2301      	movs	r3, #1
 800a62c:	e099      	b.n	800a762 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a62e:	4b4f      	ldr	r3, [pc, #316]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a4e      	ldr	r2, [pc, #312]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a634:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a638:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a63a:	f7f7 fceb 	bl	8002014 <HAL_GetTick>
 800a63e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a640:	e008      	b.n	800a654 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a642:	f7f7 fce7 	bl	8002014 <HAL_GetTick>
 800a646:	4602      	mov	r2, r0
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	1ad3      	subs	r3, r2, r3
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	d901      	bls.n	800a654 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a650:	2303      	movs	r3, #3
 800a652:	e086      	b.n	800a762 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a654:	4b45      	ldr	r3, [pc, #276]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1f0      	bne.n	800a642 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a660:	4b42      	ldr	r3, [pc, #264]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a664:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	031b      	lsls	r3, r3, #12
 800a66e:	493f      	ldr	r1, [pc, #252]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a670:	4313      	orrs	r3, r2
 800a672:	628b      	str	r3, [r1, #40]	@ 0x28
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	3b01      	subs	r3, #1
 800a67a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	3b01      	subs	r3, #1
 800a684:	025b      	lsls	r3, r3, #9
 800a686:	b29b      	uxth	r3, r3
 800a688:	431a      	orrs	r2, r3
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	68db      	ldr	r3, [r3, #12]
 800a68e:	3b01      	subs	r3, #1
 800a690:	041b      	lsls	r3, r3, #16
 800a692:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a696:	431a      	orrs	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	691b      	ldr	r3, [r3, #16]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	061b      	lsls	r3, r3, #24
 800a6a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a6a4:	4931      	ldr	r1, [pc, #196]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a6aa:	4b30      	ldr	r3, [pc, #192]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	492d      	ldr	r1, [pc, #180]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a6bc:	4b2b      	ldr	r3, [pc, #172]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6c0:	f023 0220 	bic.w	r2, r3, #32
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	699b      	ldr	r3, [r3, #24]
 800a6c8:	4928      	ldr	r1, [pc, #160]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a6ce:	4b27      	ldr	r3, [pc, #156]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d2:	4a26      	ldr	r2, [pc, #152]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6d4:	f023 0310 	bic.w	r3, r3, #16
 800a6d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a6da:	4b24      	ldr	r3, [pc, #144]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6de:	4b24      	ldr	r3, [pc, #144]	@ (800a770 <RCCEx_PLL2_Config+0x160>)
 800a6e0:	4013      	ands	r3, r2
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	69d2      	ldr	r2, [r2, #28]
 800a6e6:	00d2      	lsls	r2, r2, #3
 800a6e8:	4920      	ldr	r1, [pc, #128]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a6ee:	4b1f      	ldr	r3, [pc, #124]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f2:	4a1e      	ldr	r2, [pc, #120]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a6f4:	f043 0310 	orr.w	r3, r3, #16
 800a6f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d106      	bne.n	800a70e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a700:	4b1a      	ldr	r3, [pc, #104]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a704:	4a19      	ldr	r2, [pc, #100]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a706:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a70a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a70c:	e00f      	b.n	800a72e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	2b01      	cmp	r3, #1
 800a712:	d106      	bne.n	800a722 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a714:	4b15      	ldr	r3, [pc, #84]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a718:	4a14      	ldr	r2, [pc, #80]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a71a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a71e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a720:	e005      	b.n	800a72e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a722:	4b12      	ldr	r3, [pc, #72]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a726:	4a11      	ldr	r2, [pc, #68]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a728:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a72c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a72e:	4b0f      	ldr	r3, [pc, #60]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a0e      	ldr	r2, [pc, #56]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a734:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a738:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a73a:	f7f7 fc6b 	bl	8002014 <HAL_GetTick>
 800a73e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a740:	e008      	b.n	800a754 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a742:	f7f7 fc67 	bl	8002014 <HAL_GetTick>
 800a746:	4602      	mov	r2, r0
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	1ad3      	subs	r3, r2, r3
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d901      	bls.n	800a754 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a750:	2303      	movs	r3, #3
 800a752:	e006      	b.n	800a762 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a754:	4b05      	ldr	r3, [pc, #20]	@ (800a76c <RCCEx_PLL2_Config+0x15c>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d0f0      	beq.n	800a742 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a760:	7bfb      	ldrb	r3, [r7, #15]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	58024400 	.word	0x58024400
 800a770:	ffff0007 	.word	0xffff0007

0800a774 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a77e:	2300      	movs	r3, #0
 800a780:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a782:	4b53      	ldr	r3, [pc, #332]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a786:	f003 0303 	and.w	r3, r3, #3
 800a78a:	2b03      	cmp	r3, #3
 800a78c:	d101      	bne.n	800a792 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	e099      	b.n	800a8c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a792:	4b4f      	ldr	r3, [pc, #316]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a4e      	ldr	r2, [pc, #312]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a79c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a79e:	f7f7 fc39 	bl	8002014 <HAL_GetTick>
 800a7a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a7a4:	e008      	b.n	800a7b8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a7a6:	f7f7 fc35 	bl	8002014 <HAL_GetTick>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	1ad3      	subs	r3, r2, r3
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d901      	bls.n	800a7b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e086      	b.n	800a8c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a7b8:	4b45      	ldr	r3, [pc, #276]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1f0      	bne.n	800a7a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a7c4:	4b42      	ldr	r3, [pc, #264]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a7c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	051b      	lsls	r3, r3, #20
 800a7d2:	493f      	ldr	r1, [pc, #252]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	3b01      	subs	r3, #1
 800a7de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	025b      	lsls	r3, r3, #9
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	431a      	orrs	r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	68db      	ldr	r3, [r3, #12]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	041b      	lsls	r3, r3, #16
 800a7f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	3b01      	subs	r3, #1
 800a802:	061b      	lsls	r3, r3, #24
 800a804:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a808:	4931      	ldr	r1, [pc, #196]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a80a:	4313      	orrs	r3, r2
 800a80c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a80e:	4b30      	ldr	r3, [pc, #192]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a812:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	695b      	ldr	r3, [r3, #20]
 800a81a:	492d      	ldr	r1, [pc, #180]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a81c:	4313      	orrs	r3, r2
 800a81e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a820:	4b2b      	ldr	r3, [pc, #172]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a824:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	4928      	ldr	r1, [pc, #160]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a82e:	4313      	orrs	r3, r2
 800a830:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a832:	4b27      	ldr	r3, [pc, #156]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a836:	4a26      	ldr	r2, [pc, #152]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a83c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a83e:	4b24      	ldr	r3, [pc, #144]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a842:	4b24      	ldr	r3, [pc, #144]	@ (800a8d4 <RCCEx_PLL3_Config+0x160>)
 800a844:	4013      	ands	r3, r2
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	69d2      	ldr	r2, [r2, #28]
 800a84a:	00d2      	lsls	r2, r2, #3
 800a84c:	4920      	ldr	r1, [pc, #128]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a84e:	4313      	orrs	r3, r2
 800a850:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a852:	4b1f      	ldr	r3, [pc, #124]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a856:	4a1e      	ldr	r2, [pc, #120]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a85c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d106      	bne.n	800a872 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a864:	4b1a      	ldr	r3, [pc, #104]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a868:	4a19      	ldr	r2, [pc, #100]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a86a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a86e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a870:	e00f      	b.n	800a892 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d106      	bne.n	800a886 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a878:	4b15      	ldr	r3, [pc, #84]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a87a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a87c:	4a14      	ldr	r2, [pc, #80]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a87e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a882:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a884:	e005      	b.n	800a892 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a886:	4b12      	ldr	r3, [pc, #72]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88a:	4a11      	ldr	r2, [pc, #68]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a88c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a890:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a892:	4b0f      	ldr	r3, [pc, #60]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a0e      	ldr	r2, [pc, #56]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a89c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a89e:	f7f7 fbb9 	bl	8002014 <HAL_GetTick>
 800a8a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a8a4:	e008      	b.n	800a8b8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a8a6:	f7f7 fbb5 	bl	8002014 <HAL_GetTick>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	1ad3      	subs	r3, r2, r3
 800a8b0:	2b02      	cmp	r3, #2
 800a8b2:	d901      	bls.n	800a8b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	e006      	b.n	800a8c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a8b8:	4b05      	ldr	r3, [pc, #20]	@ (800a8d0 <RCCEx_PLL3_Config+0x15c>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d0f0      	beq.n	800a8a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3710      	adds	r7, #16
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	58024400 	.word	0x58024400
 800a8d4:	ffff0007 	.word	0xffff0007

0800a8d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b082      	sub	sp, #8
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d101      	bne.n	800a8ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e049      	b.n	800a97e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d106      	bne.n	800a904 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 f841 	bl	800a986 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2202      	movs	r2, #2
 800a908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	3304      	adds	r3, #4
 800a914:	4619      	mov	r1, r3
 800a916:	4610      	mov	r0, r2
 800a918:	f000 f9e8 	bl	800acec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2201      	movs	r2, #1
 800a928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2201      	movs	r2, #1
 800a938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2201      	movs	r2, #1
 800a948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2201      	movs	r2, #1
 800a958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2201      	movs	r2, #1
 800a960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}

0800a986 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a986:	b480      	push	{r7}
 800a988:	b083      	sub	sp, #12
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a98e:	bf00      	nop
 800a990:	370c      	adds	r7, #12
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
	...

0800a99c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b085      	sub	sp, #20
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d001      	beq.n	800a9b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e054      	b.n	800aa5e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2202      	movs	r2, #2
 800a9b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	68da      	ldr	r2, [r3, #12]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f042 0201 	orr.w	r2, r2, #1
 800a9ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a26      	ldr	r2, [pc, #152]	@ (800aa6c <HAL_TIM_Base_Start_IT+0xd0>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d022      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9de:	d01d      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	4a22      	ldr	r2, [pc, #136]	@ (800aa70 <HAL_TIM_Base_Start_IT+0xd4>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d018      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	4a21      	ldr	r2, [pc, #132]	@ (800aa74 <HAL_TIM_Base_Start_IT+0xd8>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d013      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a1f      	ldr	r2, [pc, #124]	@ (800aa78 <HAL_TIM_Base_Start_IT+0xdc>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d00e      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a1e      	ldr	r2, [pc, #120]	@ (800aa7c <HAL_TIM_Base_Start_IT+0xe0>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d009      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4a1c      	ldr	r2, [pc, #112]	@ (800aa80 <HAL_TIM_Base_Start_IT+0xe4>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d004      	beq.n	800aa1c <HAL_TIM_Base_Start_IT+0x80>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	4a1b      	ldr	r2, [pc, #108]	@ (800aa84 <HAL_TIM_Base_Start_IT+0xe8>)
 800aa18:	4293      	cmp	r3, r2
 800aa1a:	d115      	bne.n	800aa48 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689a      	ldr	r2, [r3, #8]
 800aa22:	4b19      	ldr	r3, [pc, #100]	@ (800aa88 <HAL_TIM_Base_Start_IT+0xec>)
 800aa24:	4013      	ands	r3, r2
 800aa26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2b06      	cmp	r3, #6
 800aa2c:	d015      	beq.n	800aa5a <HAL_TIM_Base_Start_IT+0xbe>
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa34:	d011      	beq.n	800aa5a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f042 0201 	orr.w	r2, r2, #1
 800aa44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa46:	e008      	b.n	800aa5a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f042 0201 	orr.w	r2, r2, #1
 800aa56:	601a      	str	r2, [r3, #0]
 800aa58:	e000      	b.n	800aa5c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aa5c:	2300      	movs	r3, #0
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3714      	adds	r7, #20
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr
 800aa6a:	bf00      	nop
 800aa6c:	40010000 	.word	0x40010000
 800aa70:	40000400 	.word	0x40000400
 800aa74:	40000800 	.word	0x40000800
 800aa78:	40000c00 	.word	0x40000c00
 800aa7c:	40010400 	.word	0x40010400
 800aa80:	40001800 	.word	0x40001800
 800aa84:	40014000 	.word	0x40014000
 800aa88:	00010007 	.word	0x00010007

0800aa8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	68db      	ldr	r3, [r3, #12]
 800aa9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	691b      	ldr	r3, [r3, #16]
 800aaa2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	f003 0302 	and.w	r3, r3, #2
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d020      	beq.n	800aaf0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f003 0302 	and.w	r3, r3, #2
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d01b      	beq.n	800aaf0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f06f 0202 	mvn.w	r2, #2
 800aac0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	699b      	ldr	r3, [r3, #24]
 800aace:	f003 0303 	and.w	r3, r3, #3
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d003      	beq.n	800aade <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 f8e9 	bl	800acae <HAL_TIM_IC_CaptureCallback>
 800aadc:	e005      	b.n	800aaea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f8db 	bl	800ac9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f8ec 	bl	800acc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	f003 0304 	and.w	r3, r3, #4
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d020      	beq.n	800ab3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f003 0304 	and.w	r3, r3, #4
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d01b      	beq.n	800ab3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f06f 0204 	mvn.w	r2, #4
 800ab0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2202      	movs	r2, #2
 800ab12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	699b      	ldr	r3, [r3, #24]
 800ab1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d003      	beq.n	800ab2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f8c3 	bl	800acae <HAL_TIM_IC_CaptureCallback>
 800ab28:	e005      	b.n	800ab36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f8b5 	bl	800ac9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 f8c6 	bl	800acc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	f003 0308 	and.w	r3, r3, #8
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d020      	beq.n	800ab88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f003 0308 	and.w	r3, r3, #8
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d01b      	beq.n	800ab88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f06f 0208 	mvn.w	r2, #8
 800ab58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2204      	movs	r2, #4
 800ab5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	69db      	ldr	r3, [r3, #28]
 800ab66:	f003 0303 	and.w	r3, r3, #3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d003      	beq.n	800ab76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f89d 	bl	800acae <HAL_TIM_IC_CaptureCallback>
 800ab74:	e005      	b.n	800ab82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 f88f 	bl	800ac9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f000 f8a0 	bl	800acc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	f003 0310 	and.w	r3, r3, #16
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d020      	beq.n	800abd4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	f003 0310 	and.w	r3, r3, #16
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d01b      	beq.n	800abd4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f06f 0210 	mvn.w	r2, #16
 800aba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2208      	movs	r2, #8
 800abaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	69db      	ldr	r3, [r3, #28]
 800abb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d003      	beq.n	800abc2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 f877 	bl	800acae <HAL_TIM_IC_CaptureCallback>
 800abc0:	e005      	b.n	800abce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f000 f869 	bl	800ac9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f000 f87a 	bl	800acc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d00c      	beq.n	800abf8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	f003 0301 	and.w	r3, r3, #1
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d007      	beq.n	800abf8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f06f 0201 	mvn.w	r2, #1
 800abf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7f6 fd30 	bl	8001658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d104      	bne.n	800ac0c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d00c      	beq.n	800ac26 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d007      	beq.n	800ac26 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ac1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f913 	bl	800ae4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00c      	beq.n	800ac4a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d007      	beq.n	800ac4a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ac42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 f90b 	bl	800ae60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d00c      	beq.n	800ac6e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d007      	beq.n	800ac6e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ac66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 f834 	bl	800acd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	f003 0320 	and.w	r3, r3, #32
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d00c      	beq.n	800ac92 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f003 0320 	and.w	r3, r3, #32
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d007      	beq.n	800ac92 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f06f 0220 	mvn.w	r2, #32
 800ac8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 f8d3 	bl	800ae38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ac92:	bf00      	nop
 800ac94:	3710      	adds	r7, #16
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}

0800ac9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac9a:	b480      	push	{r7}
 800ac9c:	b083      	sub	sp, #12
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aca2:	bf00      	nop
 800aca4:	370c      	adds	r7, #12
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800acae:	b480      	push	{r7}
 800acb0:	b083      	sub	sp, #12
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800acb6:	bf00      	nop
 800acb8:	370c      	adds	r7, #12
 800acba:	46bd      	mov	sp, r7
 800acbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc0:	4770      	bx	lr

0800acc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acc2:	b480      	push	{r7}
 800acc4:	b083      	sub	sp, #12
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acca:	bf00      	nop
 800accc:	370c      	adds	r7, #12
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b083      	sub	sp, #12
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800acde:	bf00      	nop
 800ace0:	370c      	adds	r7, #12
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr
	...

0800acec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a46      	ldr	r2, [pc, #280]	@ (800ae18 <TIM_Base_SetConfig+0x12c>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d013      	beq.n	800ad2c <TIM_Base_SetConfig+0x40>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad0a:	d00f      	beq.n	800ad2c <TIM_Base_SetConfig+0x40>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	4a43      	ldr	r2, [pc, #268]	@ (800ae1c <TIM_Base_SetConfig+0x130>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d00b      	beq.n	800ad2c <TIM_Base_SetConfig+0x40>
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	4a42      	ldr	r2, [pc, #264]	@ (800ae20 <TIM_Base_SetConfig+0x134>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d007      	beq.n	800ad2c <TIM_Base_SetConfig+0x40>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	4a41      	ldr	r2, [pc, #260]	@ (800ae24 <TIM_Base_SetConfig+0x138>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d003      	beq.n	800ad2c <TIM_Base_SetConfig+0x40>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	4a40      	ldr	r2, [pc, #256]	@ (800ae28 <TIM_Base_SetConfig+0x13c>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d108      	bne.n	800ad3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	4a35      	ldr	r2, [pc, #212]	@ (800ae18 <TIM_Base_SetConfig+0x12c>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d01f      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad4c:	d01b      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	4a32      	ldr	r2, [pc, #200]	@ (800ae1c <TIM_Base_SetConfig+0x130>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d017      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a31      	ldr	r2, [pc, #196]	@ (800ae20 <TIM_Base_SetConfig+0x134>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d013      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a30      	ldr	r2, [pc, #192]	@ (800ae24 <TIM_Base_SetConfig+0x138>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d00f      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	4a2f      	ldr	r2, [pc, #188]	@ (800ae28 <TIM_Base_SetConfig+0x13c>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d00b      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a2e      	ldr	r2, [pc, #184]	@ (800ae2c <TIM_Base_SetConfig+0x140>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d007      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a2d      	ldr	r2, [pc, #180]	@ (800ae30 <TIM_Base_SetConfig+0x144>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d003      	beq.n	800ad86 <TIM_Base_SetConfig+0x9a>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a2c      	ldr	r2, [pc, #176]	@ (800ae34 <TIM_Base_SetConfig+0x148>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d108      	bne.n	800ad98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	4313      	orrs	r3, r2
 800ad96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	695b      	ldr	r3, [r3, #20]
 800ada2:	4313      	orrs	r3, r2
 800ada4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	689a      	ldr	r2, [r3, #8]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	4a16      	ldr	r2, [pc, #88]	@ (800ae18 <TIM_Base_SetConfig+0x12c>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d00f      	beq.n	800ade4 <TIM_Base_SetConfig+0xf8>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4a18      	ldr	r2, [pc, #96]	@ (800ae28 <TIM_Base_SetConfig+0x13c>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d00b      	beq.n	800ade4 <TIM_Base_SetConfig+0xf8>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a17      	ldr	r2, [pc, #92]	@ (800ae2c <TIM_Base_SetConfig+0x140>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d007      	beq.n	800ade4 <TIM_Base_SetConfig+0xf8>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	4a16      	ldr	r2, [pc, #88]	@ (800ae30 <TIM_Base_SetConfig+0x144>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d003      	beq.n	800ade4 <TIM_Base_SetConfig+0xf8>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	4a15      	ldr	r2, [pc, #84]	@ (800ae34 <TIM_Base_SetConfig+0x148>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d103      	bne.n	800adec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	691a      	ldr	r2, [r3, #16]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2201      	movs	r2, #1
 800adf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	691b      	ldr	r3, [r3, #16]
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d105      	bne.n	800ae0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	691b      	ldr	r3, [r3, #16]
 800ae02:	f023 0201 	bic.w	r2, r3, #1
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	611a      	str	r2, [r3, #16]
  }
}
 800ae0a:	bf00      	nop
 800ae0c:	3714      	adds	r7, #20
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop
 800ae18:	40010000 	.word	0x40010000
 800ae1c:	40000400 	.word	0x40000400
 800ae20:	40000800 	.word	0x40000800
 800ae24:	40000c00 	.word	0x40000c00
 800ae28:	40010400 	.word	0x40010400
 800ae2c:	40014000 	.word	0x40014000
 800ae30:	40014400 	.word	0x40014400
 800ae34:	40014800 	.word	0x40014800

0800ae38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae40:	bf00      	nop
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae54:	bf00      	nop
 800ae56:	370c      	adds	r7, #12
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr

0800ae60 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b083      	sub	sp, #12
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ae68:	bf00      	nop
 800ae6a:	370c      	adds	r7, #12
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d101      	bne.n	800ae86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	e042      	b.n	800af0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d106      	bne.n	800ae9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2200      	movs	r2, #0
 800ae94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f7f6 ffd7 	bl	8001e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2224      	movs	r2, #36	@ 0x24
 800aea2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f022 0201 	bic.w	r2, r2, #1
 800aeb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d002      	beq.n	800aec4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 ff22 	bl	800bd08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f000 f8b3 	bl	800b030 <UART_SetConfig>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d101      	bne.n	800aed4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800aed0:	2301      	movs	r3, #1
 800aed2:	e01b      	b.n	800af0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	685a      	ldr	r2, [r3, #4]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aee2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	689a      	ldr	r2, [r3, #8]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aef2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f042 0201 	orr.w	r2, r2, #1
 800af02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 ffa1 	bl	800be4c <UART_CheckIdleState>
 800af0a:	4603      	mov	r3, r0
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3708      	adds	r7, #8
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b08a      	sub	sp, #40	@ 0x28
 800af18:	af02      	add	r7, sp, #8
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	603b      	str	r3, [r7, #0]
 800af20:	4613      	mov	r3, r2
 800af22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af2a:	2b20      	cmp	r3, #32
 800af2c:	d17b      	bne.n	800b026 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d002      	beq.n	800af3a <HAL_UART_Transmit+0x26>
 800af34:	88fb      	ldrh	r3, [r7, #6]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d101      	bne.n	800af3e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800af3a:	2301      	movs	r3, #1
 800af3c:	e074      	b.n	800b028 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2200      	movs	r2, #0
 800af42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2221      	movs	r2, #33	@ 0x21
 800af4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800af4e:	f7f7 f861 	bl	8002014 <HAL_GetTick>
 800af52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	88fa      	ldrh	r2, [r7, #6]
 800af58:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	88fa      	ldrh	r2, [r7, #6]
 800af60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	689b      	ldr	r3, [r3, #8]
 800af68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af6c:	d108      	bne.n	800af80 <HAL_UART_Transmit+0x6c>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	691b      	ldr	r3, [r3, #16]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d104      	bne.n	800af80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800af76:	2300      	movs	r3, #0
 800af78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	61bb      	str	r3, [r7, #24]
 800af7e:	e003      	b.n	800af88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af84:	2300      	movs	r3, #0
 800af86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800af88:	e030      	b.n	800afec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	2200      	movs	r2, #0
 800af92:	2180      	movs	r1, #128	@ 0x80
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f001 f803 	bl	800bfa0 <UART_WaitOnFlagUntilTimeout>
 800af9a:	4603      	mov	r3, r0
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d005      	beq.n	800afac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2220      	movs	r2, #32
 800afa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800afa8:	2303      	movs	r3, #3
 800afaa:	e03d      	b.n	800b028 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d10b      	bne.n	800afca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800afb2:	69bb      	ldr	r3, [r7, #24]
 800afb4:	881b      	ldrh	r3, [r3, #0]
 800afb6:	461a      	mov	r2, r3
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800afc0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	3302      	adds	r3, #2
 800afc6:	61bb      	str	r3, [r7, #24]
 800afc8:	e007      	b.n	800afda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800afca:	69fb      	ldr	r3, [r7, #28]
 800afcc:	781a      	ldrb	r2, [r3, #0]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	3301      	adds	r3, #1
 800afd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	3b01      	subs	r3, #1
 800afe4:	b29a      	uxth	r2, r3
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1c8      	bne.n	800af8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	9300      	str	r3, [sp, #0]
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	2200      	movs	r2, #0
 800b000:	2140      	movs	r1, #64	@ 0x40
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f000 ffcc 	bl	800bfa0 <UART_WaitOnFlagUntilTimeout>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d005      	beq.n	800b01a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2220      	movs	r2, #32
 800b012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e006      	b.n	800b028 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2220      	movs	r2, #32
 800b01e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b022:	2300      	movs	r3, #0
 800b024:	e000      	b.n	800b028 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b026:	2302      	movs	r3, #2
  }
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3720      	adds	r7, #32
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b034:	b092      	sub	sp, #72	@ 0x48
 800b036:	af00      	add	r7, sp, #0
 800b038:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b03a:	2300      	movs	r3, #0
 800b03c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	689a      	ldr	r2, [r3, #8]
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	431a      	orrs	r2, r3
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	695b      	ldr	r3, [r3, #20]
 800b04e:	431a      	orrs	r2, r3
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	69db      	ldr	r3, [r3, #28]
 800b054:	4313      	orrs	r3, r2
 800b056:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	4bbe      	ldr	r3, [pc, #760]	@ (800b358 <UART_SetConfig+0x328>)
 800b060:	4013      	ands	r3, r2
 800b062:	697a      	ldr	r2, [r7, #20]
 800b064:	6812      	ldr	r2, [r2, #0]
 800b066:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b068:	430b      	orrs	r3, r1
 800b06a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	68da      	ldr	r2, [r3, #12]
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	430a      	orrs	r2, r1
 800b080:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	699b      	ldr	r3, [r3, #24]
 800b086:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4ab3      	ldr	r2, [pc, #716]	@ (800b35c <UART_SetConfig+0x32c>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d004      	beq.n	800b09c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	6a1b      	ldr	r3, [r3, #32]
 800b096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b098:	4313      	orrs	r3, r2
 800b09a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	689a      	ldr	r2, [r3, #8]
 800b0a2:	4baf      	ldr	r3, [pc, #700]	@ (800b360 <UART_SetConfig+0x330>)
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	697a      	ldr	r2, [r7, #20]
 800b0a8:	6812      	ldr	r2, [r2, #0]
 800b0aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b0ac:	430b      	orrs	r3, r1
 800b0ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b6:	f023 010f 	bic.w	r1, r3, #15
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	430a      	orrs	r2, r1
 800b0c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4aa6      	ldr	r2, [pc, #664]	@ (800b364 <UART_SetConfig+0x334>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d177      	bne.n	800b1c0 <UART_SetConfig+0x190>
 800b0d0:	4ba5      	ldr	r3, [pc, #660]	@ (800b368 <UART_SetConfig+0x338>)
 800b0d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b0d8:	2b28      	cmp	r3, #40	@ 0x28
 800b0da:	d86d      	bhi.n	800b1b8 <UART_SetConfig+0x188>
 800b0dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b0e4 <UART_SetConfig+0xb4>)
 800b0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e2:	bf00      	nop
 800b0e4:	0800b189 	.word	0x0800b189
 800b0e8:	0800b1b9 	.word	0x0800b1b9
 800b0ec:	0800b1b9 	.word	0x0800b1b9
 800b0f0:	0800b1b9 	.word	0x0800b1b9
 800b0f4:	0800b1b9 	.word	0x0800b1b9
 800b0f8:	0800b1b9 	.word	0x0800b1b9
 800b0fc:	0800b1b9 	.word	0x0800b1b9
 800b100:	0800b1b9 	.word	0x0800b1b9
 800b104:	0800b191 	.word	0x0800b191
 800b108:	0800b1b9 	.word	0x0800b1b9
 800b10c:	0800b1b9 	.word	0x0800b1b9
 800b110:	0800b1b9 	.word	0x0800b1b9
 800b114:	0800b1b9 	.word	0x0800b1b9
 800b118:	0800b1b9 	.word	0x0800b1b9
 800b11c:	0800b1b9 	.word	0x0800b1b9
 800b120:	0800b1b9 	.word	0x0800b1b9
 800b124:	0800b199 	.word	0x0800b199
 800b128:	0800b1b9 	.word	0x0800b1b9
 800b12c:	0800b1b9 	.word	0x0800b1b9
 800b130:	0800b1b9 	.word	0x0800b1b9
 800b134:	0800b1b9 	.word	0x0800b1b9
 800b138:	0800b1b9 	.word	0x0800b1b9
 800b13c:	0800b1b9 	.word	0x0800b1b9
 800b140:	0800b1b9 	.word	0x0800b1b9
 800b144:	0800b1a1 	.word	0x0800b1a1
 800b148:	0800b1b9 	.word	0x0800b1b9
 800b14c:	0800b1b9 	.word	0x0800b1b9
 800b150:	0800b1b9 	.word	0x0800b1b9
 800b154:	0800b1b9 	.word	0x0800b1b9
 800b158:	0800b1b9 	.word	0x0800b1b9
 800b15c:	0800b1b9 	.word	0x0800b1b9
 800b160:	0800b1b9 	.word	0x0800b1b9
 800b164:	0800b1a9 	.word	0x0800b1a9
 800b168:	0800b1b9 	.word	0x0800b1b9
 800b16c:	0800b1b9 	.word	0x0800b1b9
 800b170:	0800b1b9 	.word	0x0800b1b9
 800b174:	0800b1b9 	.word	0x0800b1b9
 800b178:	0800b1b9 	.word	0x0800b1b9
 800b17c:	0800b1b9 	.word	0x0800b1b9
 800b180:	0800b1b9 	.word	0x0800b1b9
 800b184:	0800b1b1 	.word	0x0800b1b1
 800b188:	2301      	movs	r3, #1
 800b18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b18e:	e326      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b190:	2304      	movs	r3, #4
 800b192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b196:	e322      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b198:	2308      	movs	r3, #8
 800b19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b19e:	e31e      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1a0:	2310      	movs	r3, #16
 800b1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1a6:	e31a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1a8:	2320      	movs	r3, #32
 800b1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ae:	e316      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1b0:	2340      	movs	r3, #64	@ 0x40
 800b1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1b6:	e312      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1b8:	2380      	movs	r3, #128	@ 0x80
 800b1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1be:	e30e      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a69      	ldr	r2, [pc, #420]	@ (800b36c <UART_SetConfig+0x33c>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d130      	bne.n	800b22c <UART_SetConfig+0x1fc>
 800b1ca:	4b67      	ldr	r3, [pc, #412]	@ (800b368 <UART_SetConfig+0x338>)
 800b1cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ce:	f003 0307 	and.w	r3, r3, #7
 800b1d2:	2b05      	cmp	r3, #5
 800b1d4:	d826      	bhi.n	800b224 <UART_SetConfig+0x1f4>
 800b1d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b1dc <UART_SetConfig+0x1ac>)
 800b1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1dc:	0800b1f5 	.word	0x0800b1f5
 800b1e0:	0800b1fd 	.word	0x0800b1fd
 800b1e4:	0800b205 	.word	0x0800b205
 800b1e8:	0800b20d 	.word	0x0800b20d
 800b1ec:	0800b215 	.word	0x0800b215
 800b1f0:	0800b21d 	.word	0x0800b21d
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1fa:	e2f0      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b1fc:	2304      	movs	r3, #4
 800b1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b202:	e2ec      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b204:	2308      	movs	r3, #8
 800b206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b20a:	e2e8      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b20c:	2310      	movs	r3, #16
 800b20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b212:	e2e4      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b214:	2320      	movs	r3, #32
 800b216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b21a:	e2e0      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b21c:	2340      	movs	r3, #64	@ 0x40
 800b21e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b222:	e2dc      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b224:	2380      	movs	r3, #128	@ 0x80
 800b226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b22a:	e2d8      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a4f      	ldr	r2, [pc, #316]	@ (800b370 <UART_SetConfig+0x340>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d130      	bne.n	800b298 <UART_SetConfig+0x268>
 800b236:	4b4c      	ldr	r3, [pc, #304]	@ (800b368 <UART_SetConfig+0x338>)
 800b238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b23a:	f003 0307 	and.w	r3, r3, #7
 800b23e:	2b05      	cmp	r3, #5
 800b240:	d826      	bhi.n	800b290 <UART_SetConfig+0x260>
 800b242:	a201      	add	r2, pc, #4	@ (adr r2, 800b248 <UART_SetConfig+0x218>)
 800b244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b248:	0800b261 	.word	0x0800b261
 800b24c:	0800b269 	.word	0x0800b269
 800b250:	0800b271 	.word	0x0800b271
 800b254:	0800b279 	.word	0x0800b279
 800b258:	0800b281 	.word	0x0800b281
 800b25c:	0800b289 	.word	0x0800b289
 800b260:	2300      	movs	r3, #0
 800b262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b266:	e2ba      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b268:	2304      	movs	r3, #4
 800b26a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b26e:	e2b6      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b270:	2308      	movs	r3, #8
 800b272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b276:	e2b2      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b278:	2310      	movs	r3, #16
 800b27a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b27e:	e2ae      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b280:	2320      	movs	r3, #32
 800b282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b286:	e2aa      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b288:	2340      	movs	r3, #64	@ 0x40
 800b28a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b28e:	e2a6      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b290:	2380      	movs	r3, #128	@ 0x80
 800b292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b296:	e2a2      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4a35      	ldr	r2, [pc, #212]	@ (800b374 <UART_SetConfig+0x344>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d130      	bne.n	800b304 <UART_SetConfig+0x2d4>
 800b2a2:	4b31      	ldr	r3, [pc, #196]	@ (800b368 <UART_SetConfig+0x338>)
 800b2a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2a6:	f003 0307 	and.w	r3, r3, #7
 800b2aa:	2b05      	cmp	r3, #5
 800b2ac:	d826      	bhi.n	800b2fc <UART_SetConfig+0x2cc>
 800b2ae:	a201      	add	r2, pc, #4	@ (adr r2, 800b2b4 <UART_SetConfig+0x284>)
 800b2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b4:	0800b2cd 	.word	0x0800b2cd
 800b2b8:	0800b2d5 	.word	0x0800b2d5
 800b2bc:	0800b2dd 	.word	0x0800b2dd
 800b2c0:	0800b2e5 	.word	0x0800b2e5
 800b2c4:	0800b2ed 	.word	0x0800b2ed
 800b2c8:	0800b2f5 	.word	0x0800b2f5
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2d2:	e284      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2d4:	2304      	movs	r3, #4
 800b2d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2da:	e280      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2dc:	2308      	movs	r3, #8
 800b2de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e2:	e27c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2e4:	2310      	movs	r3, #16
 800b2e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ea:	e278      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2ec:	2320      	movs	r3, #32
 800b2ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f2:	e274      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2f4:	2340      	movs	r3, #64	@ 0x40
 800b2f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2fa:	e270      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b2fc:	2380      	movs	r3, #128	@ 0x80
 800b2fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b302:	e26c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	4a1b      	ldr	r2, [pc, #108]	@ (800b378 <UART_SetConfig+0x348>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d142      	bne.n	800b394 <UART_SetConfig+0x364>
 800b30e:	4b16      	ldr	r3, [pc, #88]	@ (800b368 <UART_SetConfig+0x338>)
 800b310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b312:	f003 0307 	and.w	r3, r3, #7
 800b316:	2b05      	cmp	r3, #5
 800b318:	d838      	bhi.n	800b38c <UART_SetConfig+0x35c>
 800b31a:	a201      	add	r2, pc, #4	@ (adr r2, 800b320 <UART_SetConfig+0x2f0>)
 800b31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b320:	0800b339 	.word	0x0800b339
 800b324:	0800b341 	.word	0x0800b341
 800b328:	0800b349 	.word	0x0800b349
 800b32c:	0800b351 	.word	0x0800b351
 800b330:	0800b37d 	.word	0x0800b37d
 800b334:	0800b385 	.word	0x0800b385
 800b338:	2300      	movs	r3, #0
 800b33a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b33e:	e24e      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b340:	2304      	movs	r3, #4
 800b342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b346:	e24a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b348:	2308      	movs	r3, #8
 800b34a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b34e:	e246      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b350:	2310      	movs	r3, #16
 800b352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b356:	e242      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b358:	cfff69f3 	.word	0xcfff69f3
 800b35c:	58000c00 	.word	0x58000c00
 800b360:	11fff4ff 	.word	0x11fff4ff
 800b364:	40011000 	.word	0x40011000
 800b368:	58024400 	.word	0x58024400
 800b36c:	40004400 	.word	0x40004400
 800b370:	40004800 	.word	0x40004800
 800b374:	40004c00 	.word	0x40004c00
 800b378:	40005000 	.word	0x40005000
 800b37c:	2320      	movs	r3, #32
 800b37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b382:	e22c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b384:	2340      	movs	r3, #64	@ 0x40
 800b386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b38a:	e228      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b38c:	2380      	movs	r3, #128	@ 0x80
 800b38e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b392:	e224      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	4ab1      	ldr	r2, [pc, #708]	@ (800b660 <UART_SetConfig+0x630>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d176      	bne.n	800b48c <UART_SetConfig+0x45c>
 800b39e:	4bb1      	ldr	r3, [pc, #708]	@ (800b664 <UART_SetConfig+0x634>)
 800b3a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b3a6:	2b28      	cmp	r3, #40	@ 0x28
 800b3a8:	d86c      	bhi.n	800b484 <UART_SetConfig+0x454>
 800b3aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b3b0 <UART_SetConfig+0x380>)
 800b3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3b0:	0800b455 	.word	0x0800b455
 800b3b4:	0800b485 	.word	0x0800b485
 800b3b8:	0800b485 	.word	0x0800b485
 800b3bc:	0800b485 	.word	0x0800b485
 800b3c0:	0800b485 	.word	0x0800b485
 800b3c4:	0800b485 	.word	0x0800b485
 800b3c8:	0800b485 	.word	0x0800b485
 800b3cc:	0800b485 	.word	0x0800b485
 800b3d0:	0800b45d 	.word	0x0800b45d
 800b3d4:	0800b485 	.word	0x0800b485
 800b3d8:	0800b485 	.word	0x0800b485
 800b3dc:	0800b485 	.word	0x0800b485
 800b3e0:	0800b485 	.word	0x0800b485
 800b3e4:	0800b485 	.word	0x0800b485
 800b3e8:	0800b485 	.word	0x0800b485
 800b3ec:	0800b485 	.word	0x0800b485
 800b3f0:	0800b465 	.word	0x0800b465
 800b3f4:	0800b485 	.word	0x0800b485
 800b3f8:	0800b485 	.word	0x0800b485
 800b3fc:	0800b485 	.word	0x0800b485
 800b400:	0800b485 	.word	0x0800b485
 800b404:	0800b485 	.word	0x0800b485
 800b408:	0800b485 	.word	0x0800b485
 800b40c:	0800b485 	.word	0x0800b485
 800b410:	0800b46d 	.word	0x0800b46d
 800b414:	0800b485 	.word	0x0800b485
 800b418:	0800b485 	.word	0x0800b485
 800b41c:	0800b485 	.word	0x0800b485
 800b420:	0800b485 	.word	0x0800b485
 800b424:	0800b485 	.word	0x0800b485
 800b428:	0800b485 	.word	0x0800b485
 800b42c:	0800b485 	.word	0x0800b485
 800b430:	0800b475 	.word	0x0800b475
 800b434:	0800b485 	.word	0x0800b485
 800b438:	0800b485 	.word	0x0800b485
 800b43c:	0800b485 	.word	0x0800b485
 800b440:	0800b485 	.word	0x0800b485
 800b444:	0800b485 	.word	0x0800b485
 800b448:	0800b485 	.word	0x0800b485
 800b44c:	0800b485 	.word	0x0800b485
 800b450:	0800b47d 	.word	0x0800b47d
 800b454:	2301      	movs	r3, #1
 800b456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45a:	e1c0      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b45c:	2304      	movs	r3, #4
 800b45e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b462:	e1bc      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b464:	2308      	movs	r3, #8
 800b466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b46a:	e1b8      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b46c:	2310      	movs	r3, #16
 800b46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b472:	e1b4      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b474:	2320      	movs	r3, #32
 800b476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b47a:	e1b0      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b47c:	2340      	movs	r3, #64	@ 0x40
 800b47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b482:	e1ac      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b484:	2380      	movs	r3, #128	@ 0x80
 800b486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b48a:	e1a8      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a75      	ldr	r2, [pc, #468]	@ (800b668 <UART_SetConfig+0x638>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d130      	bne.n	800b4f8 <UART_SetConfig+0x4c8>
 800b496:	4b73      	ldr	r3, [pc, #460]	@ (800b664 <UART_SetConfig+0x634>)
 800b498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49a:	f003 0307 	and.w	r3, r3, #7
 800b49e:	2b05      	cmp	r3, #5
 800b4a0:	d826      	bhi.n	800b4f0 <UART_SetConfig+0x4c0>
 800b4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4a8 <UART_SetConfig+0x478>)
 800b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a8:	0800b4c1 	.word	0x0800b4c1
 800b4ac:	0800b4c9 	.word	0x0800b4c9
 800b4b0:	0800b4d1 	.word	0x0800b4d1
 800b4b4:	0800b4d9 	.word	0x0800b4d9
 800b4b8:	0800b4e1 	.word	0x0800b4e1
 800b4bc:	0800b4e9 	.word	0x0800b4e9
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4c6:	e18a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4c8:	2304      	movs	r3, #4
 800b4ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ce:	e186      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4d0:	2308      	movs	r3, #8
 800b4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4d6:	e182      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4d8:	2310      	movs	r3, #16
 800b4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4de:	e17e      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4e0:	2320      	movs	r3, #32
 800b4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e6:	e17a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4e8:	2340      	movs	r3, #64	@ 0x40
 800b4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ee:	e176      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4f0:	2380      	movs	r3, #128	@ 0x80
 800b4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4f6:	e172      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	4a5b      	ldr	r2, [pc, #364]	@ (800b66c <UART_SetConfig+0x63c>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d130      	bne.n	800b564 <UART_SetConfig+0x534>
 800b502:	4b58      	ldr	r3, [pc, #352]	@ (800b664 <UART_SetConfig+0x634>)
 800b504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b506:	f003 0307 	and.w	r3, r3, #7
 800b50a:	2b05      	cmp	r3, #5
 800b50c:	d826      	bhi.n	800b55c <UART_SetConfig+0x52c>
 800b50e:	a201      	add	r2, pc, #4	@ (adr r2, 800b514 <UART_SetConfig+0x4e4>)
 800b510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b514:	0800b52d 	.word	0x0800b52d
 800b518:	0800b535 	.word	0x0800b535
 800b51c:	0800b53d 	.word	0x0800b53d
 800b520:	0800b545 	.word	0x0800b545
 800b524:	0800b54d 	.word	0x0800b54d
 800b528:	0800b555 	.word	0x0800b555
 800b52c:	2300      	movs	r3, #0
 800b52e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b532:	e154      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b534:	2304      	movs	r3, #4
 800b536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b53a:	e150      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b53c:	2308      	movs	r3, #8
 800b53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b542:	e14c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b544:	2310      	movs	r3, #16
 800b546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b54a:	e148      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b54c:	2320      	movs	r3, #32
 800b54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b552:	e144      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b554:	2340      	movs	r3, #64	@ 0x40
 800b556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55a:	e140      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b55c:	2380      	movs	r3, #128	@ 0x80
 800b55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b562:	e13c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a41      	ldr	r2, [pc, #260]	@ (800b670 <UART_SetConfig+0x640>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	f040 8082 	bne.w	800b674 <UART_SetConfig+0x644>
 800b570:	4b3c      	ldr	r3, [pc, #240]	@ (800b664 <UART_SetConfig+0x634>)
 800b572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b574:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b578:	2b28      	cmp	r3, #40	@ 0x28
 800b57a:	d86d      	bhi.n	800b658 <UART_SetConfig+0x628>
 800b57c:	a201      	add	r2, pc, #4	@ (adr r2, 800b584 <UART_SetConfig+0x554>)
 800b57e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b582:	bf00      	nop
 800b584:	0800b629 	.word	0x0800b629
 800b588:	0800b659 	.word	0x0800b659
 800b58c:	0800b659 	.word	0x0800b659
 800b590:	0800b659 	.word	0x0800b659
 800b594:	0800b659 	.word	0x0800b659
 800b598:	0800b659 	.word	0x0800b659
 800b59c:	0800b659 	.word	0x0800b659
 800b5a0:	0800b659 	.word	0x0800b659
 800b5a4:	0800b631 	.word	0x0800b631
 800b5a8:	0800b659 	.word	0x0800b659
 800b5ac:	0800b659 	.word	0x0800b659
 800b5b0:	0800b659 	.word	0x0800b659
 800b5b4:	0800b659 	.word	0x0800b659
 800b5b8:	0800b659 	.word	0x0800b659
 800b5bc:	0800b659 	.word	0x0800b659
 800b5c0:	0800b659 	.word	0x0800b659
 800b5c4:	0800b639 	.word	0x0800b639
 800b5c8:	0800b659 	.word	0x0800b659
 800b5cc:	0800b659 	.word	0x0800b659
 800b5d0:	0800b659 	.word	0x0800b659
 800b5d4:	0800b659 	.word	0x0800b659
 800b5d8:	0800b659 	.word	0x0800b659
 800b5dc:	0800b659 	.word	0x0800b659
 800b5e0:	0800b659 	.word	0x0800b659
 800b5e4:	0800b641 	.word	0x0800b641
 800b5e8:	0800b659 	.word	0x0800b659
 800b5ec:	0800b659 	.word	0x0800b659
 800b5f0:	0800b659 	.word	0x0800b659
 800b5f4:	0800b659 	.word	0x0800b659
 800b5f8:	0800b659 	.word	0x0800b659
 800b5fc:	0800b659 	.word	0x0800b659
 800b600:	0800b659 	.word	0x0800b659
 800b604:	0800b649 	.word	0x0800b649
 800b608:	0800b659 	.word	0x0800b659
 800b60c:	0800b659 	.word	0x0800b659
 800b610:	0800b659 	.word	0x0800b659
 800b614:	0800b659 	.word	0x0800b659
 800b618:	0800b659 	.word	0x0800b659
 800b61c:	0800b659 	.word	0x0800b659
 800b620:	0800b659 	.word	0x0800b659
 800b624:	0800b651 	.word	0x0800b651
 800b628:	2301      	movs	r3, #1
 800b62a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b62e:	e0d6      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b630:	2304      	movs	r3, #4
 800b632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b636:	e0d2      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b638:	2308      	movs	r3, #8
 800b63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63e:	e0ce      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b640:	2310      	movs	r3, #16
 800b642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b646:	e0ca      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b648:	2320      	movs	r3, #32
 800b64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b64e:	e0c6      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b650:	2340      	movs	r3, #64	@ 0x40
 800b652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b656:	e0c2      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b658:	2380      	movs	r3, #128	@ 0x80
 800b65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65e:	e0be      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b660:	40011400 	.word	0x40011400
 800b664:	58024400 	.word	0x58024400
 800b668:	40007800 	.word	0x40007800
 800b66c:	40007c00 	.word	0x40007c00
 800b670:	40011800 	.word	0x40011800
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4aad      	ldr	r2, [pc, #692]	@ (800b930 <UART_SetConfig+0x900>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d176      	bne.n	800b76c <UART_SetConfig+0x73c>
 800b67e:	4bad      	ldr	r3, [pc, #692]	@ (800b934 <UART_SetConfig+0x904>)
 800b680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b682:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b686:	2b28      	cmp	r3, #40	@ 0x28
 800b688:	d86c      	bhi.n	800b764 <UART_SetConfig+0x734>
 800b68a:	a201      	add	r2, pc, #4	@ (adr r2, 800b690 <UART_SetConfig+0x660>)
 800b68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b690:	0800b735 	.word	0x0800b735
 800b694:	0800b765 	.word	0x0800b765
 800b698:	0800b765 	.word	0x0800b765
 800b69c:	0800b765 	.word	0x0800b765
 800b6a0:	0800b765 	.word	0x0800b765
 800b6a4:	0800b765 	.word	0x0800b765
 800b6a8:	0800b765 	.word	0x0800b765
 800b6ac:	0800b765 	.word	0x0800b765
 800b6b0:	0800b73d 	.word	0x0800b73d
 800b6b4:	0800b765 	.word	0x0800b765
 800b6b8:	0800b765 	.word	0x0800b765
 800b6bc:	0800b765 	.word	0x0800b765
 800b6c0:	0800b765 	.word	0x0800b765
 800b6c4:	0800b765 	.word	0x0800b765
 800b6c8:	0800b765 	.word	0x0800b765
 800b6cc:	0800b765 	.word	0x0800b765
 800b6d0:	0800b745 	.word	0x0800b745
 800b6d4:	0800b765 	.word	0x0800b765
 800b6d8:	0800b765 	.word	0x0800b765
 800b6dc:	0800b765 	.word	0x0800b765
 800b6e0:	0800b765 	.word	0x0800b765
 800b6e4:	0800b765 	.word	0x0800b765
 800b6e8:	0800b765 	.word	0x0800b765
 800b6ec:	0800b765 	.word	0x0800b765
 800b6f0:	0800b74d 	.word	0x0800b74d
 800b6f4:	0800b765 	.word	0x0800b765
 800b6f8:	0800b765 	.word	0x0800b765
 800b6fc:	0800b765 	.word	0x0800b765
 800b700:	0800b765 	.word	0x0800b765
 800b704:	0800b765 	.word	0x0800b765
 800b708:	0800b765 	.word	0x0800b765
 800b70c:	0800b765 	.word	0x0800b765
 800b710:	0800b755 	.word	0x0800b755
 800b714:	0800b765 	.word	0x0800b765
 800b718:	0800b765 	.word	0x0800b765
 800b71c:	0800b765 	.word	0x0800b765
 800b720:	0800b765 	.word	0x0800b765
 800b724:	0800b765 	.word	0x0800b765
 800b728:	0800b765 	.word	0x0800b765
 800b72c:	0800b765 	.word	0x0800b765
 800b730:	0800b75d 	.word	0x0800b75d
 800b734:	2301      	movs	r3, #1
 800b736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73a:	e050      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b73c:	2304      	movs	r3, #4
 800b73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b742:	e04c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b744:	2308      	movs	r3, #8
 800b746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74a:	e048      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b74c:	2310      	movs	r3, #16
 800b74e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b752:	e044      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b754:	2320      	movs	r3, #32
 800b756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75a:	e040      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b75c:	2340      	movs	r3, #64	@ 0x40
 800b75e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b762:	e03c      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b764:	2380      	movs	r3, #128	@ 0x80
 800b766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b76a:	e038      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4a71      	ldr	r2, [pc, #452]	@ (800b938 <UART_SetConfig+0x908>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d130      	bne.n	800b7d8 <UART_SetConfig+0x7a8>
 800b776:	4b6f      	ldr	r3, [pc, #444]	@ (800b934 <UART_SetConfig+0x904>)
 800b778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b77a:	f003 0307 	and.w	r3, r3, #7
 800b77e:	2b05      	cmp	r3, #5
 800b780:	d826      	bhi.n	800b7d0 <UART_SetConfig+0x7a0>
 800b782:	a201      	add	r2, pc, #4	@ (adr r2, 800b788 <UART_SetConfig+0x758>)
 800b784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b788:	0800b7a1 	.word	0x0800b7a1
 800b78c:	0800b7a9 	.word	0x0800b7a9
 800b790:	0800b7b1 	.word	0x0800b7b1
 800b794:	0800b7b9 	.word	0x0800b7b9
 800b798:	0800b7c1 	.word	0x0800b7c1
 800b79c:	0800b7c9 	.word	0x0800b7c9
 800b7a0:	2302      	movs	r3, #2
 800b7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a6:	e01a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7a8:	2304      	movs	r3, #4
 800b7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ae:	e016      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7b0:	2308      	movs	r3, #8
 800b7b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b6:	e012      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7b8:	2310      	movs	r3, #16
 800b7ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7be:	e00e      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7c0:	2320      	movs	r3, #32
 800b7c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c6:	e00a      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7c8:	2340      	movs	r3, #64	@ 0x40
 800b7ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ce:	e006      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7d0:	2380      	movs	r3, #128	@ 0x80
 800b7d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7d6:	e002      	b.n	800b7de <UART_SetConfig+0x7ae>
 800b7d8:	2380      	movs	r3, #128	@ 0x80
 800b7da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	4a55      	ldr	r2, [pc, #340]	@ (800b938 <UART_SetConfig+0x908>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	f040 80f8 	bne.w	800b9da <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b7ea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b7ee:	2b20      	cmp	r3, #32
 800b7f0:	dc46      	bgt.n	800b880 <UART_SetConfig+0x850>
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	db75      	blt.n	800b8e2 <UART_SetConfig+0x8b2>
 800b7f6:	3b02      	subs	r3, #2
 800b7f8:	2b1e      	cmp	r3, #30
 800b7fa:	d872      	bhi.n	800b8e2 <UART_SetConfig+0x8b2>
 800b7fc:	a201      	add	r2, pc, #4	@ (adr r2, 800b804 <UART_SetConfig+0x7d4>)
 800b7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b802:	bf00      	nop
 800b804:	0800b887 	.word	0x0800b887
 800b808:	0800b8e3 	.word	0x0800b8e3
 800b80c:	0800b88f 	.word	0x0800b88f
 800b810:	0800b8e3 	.word	0x0800b8e3
 800b814:	0800b8e3 	.word	0x0800b8e3
 800b818:	0800b8e3 	.word	0x0800b8e3
 800b81c:	0800b89f 	.word	0x0800b89f
 800b820:	0800b8e3 	.word	0x0800b8e3
 800b824:	0800b8e3 	.word	0x0800b8e3
 800b828:	0800b8e3 	.word	0x0800b8e3
 800b82c:	0800b8e3 	.word	0x0800b8e3
 800b830:	0800b8e3 	.word	0x0800b8e3
 800b834:	0800b8e3 	.word	0x0800b8e3
 800b838:	0800b8e3 	.word	0x0800b8e3
 800b83c:	0800b8af 	.word	0x0800b8af
 800b840:	0800b8e3 	.word	0x0800b8e3
 800b844:	0800b8e3 	.word	0x0800b8e3
 800b848:	0800b8e3 	.word	0x0800b8e3
 800b84c:	0800b8e3 	.word	0x0800b8e3
 800b850:	0800b8e3 	.word	0x0800b8e3
 800b854:	0800b8e3 	.word	0x0800b8e3
 800b858:	0800b8e3 	.word	0x0800b8e3
 800b85c:	0800b8e3 	.word	0x0800b8e3
 800b860:	0800b8e3 	.word	0x0800b8e3
 800b864:	0800b8e3 	.word	0x0800b8e3
 800b868:	0800b8e3 	.word	0x0800b8e3
 800b86c:	0800b8e3 	.word	0x0800b8e3
 800b870:	0800b8e3 	.word	0x0800b8e3
 800b874:	0800b8e3 	.word	0x0800b8e3
 800b878:	0800b8e3 	.word	0x0800b8e3
 800b87c:	0800b8d5 	.word	0x0800b8d5
 800b880:	2b40      	cmp	r3, #64	@ 0x40
 800b882:	d02a      	beq.n	800b8da <UART_SetConfig+0x8aa>
 800b884:	e02d      	b.n	800b8e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b886:	f7fe fc05 	bl	800a094 <HAL_RCCEx_GetD3PCLK1Freq>
 800b88a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b88c:	e02f      	b.n	800b8ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b88e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b892:	4618      	mov	r0, r3
 800b894:	f7fe fc14 	bl	800a0c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b89a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b89c:	e027      	b.n	800b8ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b89e:	f107 0318 	add.w	r3, r7, #24
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7fe fd60 	bl	800a368 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8ac:	e01f      	b.n	800b8ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8ae:	4b21      	ldr	r3, [pc, #132]	@ (800b934 <UART_SetConfig+0x904>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f003 0320 	and.w	r3, r3, #32
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d009      	beq.n	800b8ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b8ba:	4b1e      	ldr	r3, [pc, #120]	@ (800b934 <UART_SetConfig+0x904>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	08db      	lsrs	r3, r3, #3
 800b8c0:	f003 0303 	and.w	r3, r3, #3
 800b8c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b93c <UART_SetConfig+0x90c>)
 800b8c6:	fa22 f303 	lsr.w	r3, r2, r3
 800b8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b8cc:	e00f      	b.n	800b8ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b8ce:	4b1b      	ldr	r3, [pc, #108]	@ (800b93c <UART_SetConfig+0x90c>)
 800b8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8d2:	e00c      	b.n	800b8ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b8d4:	4b1a      	ldr	r3, [pc, #104]	@ (800b940 <UART_SetConfig+0x910>)
 800b8d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8d8:	e009      	b.n	800b8ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8e0:	e005      	b.n	800b8ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b8ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b8ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	f000 81ee 	beq.w	800bcd2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8fa:	4a12      	ldr	r2, [pc, #72]	@ (800b944 <UART_SetConfig+0x914>)
 800b8fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b900:	461a      	mov	r2, r3
 800b902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b904:	fbb3 f3f2 	udiv	r3, r3, r2
 800b908:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	685a      	ldr	r2, [r3, #4]
 800b90e:	4613      	mov	r3, r2
 800b910:	005b      	lsls	r3, r3, #1
 800b912:	4413      	add	r3, r2
 800b914:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b916:	429a      	cmp	r2, r3
 800b918:	d305      	bcc.n	800b926 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b922:	429a      	cmp	r2, r3
 800b924:	d910      	bls.n	800b948 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b92c:	e1d1      	b.n	800bcd2 <UART_SetConfig+0xca2>
 800b92e:	bf00      	nop
 800b930:	40011c00 	.word	0x40011c00
 800b934:	58024400 	.word	0x58024400
 800b938:	58000c00 	.word	0x58000c00
 800b93c:	03d09000 	.word	0x03d09000
 800b940:	003d0900 	.word	0x003d0900
 800b944:	08014448 	.word	0x08014448
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b94a:	2200      	movs	r2, #0
 800b94c:	60bb      	str	r3, [r7, #8]
 800b94e:	60fa      	str	r2, [r7, #12]
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b954:	4ac0      	ldr	r2, [pc, #768]	@ (800bc58 <UART_SetConfig+0xc28>)
 800b956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b95a:	b29b      	uxth	r3, r3
 800b95c:	2200      	movs	r2, #0
 800b95e:	603b      	str	r3, [r7, #0]
 800b960:	607a      	str	r2, [r7, #4]
 800b962:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b966:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b96a:	f7f4 fed5 	bl	8000718 <__aeabi_uldivmod>
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	4610      	mov	r0, r2
 800b974:	4619      	mov	r1, r3
 800b976:	f04f 0200 	mov.w	r2, #0
 800b97a:	f04f 0300 	mov.w	r3, #0
 800b97e:	020b      	lsls	r3, r1, #8
 800b980:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b984:	0202      	lsls	r2, r0, #8
 800b986:	6979      	ldr	r1, [r7, #20]
 800b988:	6849      	ldr	r1, [r1, #4]
 800b98a:	0849      	lsrs	r1, r1, #1
 800b98c:	2000      	movs	r0, #0
 800b98e:	460c      	mov	r4, r1
 800b990:	4605      	mov	r5, r0
 800b992:	eb12 0804 	adds.w	r8, r2, r4
 800b996:	eb43 0905 	adc.w	r9, r3, r5
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	685b      	ldr	r3, [r3, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	469a      	mov	sl, r3
 800b9a2:	4693      	mov	fp, r2
 800b9a4:	4652      	mov	r2, sl
 800b9a6:	465b      	mov	r3, fp
 800b9a8:	4640      	mov	r0, r8
 800b9aa:	4649      	mov	r1, r9
 800b9ac:	f7f4 feb4 	bl	8000718 <__aeabi_uldivmod>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b9be:	d308      	bcc.n	800b9d2 <UART_SetConfig+0x9a2>
 800b9c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9c6:	d204      	bcs.n	800b9d2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9ce:	60da      	str	r2, [r3, #12]
 800b9d0:	e17f      	b.n	800bcd2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b9d8:	e17b      	b.n	800bcd2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	69db      	ldr	r3, [r3, #28]
 800b9de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9e2:	f040 80bd 	bne.w	800bb60 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b9e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b9ea:	2b20      	cmp	r3, #32
 800b9ec:	dc48      	bgt.n	800ba80 <UART_SetConfig+0xa50>
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	db7b      	blt.n	800baea <UART_SetConfig+0xaba>
 800b9f2:	2b20      	cmp	r3, #32
 800b9f4:	d879      	bhi.n	800baea <UART_SetConfig+0xaba>
 800b9f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9fc <UART_SetConfig+0x9cc>)
 800b9f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9fc:	0800ba87 	.word	0x0800ba87
 800ba00:	0800ba8f 	.word	0x0800ba8f
 800ba04:	0800baeb 	.word	0x0800baeb
 800ba08:	0800baeb 	.word	0x0800baeb
 800ba0c:	0800ba97 	.word	0x0800ba97
 800ba10:	0800baeb 	.word	0x0800baeb
 800ba14:	0800baeb 	.word	0x0800baeb
 800ba18:	0800baeb 	.word	0x0800baeb
 800ba1c:	0800baa7 	.word	0x0800baa7
 800ba20:	0800baeb 	.word	0x0800baeb
 800ba24:	0800baeb 	.word	0x0800baeb
 800ba28:	0800baeb 	.word	0x0800baeb
 800ba2c:	0800baeb 	.word	0x0800baeb
 800ba30:	0800baeb 	.word	0x0800baeb
 800ba34:	0800baeb 	.word	0x0800baeb
 800ba38:	0800baeb 	.word	0x0800baeb
 800ba3c:	0800bab7 	.word	0x0800bab7
 800ba40:	0800baeb 	.word	0x0800baeb
 800ba44:	0800baeb 	.word	0x0800baeb
 800ba48:	0800baeb 	.word	0x0800baeb
 800ba4c:	0800baeb 	.word	0x0800baeb
 800ba50:	0800baeb 	.word	0x0800baeb
 800ba54:	0800baeb 	.word	0x0800baeb
 800ba58:	0800baeb 	.word	0x0800baeb
 800ba5c:	0800baeb 	.word	0x0800baeb
 800ba60:	0800baeb 	.word	0x0800baeb
 800ba64:	0800baeb 	.word	0x0800baeb
 800ba68:	0800baeb 	.word	0x0800baeb
 800ba6c:	0800baeb 	.word	0x0800baeb
 800ba70:	0800baeb 	.word	0x0800baeb
 800ba74:	0800baeb 	.word	0x0800baeb
 800ba78:	0800baeb 	.word	0x0800baeb
 800ba7c:	0800badd 	.word	0x0800badd
 800ba80:	2b40      	cmp	r3, #64	@ 0x40
 800ba82:	d02e      	beq.n	800bae2 <UART_SetConfig+0xab2>
 800ba84:	e031      	b.n	800baea <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba86:	f7fd f8d9 	bl	8008c3c <HAL_RCC_GetPCLK1Freq>
 800ba8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba8c:	e033      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba8e:	f7fd f8eb 	bl	8008c68 <HAL_RCC_GetPCLK2Freq>
 800ba92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba94:	e02f      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f7fe fb10 	bl	800a0c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800baa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800baa4:	e027      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baa6:	f107 0318 	add.w	r3, r7, #24
 800baaa:	4618      	mov	r0, r3
 800baac:	f7fe fc5c 	bl	800a368 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bab0:	69fb      	ldr	r3, [r7, #28]
 800bab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bab4:	e01f      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bab6:	4b69      	ldr	r3, [pc, #420]	@ (800bc5c <UART_SetConfig+0xc2c>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f003 0320 	and.w	r3, r3, #32
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d009      	beq.n	800bad6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bac2:	4b66      	ldr	r3, [pc, #408]	@ (800bc5c <UART_SetConfig+0xc2c>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	08db      	lsrs	r3, r3, #3
 800bac8:	f003 0303 	and.w	r3, r3, #3
 800bacc:	4a64      	ldr	r2, [pc, #400]	@ (800bc60 <UART_SetConfig+0xc30>)
 800bace:	fa22 f303 	lsr.w	r3, r2, r3
 800bad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bad4:	e00f      	b.n	800baf6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bad6:	4b62      	ldr	r3, [pc, #392]	@ (800bc60 <UART_SetConfig+0xc30>)
 800bad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bada:	e00c      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800badc:	4b61      	ldr	r3, [pc, #388]	@ (800bc64 <UART_SetConfig+0xc34>)
 800bade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae0:	e009      	b.n	800baf6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae8:	e005      	b.n	800baf6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800baea:	2300      	movs	r3, #0
 800baec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800baee:	2301      	movs	r3, #1
 800baf0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800baf4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800baf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	f000 80ea 	beq.w	800bcd2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb02:	4a55      	ldr	r2, [pc, #340]	@ (800bc58 <UART_SetConfig+0xc28>)
 800bb04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb08:	461a      	mov	r2, r3
 800bb0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb0c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb10:	005a      	lsls	r2, r3, #1
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	685b      	ldr	r3, [r3, #4]
 800bb16:	085b      	lsrs	r3, r3, #1
 800bb18:	441a      	add	r2, r3
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb22:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb26:	2b0f      	cmp	r3, #15
 800bb28:	d916      	bls.n	800bb58 <UART_SetConfig+0xb28>
 800bb2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb30:	d212      	bcs.n	800bb58 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bb32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	f023 030f 	bic.w	r3, r3, #15
 800bb3a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb3e:	085b      	lsrs	r3, r3, #1
 800bb40:	b29b      	uxth	r3, r3
 800bb42:	f003 0307 	and.w	r3, r3, #7
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bb4a:	4313      	orrs	r3, r2
 800bb4c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bb54:	60da      	str	r2, [r3, #12]
 800bb56:	e0bc      	b.n	800bcd2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb5e:	e0b8      	b.n	800bcd2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bb60:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bb64:	2b20      	cmp	r3, #32
 800bb66:	dc4b      	bgt.n	800bc00 <UART_SetConfig+0xbd0>
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	f2c0 8087 	blt.w	800bc7c <UART_SetConfig+0xc4c>
 800bb6e:	2b20      	cmp	r3, #32
 800bb70:	f200 8084 	bhi.w	800bc7c <UART_SetConfig+0xc4c>
 800bb74:	a201      	add	r2, pc, #4	@ (adr r2, 800bb7c <UART_SetConfig+0xb4c>)
 800bb76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb7a:	bf00      	nop
 800bb7c:	0800bc07 	.word	0x0800bc07
 800bb80:	0800bc0f 	.word	0x0800bc0f
 800bb84:	0800bc7d 	.word	0x0800bc7d
 800bb88:	0800bc7d 	.word	0x0800bc7d
 800bb8c:	0800bc17 	.word	0x0800bc17
 800bb90:	0800bc7d 	.word	0x0800bc7d
 800bb94:	0800bc7d 	.word	0x0800bc7d
 800bb98:	0800bc7d 	.word	0x0800bc7d
 800bb9c:	0800bc27 	.word	0x0800bc27
 800bba0:	0800bc7d 	.word	0x0800bc7d
 800bba4:	0800bc7d 	.word	0x0800bc7d
 800bba8:	0800bc7d 	.word	0x0800bc7d
 800bbac:	0800bc7d 	.word	0x0800bc7d
 800bbb0:	0800bc7d 	.word	0x0800bc7d
 800bbb4:	0800bc7d 	.word	0x0800bc7d
 800bbb8:	0800bc7d 	.word	0x0800bc7d
 800bbbc:	0800bc37 	.word	0x0800bc37
 800bbc0:	0800bc7d 	.word	0x0800bc7d
 800bbc4:	0800bc7d 	.word	0x0800bc7d
 800bbc8:	0800bc7d 	.word	0x0800bc7d
 800bbcc:	0800bc7d 	.word	0x0800bc7d
 800bbd0:	0800bc7d 	.word	0x0800bc7d
 800bbd4:	0800bc7d 	.word	0x0800bc7d
 800bbd8:	0800bc7d 	.word	0x0800bc7d
 800bbdc:	0800bc7d 	.word	0x0800bc7d
 800bbe0:	0800bc7d 	.word	0x0800bc7d
 800bbe4:	0800bc7d 	.word	0x0800bc7d
 800bbe8:	0800bc7d 	.word	0x0800bc7d
 800bbec:	0800bc7d 	.word	0x0800bc7d
 800bbf0:	0800bc7d 	.word	0x0800bc7d
 800bbf4:	0800bc7d 	.word	0x0800bc7d
 800bbf8:	0800bc7d 	.word	0x0800bc7d
 800bbfc:	0800bc6f 	.word	0x0800bc6f
 800bc00:	2b40      	cmp	r3, #64	@ 0x40
 800bc02:	d037      	beq.n	800bc74 <UART_SetConfig+0xc44>
 800bc04:	e03a      	b.n	800bc7c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc06:	f7fd f819 	bl	8008c3c <HAL_RCC_GetPCLK1Freq>
 800bc0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc0c:	e03c      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc0e:	f7fd f82b 	bl	8008c68 <HAL_RCC_GetPCLK2Freq>
 800bc12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc14:	e038      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7fe fa50 	bl	800a0c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc24:	e030      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc26:	f107 0318 	add.w	r3, r7, #24
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7fe fb9c 	bl	800a368 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc34:	e028      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc36:	4b09      	ldr	r3, [pc, #36]	@ (800bc5c <UART_SetConfig+0xc2c>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f003 0320 	and.w	r3, r3, #32
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d012      	beq.n	800bc68 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bc42:	4b06      	ldr	r3, [pc, #24]	@ (800bc5c <UART_SetConfig+0xc2c>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	08db      	lsrs	r3, r3, #3
 800bc48:	f003 0303 	and.w	r3, r3, #3
 800bc4c:	4a04      	ldr	r2, [pc, #16]	@ (800bc60 <UART_SetConfig+0xc30>)
 800bc4e:	fa22 f303 	lsr.w	r3, r2, r3
 800bc52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bc54:	e018      	b.n	800bc88 <UART_SetConfig+0xc58>
 800bc56:	bf00      	nop
 800bc58:	08014448 	.word	0x08014448
 800bc5c:	58024400 	.word	0x58024400
 800bc60:	03d09000 	.word	0x03d09000
 800bc64:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bc68:	4b24      	ldr	r3, [pc, #144]	@ (800bcfc <UART_SetConfig+0xccc>)
 800bc6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc6c:	e00c      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bc6e:	4b24      	ldr	r3, [pc, #144]	@ (800bd00 <UART_SetConfig+0xcd0>)
 800bc70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc72:	e009      	b.n	800bc88 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bc78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc7a:	e005      	b.n	800bc88 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bc80:	2301      	movs	r3, #1
 800bc82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bc86:	bf00      	nop
    }

    if (pclk != 0U)
 800bc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d021      	beq.n	800bcd2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc92:	4a1c      	ldr	r2, [pc, #112]	@ (800bd04 <UART_SetConfig+0xcd4>)
 800bc94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc98:	461a      	mov	r2, r3
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc9c:	fbb3 f2f2 	udiv	r2, r3, r2
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	085b      	lsrs	r3, r3, #1
 800bca6:	441a      	add	r2, r3
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcb0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb4:	2b0f      	cmp	r3, #15
 800bcb6:	d909      	bls.n	800bccc <UART_SetConfig+0xc9c>
 800bcb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bcbe:	d205      	bcs.n	800bccc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bcc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcc2:	b29a      	uxth	r2, r3
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	60da      	str	r2, [r3, #12]
 800bcca:	e002      	b.n	800bcd2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bccc:	2301      	movs	r3, #1
 800bcce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bcd2:	697b      	ldr	r3, [r7, #20]
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	2201      	movs	r2, #1
 800bcde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	2200      	movs	r2, #0
 800bce6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bce8:	697b      	ldr	r3, [r7, #20]
 800bcea:	2200      	movs	r2, #0
 800bcec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bcee:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3748      	adds	r7, #72	@ 0x48
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bcfc:	03d09000 	.word	0x03d09000
 800bd00:	003d0900 	.word	0x003d0900
 800bd04:	08014448 	.word	0x08014448

0800bd08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd14:	f003 0308 	and.w	r3, r3, #8
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00a      	beq.n	800bd32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	430a      	orrs	r2, r1
 800bd30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd36:	f003 0301 	and.w	r3, r3, #1
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00a      	beq.n	800bd54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	430a      	orrs	r2, r1
 800bd52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd58:	f003 0302 	and.w	r3, r3, #2
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d00a      	beq.n	800bd76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	430a      	orrs	r2, r1
 800bd74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd7a:	f003 0304 	and.w	r3, r3, #4
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d00a      	beq.n	800bd98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	430a      	orrs	r2, r1
 800bd96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd9c:	f003 0310 	and.w	r3, r3, #16
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d00a      	beq.n	800bdba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	430a      	orrs	r2, r1
 800bdb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdbe:	f003 0320 	and.w	r3, r3, #32
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00a      	beq.n	800bddc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	430a      	orrs	r2, r1
 800bdda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bde0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d01a      	beq.n	800be1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	430a      	orrs	r2, r1
 800bdfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be06:	d10a      	bne.n	800be1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	430a      	orrs	r2, r1
 800be1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00a      	beq.n	800be40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	430a      	orrs	r2, r1
 800be3e:	605a      	str	r2, [r3, #4]
  }
}
 800be40:	bf00      	nop
 800be42:	370c      	adds	r7, #12
 800be44:	46bd      	mov	sp, r7
 800be46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4a:	4770      	bx	lr

0800be4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b098      	sub	sp, #96	@ 0x60
 800be50:	af02      	add	r7, sp, #8
 800be52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800be5c:	f7f6 f8da 	bl	8002014 <HAL_GetTick>
 800be60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f003 0308 	and.w	r3, r3, #8
 800be6c:	2b08      	cmp	r3, #8
 800be6e:	d12f      	bne.n	800bed0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800be70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800be74:	9300      	str	r3, [sp, #0]
 800be76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be78:	2200      	movs	r2, #0
 800be7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f000 f88e 	bl	800bfa0 <UART_WaitOnFlagUntilTimeout>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d022      	beq.n	800bed0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be92:	e853 3f00 	ldrex	r3, [r3]
 800be96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800be98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be9e:	653b      	str	r3, [r7, #80]	@ 0x50
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	461a      	mov	r2, r3
 800bea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bea8:	647b      	str	r3, [r7, #68]	@ 0x44
 800beaa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800beae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800beb0:	e841 2300 	strex	r3, r2, [r1]
 800beb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800beb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d1e6      	bne.n	800be8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2220      	movs	r2, #32
 800bec0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800becc:	2303      	movs	r3, #3
 800bece:	e063      	b.n	800bf98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f003 0304 	and.w	r3, r3, #4
 800beda:	2b04      	cmp	r3, #4
 800bedc:	d149      	bne.n	800bf72 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bede:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bee2:	9300      	str	r3, [sp, #0]
 800bee4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bee6:	2200      	movs	r2, #0
 800bee8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f000 f857 	bl	800bfa0 <UART_WaitOnFlagUntilTimeout>
 800bef2:	4603      	mov	r3, r0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d03c      	beq.n	800bf72 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf00:	e853 3f00 	ldrex	r3, [r3]
 800bf04:	623b      	str	r3, [r7, #32]
   return(result);
 800bf06:	6a3b      	ldr	r3, [r7, #32]
 800bf08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	461a      	mov	r2, r3
 800bf14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf16:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf1e:	e841 2300 	strex	r3, r2, [r1]
 800bf22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d1e6      	bne.n	800bef8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	3308      	adds	r3, #8
 800bf30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf32:	693b      	ldr	r3, [r7, #16]
 800bf34:	e853 3f00 	ldrex	r3, [r3]
 800bf38:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f023 0301 	bic.w	r3, r3, #1
 800bf40:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	3308      	adds	r3, #8
 800bf48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bf4a:	61fa      	str	r2, [r7, #28]
 800bf4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf4e:	69b9      	ldr	r1, [r7, #24]
 800bf50:	69fa      	ldr	r2, [r7, #28]
 800bf52:	e841 2300 	strex	r3, r2, [r1]
 800bf56:	617b      	str	r3, [r7, #20]
   return(result);
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d1e5      	bne.n	800bf2a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2220      	movs	r2, #32
 800bf62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	e012      	b.n	800bf98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2220      	movs	r2, #32
 800bf76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2220      	movs	r2, #32
 800bf7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2200      	movs	r2, #0
 800bf86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf96:	2300      	movs	r3, #0
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3758      	adds	r7, #88	@ 0x58
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	60f8      	str	r0, [r7, #12]
 800bfa8:	60b9      	str	r1, [r7, #8]
 800bfaa:	603b      	str	r3, [r7, #0]
 800bfac:	4613      	mov	r3, r2
 800bfae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfb0:	e04f      	b.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfb8:	d04b      	beq.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfba:	f7f6 f82b 	bl	8002014 <HAL_GetTick>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	1ad3      	subs	r3, r2, r3
 800bfc4:	69ba      	ldr	r2, [r7, #24]
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d302      	bcc.n	800bfd0 <UART_WaitOnFlagUntilTimeout+0x30>
 800bfca:	69bb      	ldr	r3, [r7, #24]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d101      	bne.n	800bfd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	e04e      	b.n	800c072 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f003 0304 	and.w	r3, r3, #4
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d037      	beq.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	2b80      	cmp	r3, #128	@ 0x80
 800bfe6:	d034      	beq.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	2b40      	cmp	r3, #64	@ 0x40
 800bfec:	d031      	beq.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	69db      	ldr	r3, [r3, #28]
 800bff4:	f003 0308 	and.w	r3, r3, #8
 800bff8:	2b08      	cmp	r3, #8
 800bffa:	d110      	bne.n	800c01e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2208      	movs	r2, #8
 800c002:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c004:	68f8      	ldr	r0, [r7, #12]
 800c006:	f000 f839 	bl	800c07c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2208      	movs	r2, #8
 800c00e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c01a:	2301      	movs	r3, #1
 800c01c:	e029      	b.n	800c072 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	69db      	ldr	r3, [r3, #28]
 800c024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c028:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c02c:	d111      	bne.n	800c052 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c036:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c038:	68f8      	ldr	r0, [r7, #12]
 800c03a:	f000 f81f 	bl	800c07c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2220      	movs	r2, #32
 800c042:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2200      	movs	r2, #0
 800c04a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c04e:	2303      	movs	r3, #3
 800c050:	e00f      	b.n	800c072 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	69da      	ldr	r2, [r3, #28]
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	4013      	ands	r3, r2
 800c05c:	68ba      	ldr	r2, [r7, #8]
 800c05e:	429a      	cmp	r2, r3
 800c060:	bf0c      	ite	eq
 800c062:	2301      	moveq	r3, #1
 800c064:	2300      	movne	r3, #0
 800c066:	b2db      	uxtb	r3, r3
 800c068:	461a      	mov	r2, r3
 800c06a:	79fb      	ldrb	r3, [r7, #7]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d0a0      	beq.n	800bfb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c070:	2300      	movs	r3, #0
}
 800c072:	4618      	mov	r0, r3
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
	...

0800c07c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b095      	sub	sp, #84	@ 0x54
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c08a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c08c:	e853 3f00 	ldrex	r3, [r3]
 800c090:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c094:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c098:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	461a      	mov	r2, r3
 800c0a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0a2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c0a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0aa:	e841 2300 	strex	r3, r2, [r1]
 800c0ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c0b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1e6      	bne.n	800c084 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	3308      	adds	r3, #8
 800c0bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0be:	6a3b      	ldr	r3, [r7, #32]
 800c0c0:	e853 3f00 	ldrex	r3, [r3]
 800c0c4:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0c6:	69fa      	ldr	r2, [r7, #28]
 800c0c8:	4b1e      	ldr	r3, [pc, #120]	@ (800c144 <UART_EndRxTransfer+0xc8>)
 800c0ca:	4013      	ands	r3, r2
 800c0cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	3308      	adds	r3, #8
 800c0d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c0d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c0d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0de:	e841 2300 	strex	r3, r2, [r1]
 800c0e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1e5      	bne.n	800c0b6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d118      	bne.n	800c124 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	e853 3f00 	ldrex	r3, [r3]
 800c0fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	f023 0310 	bic.w	r3, r3, #16
 800c106:	647b      	str	r3, [r7, #68]	@ 0x44
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	461a      	mov	r2, r3
 800c10e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c110:	61bb      	str	r3, [r7, #24]
 800c112:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c114:	6979      	ldr	r1, [r7, #20]
 800c116:	69ba      	ldr	r2, [r7, #24]
 800c118:	e841 2300 	strex	r3, r2, [r1]
 800c11c:	613b      	str	r3, [r7, #16]
   return(result);
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d1e6      	bne.n	800c0f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2220      	movs	r2, #32
 800c128:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2200      	movs	r2, #0
 800c136:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c138:	bf00      	nop
 800c13a:	3754      	adds	r7, #84	@ 0x54
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr
 800c144:	effffffe 	.word	0xeffffffe

0800c148 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c148:	b480      	push	{r7}
 800c14a:	b085      	sub	sp, #20
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c156:	2b01      	cmp	r3, #1
 800c158:	d101      	bne.n	800c15e <HAL_UARTEx_DisableFifoMode+0x16>
 800c15a:	2302      	movs	r3, #2
 800c15c:	e027      	b.n	800c1ae <HAL_UARTEx_DisableFifoMode+0x66>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2224      	movs	r2, #36	@ 0x24
 800c16a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f022 0201 	bic.w	r2, r2, #1
 800c184:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c18c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2200      	movs	r2, #0
 800c192:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68fa      	ldr	r2, [r7, #12]
 800c19a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2220      	movs	r2, #32
 800c1a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1ac:	2300      	movs	r3, #0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3714      	adds	r7, #20
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr

0800c1ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c1ba:	b580      	push	{r7, lr}
 800c1bc:	b084      	sub	sp, #16
 800c1be:	af00      	add	r7, sp, #0
 800c1c0:	6078      	str	r0, [r7, #4]
 800c1c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d101      	bne.n	800c1d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c1ce:	2302      	movs	r3, #2
 800c1d0:	e02d      	b.n	800c22e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2224      	movs	r2, #36	@ 0x24
 800c1de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f022 0201 	bic.w	r2, r2, #1
 800c1f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	689b      	ldr	r3, [r3, #8]
 800c200:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	683a      	ldr	r2, [r7, #0]
 800c20a:	430a      	orrs	r2, r1
 800c20c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 f850 	bl	800c2b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	68fa      	ldr	r2, [r7, #12]
 800c21a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2220      	movs	r2, #32
 800c220:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b084      	sub	sp, #16
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
 800c23e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c246:	2b01      	cmp	r3, #1
 800c248:	d101      	bne.n	800c24e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c24a:	2302      	movs	r3, #2
 800c24c:	e02d      	b.n	800c2aa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2201      	movs	r2, #1
 800c252:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2224      	movs	r2, #36	@ 0x24
 800c25a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	681a      	ldr	r2, [r3, #0]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f022 0201 	bic.w	r2, r2, #1
 800c274:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	689b      	ldr	r3, [r3, #8]
 800c27c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	683a      	ldr	r2, [r7, #0]
 800c286:	430a      	orrs	r2, r1
 800c288:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 f812 	bl	800c2b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	68fa      	ldr	r2, [r7, #12]
 800c296:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2220      	movs	r2, #32
 800c29c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c2a8:	2300      	movs	r3, #0
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
	...

0800c2b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b085      	sub	sp, #20
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d108      	bne.n	800c2d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c2d4:	e031      	b.n	800c33a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c2d6:	2310      	movs	r3, #16
 800c2d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c2da:	2310      	movs	r3, #16
 800c2dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	0e5b      	lsrs	r3, r3, #25
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	f003 0307 	and.w	r3, r3, #7
 800c2ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	0f5b      	lsrs	r3, r3, #29
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	f003 0307 	and.w	r3, r3, #7
 800c2fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c2fe:	7bbb      	ldrb	r3, [r7, #14]
 800c300:	7b3a      	ldrb	r2, [r7, #12]
 800c302:	4911      	ldr	r1, [pc, #68]	@ (800c348 <UARTEx_SetNbDataToProcess+0x94>)
 800c304:	5c8a      	ldrb	r2, [r1, r2]
 800c306:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c30a:	7b3a      	ldrb	r2, [r7, #12]
 800c30c:	490f      	ldr	r1, [pc, #60]	@ (800c34c <UARTEx_SetNbDataToProcess+0x98>)
 800c30e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c310:	fb93 f3f2 	sdiv	r3, r3, r2
 800c314:	b29a      	uxth	r2, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c31c:	7bfb      	ldrb	r3, [r7, #15]
 800c31e:	7b7a      	ldrb	r2, [r7, #13]
 800c320:	4909      	ldr	r1, [pc, #36]	@ (800c348 <UARTEx_SetNbDataToProcess+0x94>)
 800c322:	5c8a      	ldrb	r2, [r1, r2]
 800c324:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c328:	7b7a      	ldrb	r2, [r7, #13]
 800c32a:	4908      	ldr	r1, [pc, #32]	@ (800c34c <UARTEx_SetNbDataToProcess+0x98>)
 800c32c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c32e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c332:	b29a      	uxth	r2, r3
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c33a:	bf00      	nop
 800c33c:	3714      	adds	r7, #20
 800c33e:	46bd      	mov	sp, r7
 800c340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop
 800c348:	08014460 	.word	0x08014460
 800c34c:	08014468 	.word	0x08014468

0800c350 <__NVIC_SetPriority>:
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	4603      	mov	r3, r0
 800c358:	6039      	str	r1, [r7, #0]
 800c35a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800c35c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c360:	2b00      	cmp	r3, #0
 800c362:	db0a      	blt.n	800c37a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	b2da      	uxtb	r2, r3
 800c368:	490c      	ldr	r1, [pc, #48]	@ (800c39c <__NVIC_SetPriority+0x4c>)
 800c36a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c36e:	0112      	lsls	r2, r2, #4
 800c370:	b2d2      	uxtb	r2, r2
 800c372:	440b      	add	r3, r1
 800c374:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c378:	e00a      	b.n	800c390 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	b2da      	uxtb	r2, r3
 800c37e:	4908      	ldr	r1, [pc, #32]	@ (800c3a0 <__NVIC_SetPriority+0x50>)
 800c380:	88fb      	ldrh	r3, [r7, #6]
 800c382:	f003 030f 	and.w	r3, r3, #15
 800c386:	3b04      	subs	r3, #4
 800c388:	0112      	lsls	r2, r2, #4
 800c38a:	b2d2      	uxtb	r2, r2
 800c38c:	440b      	add	r3, r1
 800c38e:	761a      	strb	r2, [r3, #24]
}
 800c390:	bf00      	nop
 800c392:	370c      	adds	r7, #12
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr
 800c39c:	e000e100 	.word	0xe000e100
 800c3a0:	e000ed00 	.word	0xe000ed00

0800c3a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c3a8:	4b05      	ldr	r3, [pc, #20]	@ (800c3c0 <SysTick_Handler+0x1c>)
 800c3aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c3ac:	f002 f894 	bl	800e4d8 <xTaskGetSchedulerState>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b01      	cmp	r3, #1
 800c3b4:	d001      	beq.n	800c3ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c3b6:	f002 ff8f 	bl	800f2d8 <xPortSysTickHandler>
  }
}
 800c3ba:	bf00      	nop
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	e000e010 	.word	0xe000e010

0800c3c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	f06f 0004 	mvn.w	r0, #4
 800c3ce:	f7ff ffbf 	bl	800c350 <__NVIC_SetPriority>
#endif
}
 800c3d2:	bf00      	nop
 800c3d4:	bd80      	pop	{r7, pc}
	...

0800c3d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c3d8:	b480      	push	{r7}
 800c3da:	b083      	sub	sp, #12
 800c3dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3de:	f3ef 8305 	mrs	r3, IPSR
 800c3e2:	603b      	str	r3, [r7, #0]
  return(result);
 800c3e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d003      	beq.n	800c3f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c3ea:	f06f 0305 	mvn.w	r3, #5
 800c3ee:	607b      	str	r3, [r7, #4]
 800c3f0:	e00c      	b.n	800c40c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c3f2:	4b0a      	ldr	r3, [pc, #40]	@ (800c41c <osKernelInitialize+0x44>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d105      	bne.n	800c406 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c3fa:	4b08      	ldr	r3, [pc, #32]	@ (800c41c <osKernelInitialize+0x44>)
 800c3fc:	2201      	movs	r2, #1
 800c3fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c400:	2300      	movs	r3, #0
 800c402:	607b      	str	r3, [r7, #4]
 800c404:	e002      	b.n	800c40c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c406:	f04f 33ff 	mov.w	r3, #4294967295
 800c40a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c40c:	687b      	ldr	r3, [r7, #4]
}
 800c40e:	4618      	mov	r0, r3
 800c410:	370c      	adds	r7, #12
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	24000438 	.word	0x24000438

0800c420 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c420:	b580      	push	{r7, lr}
 800c422:	b082      	sub	sp, #8
 800c424:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c426:	f3ef 8305 	mrs	r3, IPSR
 800c42a:	603b      	str	r3, [r7, #0]
  return(result);
 800c42c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d003      	beq.n	800c43a <osKernelStart+0x1a>
    stat = osErrorISR;
 800c432:	f06f 0305 	mvn.w	r3, #5
 800c436:	607b      	str	r3, [r7, #4]
 800c438:	e010      	b.n	800c45c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c43a:	4b0b      	ldr	r3, [pc, #44]	@ (800c468 <osKernelStart+0x48>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d109      	bne.n	800c456 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c442:	f7ff ffbf 	bl	800c3c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c446:	4b08      	ldr	r3, [pc, #32]	@ (800c468 <osKernelStart+0x48>)
 800c448:	2202      	movs	r2, #2
 800c44a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c44c:	f001 fb28 	bl	800daa0 <vTaskStartScheduler>
      stat = osOK;
 800c450:	2300      	movs	r3, #0
 800c452:	607b      	str	r3, [r7, #4]
 800c454:	e002      	b.n	800c45c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c456:	f04f 33ff 	mov.w	r3, #4294967295
 800c45a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c45c:	687b      	ldr	r3, [r7, #4]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3708      	adds	r7, #8
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	24000438 	.word	0x24000438

0800c46c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b08e      	sub	sp, #56	@ 0x38
 800c470:	af04      	add	r7, sp, #16
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c478:	2300      	movs	r3, #0
 800c47a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c47c:	f3ef 8305 	mrs	r3, IPSR
 800c480:	617b      	str	r3, [r7, #20]
  return(result);
 800c482:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c484:	2b00      	cmp	r3, #0
 800c486:	d17e      	bne.n	800c586 <osThreadNew+0x11a>
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d07b      	beq.n	800c586 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c48e:	2380      	movs	r3, #128	@ 0x80
 800c490:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c492:	2318      	movs	r3, #24
 800c494:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c496:	2300      	movs	r3, #0
 800c498:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c49a:	f04f 33ff 	mov.w	r3, #4294967295
 800c49e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d045      	beq.n	800c532 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d002      	beq.n	800c4b4 <osThreadNew+0x48>
        name = attr->name;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	699b      	ldr	r3, [r3, #24]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d002      	beq.n	800c4c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	699b      	ldr	r3, [r3, #24]
 800c4c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d008      	beq.n	800c4da <osThreadNew+0x6e>
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	2b38      	cmp	r3, #56	@ 0x38
 800c4cc:	d805      	bhi.n	800c4da <osThreadNew+0x6e>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	f003 0301 	and.w	r3, r3, #1
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d001      	beq.n	800c4de <osThreadNew+0x72>
        return (NULL);
 800c4da:	2300      	movs	r3, #0
 800c4dc:	e054      	b.n	800c588 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	695b      	ldr	r3, [r3, #20]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d003      	beq.n	800c4ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	695b      	ldr	r3, [r3, #20]
 800c4ea:	089b      	lsrs	r3, r3, #2
 800c4ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d00e      	beq.n	800c514 <osThreadNew+0xa8>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	2ba7      	cmp	r3, #167	@ 0xa7
 800c4fc:	d90a      	bls.n	800c514 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c502:	2b00      	cmp	r3, #0
 800c504:	d006      	beq.n	800c514 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	695b      	ldr	r3, [r3, #20]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <osThreadNew+0xa8>
        mem = 1;
 800c50e:	2301      	movs	r3, #1
 800c510:	61bb      	str	r3, [r7, #24]
 800c512:	e010      	b.n	800c536 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	689b      	ldr	r3, [r3, #8]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d10c      	bne.n	800c536 <osThreadNew+0xca>
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	68db      	ldr	r3, [r3, #12]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d108      	bne.n	800c536 <osThreadNew+0xca>
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	691b      	ldr	r3, [r3, #16]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d104      	bne.n	800c536 <osThreadNew+0xca>
          mem = 0;
 800c52c:	2300      	movs	r3, #0
 800c52e:	61bb      	str	r3, [r7, #24]
 800c530:	e001      	b.n	800c536 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c532:	2300      	movs	r3, #0
 800c534:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c536:	69bb      	ldr	r3, [r7, #24]
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d110      	bne.n	800c55e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c544:	9202      	str	r2, [sp, #8]
 800c546:	9301      	str	r3, [sp, #4]
 800c548:	69fb      	ldr	r3, [r7, #28]
 800c54a:	9300      	str	r3, [sp, #0]
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	6a3a      	ldr	r2, [r7, #32]
 800c550:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c552:	68f8      	ldr	r0, [r7, #12]
 800c554:	f001 f8b0 	bl	800d6b8 <xTaskCreateStatic>
 800c558:	4603      	mov	r3, r0
 800c55a:	613b      	str	r3, [r7, #16]
 800c55c:	e013      	b.n	800c586 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c55e:	69bb      	ldr	r3, [r7, #24]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d110      	bne.n	800c586 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c564:	6a3b      	ldr	r3, [r7, #32]
 800c566:	b29a      	uxth	r2, r3
 800c568:	f107 0310 	add.w	r3, r7, #16
 800c56c:	9301      	str	r3, [sp, #4]
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	9300      	str	r3, [sp, #0]
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c576:	68f8      	ldr	r0, [r7, #12]
 800c578:	f001 f8fe 	bl	800d778 <xTaskCreate>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d001      	beq.n	800c586 <osThreadNew+0x11a>
            hTask = NULL;
 800c582:	2300      	movs	r3, #0
 800c584:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c586:	693b      	ldr	r3, [r7, #16]
}
 800c588:	4618      	mov	r0, r3
 800c58a:	3728      	adds	r7, #40	@ 0x28
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}

0800c590 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c590:	b580      	push	{r7, lr}
 800c592:	b084      	sub	sp, #16
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c598:	f3ef 8305 	mrs	r3, IPSR
 800c59c:	60bb      	str	r3, [r7, #8]
  return(result);
 800c59e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d003      	beq.n	800c5ac <osDelay+0x1c>
    stat = osErrorISR;
 800c5a4:	f06f 0305 	mvn.w	r3, #5
 800c5a8:	60fb      	str	r3, [r7, #12]
 800c5aa:	e007      	b.n	800c5bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d002      	beq.n	800c5bc <osDelay+0x2c>
      vTaskDelay(ticks);
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f001 fa3c 	bl	800da34 <vTaskDelay>
    }
  }

  return (stat);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3710      	adds	r7, #16
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
	...

0800c5c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	4a07      	ldr	r2, [pc, #28]	@ (800c5f4 <vApplicationGetIdleTaskMemory+0x2c>)
 800c5d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	4a06      	ldr	r2, [pc, #24]	@ (800c5f8 <vApplicationGetIdleTaskMemory+0x30>)
 800c5de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2280      	movs	r2, #128	@ 0x80
 800c5e4:	601a      	str	r2, [r3, #0]
}
 800c5e6:	bf00      	nop
 800c5e8:	3714      	adds	r7, #20
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f0:	4770      	bx	lr
 800c5f2:	bf00      	nop
 800c5f4:	2400043c 	.word	0x2400043c
 800c5f8:	240004e4 	.word	0x240004e4

0800c5fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c5fc:	b480      	push	{r7}
 800c5fe:	b085      	sub	sp, #20
 800c600:	af00      	add	r7, sp, #0
 800c602:	60f8      	str	r0, [r7, #12]
 800c604:	60b9      	str	r1, [r7, #8]
 800c606:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	4a07      	ldr	r2, [pc, #28]	@ (800c628 <vApplicationGetTimerTaskMemory+0x2c>)
 800c60c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	4a06      	ldr	r2, [pc, #24]	@ (800c62c <vApplicationGetTimerTaskMemory+0x30>)
 800c612:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c61a:	601a      	str	r2, [r3, #0]
}
 800c61c:	bf00      	nop
 800c61e:	3714      	adds	r7, #20
 800c620:	46bd      	mov	sp, r7
 800c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c626:	4770      	bx	lr
 800c628:	240006e4 	.word	0x240006e4
 800c62c:	2400078c 	.word	0x2400078c

0800c630 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c630:	b480      	push	{r7}
 800c632:	b083      	sub	sp, #12
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f103 0208 	add.w	r2, r3, #8
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f04f 32ff 	mov.w	r2, #4294967295
 800c648:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	f103 0208 	add.w	r2, r3, #8
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f103 0208 	add.w	r2, r3, #8
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	2200      	movs	r2, #0
 800c662:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c664:	bf00      	nop
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr

0800c670 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c670:	b480      	push	{r7}
 800c672:	b083      	sub	sp, #12
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2200      	movs	r2, #0
 800c67c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c67e:	bf00      	nop
 800c680:	370c      	adds	r7, #12
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c68a:	b480      	push	{r7}
 800c68c:	b085      	sub	sp, #20
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
 800c692:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	68fa      	ldr	r2, [r7, #12]
 800c69e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	689a      	ldr	r2, [r3, #8]
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	689b      	ldr	r3, [r3, #8]
 800c6ac:	683a      	ldr	r2, [r7, #0]
 800c6ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	683a      	ldr	r2, [r7, #0]
 800c6b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	687a      	ldr	r2, [r7, #4]
 800c6ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	1c5a      	adds	r2, r3, #1
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	601a      	str	r2, [r3, #0]
}
 800c6c6:	bf00      	nop
 800c6c8:	3714      	adds	r7, #20
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d0:	4770      	bx	lr

0800c6d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c6d2:	b480      	push	{r7}
 800c6d4:	b085      	sub	sp, #20
 800c6d6:	af00      	add	r7, sp, #0
 800c6d8:	6078      	str	r0, [r7, #4]
 800c6da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6e8:	d103      	bne.n	800c6f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	691b      	ldr	r3, [r3, #16]
 800c6ee:	60fb      	str	r3, [r7, #12]
 800c6f0:	e00c      	b.n	800c70c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	3308      	adds	r3, #8
 800c6f6:	60fb      	str	r3, [r7, #12]
 800c6f8:	e002      	b.n	800c700 <vListInsert+0x2e>
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	685b      	ldr	r3, [r3, #4]
 800c6fe:	60fb      	str	r3, [r7, #12]
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	68ba      	ldr	r2, [r7, #8]
 800c708:	429a      	cmp	r2, r3
 800c70a:	d2f6      	bcs.n	800c6fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	685a      	ldr	r2, [r3, #4]
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	685b      	ldr	r3, [r3, #4]
 800c718:	683a      	ldr	r2, [r7, #0]
 800c71a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	68fa      	ldr	r2, [r7, #12]
 800c720:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	683a      	ldr	r2, [r7, #0]
 800c726:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	687a      	ldr	r2, [r7, #4]
 800c72c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	1c5a      	adds	r2, r3, #1
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	601a      	str	r2, [r3, #0]
}
 800c738:	bf00      	nop
 800c73a:	3714      	adds	r7, #20
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr

0800c744 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c744:	b480      	push	{r7}
 800c746:	b085      	sub	sp, #20
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	691b      	ldr	r3, [r3, #16]
 800c750:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	6892      	ldr	r2, [r2, #8]
 800c75a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	689b      	ldr	r3, [r3, #8]
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	6852      	ldr	r2, [r2, #4]
 800c764:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d103      	bne.n	800c778 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	689a      	ldr	r2, [r3, #8]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2200      	movs	r2, #0
 800c77c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	1e5a      	subs	r2, r3, #1
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3714      	adds	r7, #20
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
 800c7a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d10b      	bne.n	800c7c4 <xQueueGenericReset+0x2c>
	__asm volatile
 800c7ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b0:	f383 8811 	msr	BASEPRI, r3
 800c7b4:	f3bf 8f6f 	isb	sy
 800c7b8:	f3bf 8f4f 	dsb	sy
 800c7bc:	60bb      	str	r3, [r7, #8]
}
 800c7be:	bf00      	nop
 800c7c0:	bf00      	nop
 800c7c2:	e7fd      	b.n	800c7c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c7c4:	f002 fcf8 	bl	800f1b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681a      	ldr	r2, [r3, #0]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7d0:	68f9      	ldr	r1, [r7, #12]
 800c7d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c7d4:	fb01 f303 	mul.w	r3, r1, r3
 800c7d8:	441a      	add	r2, r3
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681a      	ldr	r2, [r3, #0]
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681a      	ldr	r2, [r3, #0]
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7f4:	3b01      	subs	r3, #1
 800c7f6:	68f9      	ldr	r1, [r7, #12]
 800c7f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c7fa:	fb01 f303 	mul.w	r3, r1, r3
 800c7fe:	441a      	add	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	22ff      	movs	r2, #255	@ 0xff
 800c808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	22ff      	movs	r2, #255	@ 0xff
 800c810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d114      	bne.n	800c844 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	691b      	ldr	r3, [r3, #16]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d01a      	beq.n	800c858 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	3310      	adds	r3, #16
 800c826:	4618      	mov	r0, r3
 800c828:	f001 fc38 	bl	800e09c <xTaskRemoveFromEventList>
 800c82c:	4603      	mov	r3, r0
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d012      	beq.n	800c858 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c832:	4b0d      	ldr	r3, [pc, #52]	@ (800c868 <xQueueGenericReset+0xd0>)
 800c834:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c838:	601a      	str	r2, [r3, #0]
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	f3bf 8f6f 	isb	sy
 800c842:	e009      	b.n	800c858 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	3310      	adds	r3, #16
 800c848:	4618      	mov	r0, r3
 800c84a:	f7ff fef1 	bl	800c630 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	3324      	adds	r3, #36	@ 0x24
 800c852:	4618      	mov	r0, r3
 800c854:	f7ff feec 	bl	800c630 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c858:	f002 fce0 	bl	800f21c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c85c:	2301      	movs	r3, #1
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
 800c866:	bf00      	nop
 800c868:	e000ed04 	.word	0xe000ed04

0800c86c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b08e      	sub	sp, #56	@ 0x38
 800c870:	af02      	add	r7, sp, #8
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	607a      	str	r2, [r7, #4]
 800c878:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d10b      	bne.n	800c898 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c884:	f383 8811 	msr	BASEPRI, r3
 800c888:	f3bf 8f6f 	isb	sy
 800c88c:	f3bf 8f4f 	dsb	sy
 800c890:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c892:	bf00      	nop
 800c894:	bf00      	nop
 800c896:	e7fd      	b.n	800c894 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d10b      	bne.n	800c8b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8a2:	f383 8811 	msr	BASEPRI, r3
 800c8a6:	f3bf 8f6f 	isb	sy
 800c8aa:	f3bf 8f4f 	dsb	sy
 800c8ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c8b0:	bf00      	nop
 800c8b2:	bf00      	nop
 800c8b4:	e7fd      	b.n	800c8b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d002      	beq.n	800c8c2 <xQueueGenericCreateStatic+0x56>
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d001      	beq.n	800c8c6 <xQueueGenericCreateStatic+0x5a>
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e000      	b.n	800c8c8 <xQueueGenericCreateStatic+0x5c>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d10b      	bne.n	800c8e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8d0:	f383 8811 	msr	BASEPRI, r3
 800c8d4:	f3bf 8f6f 	isb	sy
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	623b      	str	r3, [r7, #32]
}
 800c8de:	bf00      	nop
 800c8e0:	bf00      	nop
 800c8e2:	e7fd      	b.n	800c8e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d102      	bne.n	800c8f0 <xQueueGenericCreateStatic+0x84>
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d101      	bne.n	800c8f4 <xQueueGenericCreateStatic+0x88>
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	e000      	b.n	800c8f6 <xQueueGenericCreateStatic+0x8a>
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10b      	bne.n	800c912 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fe:	f383 8811 	msr	BASEPRI, r3
 800c902:	f3bf 8f6f 	isb	sy
 800c906:	f3bf 8f4f 	dsb	sy
 800c90a:	61fb      	str	r3, [r7, #28]
}
 800c90c:	bf00      	nop
 800c90e:	bf00      	nop
 800c910:	e7fd      	b.n	800c90e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c912:	2350      	movs	r3, #80	@ 0x50
 800c914:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	2b50      	cmp	r3, #80	@ 0x50
 800c91a:	d00b      	beq.n	800c934 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c920:	f383 8811 	msr	BASEPRI, r3
 800c924:	f3bf 8f6f 	isb	sy
 800c928:	f3bf 8f4f 	dsb	sy
 800c92c:	61bb      	str	r3, [r7, #24]
}
 800c92e:	bf00      	nop
 800c930:	bf00      	nop
 800c932:	e7fd      	b.n	800c930 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c934:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d00d      	beq.n	800c95c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c942:	2201      	movs	r2, #1
 800c944:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c948:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c94c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c94e:	9300      	str	r3, [sp, #0]
 800c950:	4613      	mov	r3, r2
 800c952:	687a      	ldr	r2, [r7, #4]
 800c954:	68b9      	ldr	r1, [r7, #8]
 800c956:	68f8      	ldr	r0, [r7, #12]
 800c958:	f000 f840 	bl	800c9dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c95e:	4618      	mov	r0, r3
 800c960:	3730      	adds	r7, #48	@ 0x30
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}

0800c966 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c966:	b580      	push	{r7, lr}
 800c968:	b08a      	sub	sp, #40	@ 0x28
 800c96a:	af02      	add	r7, sp, #8
 800c96c:	60f8      	str	r0, [r7, #12]
 800c96e:	60b9      	str	r1, [r7, #8]
 800c970:	4613      	mov	r3, r2
 800c972:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d10b      	bne.n	800c992 <xQueueGenericCreate+0x2c>
	__asm volatile
 800c97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c97e:	f383 8811 	msr	BASEPRI, r3
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	613b      	str	r3, [r7, #16]
}
 800c98c:	bf00      	nop
 800c98e:	bf00      	nop
 800c990:	e7fd      	b.n	800c98e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	68ba      	ldr	r2, [r7, #8]
 800c996:	fb02 f303 	mul.w	r3, r2, r3
 800c99a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c99c:	69fb      	ldr	r3, [r7, #28]
 800c99e:	3350      	adds	r3, #80	@ 0x50
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f002 fe0f 	bl	800f5c4 <pvPortMalloc>
 800c9a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d011      	beq.n	800c9d2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	3350      	adds	r3, #80	@ 0x50
 800c9b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c9b8:	69bb      	ldr	r3, [r7, #24]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c9c0:	79fa      	ldrb	r2, [r7, #7]
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	9300      	str	r3, [sp, #0]
 800c9c6:	4613      	mov	r3, r2
 800c9c8:	697a      	ldr	r2, [r7, #20]
 800c9ca:	68b9      	ldr	r1, [r7, #8]
 800c9cc:	68f8      	ldr	r0, [r7, #12]
 800c9ce:	f000 f805 	bl	800c9dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c9d2:	69bb      	ldr	r3, [r7, #24]
	}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3720      	adds	r7, #32
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b084      	sub	sp, #16
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
 800c9e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d103      	bne.n	800c9f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	69ba      	ldr	r2, [r7, #24]
 800c9f4:	601a      	str	r2, [r3, #0]
 800c9f6:	e002      	b.n	800c9fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c9fe:	69bb      	ldr	r3, [r7, #24]
 800ca00:	68fa      	ldr	r2, [r7, #12]
 800ca02:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ca04:	69bb      	ldr	r3, [r7, #24]
 800ca06:	68ba      	ldr	r2, [r7, #8]
 800ca08:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ca0a:	2101      	movs	r1, #1
 800ca0c:	69b8      	ldr	r0, [r7, #24]
 800ca0e:	f7ff fec3 	bl	800c798 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ca12:	69bb      	ldr	r3, [r7, #24]
 800ca14:	78fa      	ldrb	r2, [r7, #3]
 800ca16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ca1a:	bf00      	nop
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}

0800ca22 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b086      	sub	sp, #24
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
 800ca2a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d10b      	bne.n	800ca4a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800ca32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca36:	f383 8811 	msr	BASEPRI, r3
 800ca3a:	f3bf 8f6f 	isb	sy
 800ca3e:	f3bf 8f4f 	dsb	sy
 800ca42:	613b      	str	r3, [r7, #16]
}
 800ca44:	bf00      	nop
 800ca46:	bf00      	nop
 800ca48:	e7fd      	b.n	800ca46 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ca4a:	683a      	ldr	r2, [r7, #0]
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d90b      	bls.n	800ca6a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800ca52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca56:	f383 8811 	msr	BASEPRI, r3
 800ca5a:	f3bf 8f6f 	isb	sy
 800ca5e:	f3bf 8f4f 	dsb	sy
 800ca62:	60fb      	str	r3, [r7, #12]
}
 800ca64:	bf00      	nop
 800ca66:	bf00      	nop
 800ca68:	e7fd      	b.n	800ca66 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ca6a:	2202      	movs	r2, #2
 800ca6c:	2100      	movs	r1, #0
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	f7ff ff79 	bl	800c966 <xQueueGenericCreate>
 800ca74:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d002      	beq.n	800ca82 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	683a      	ldr	r2, [r7, #0]
 800ca80:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ca82:	697b      	ldr	r3, [r7, #20]
	}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3718      	adds	r7, #24
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08e      	sub	sp, #56	@ 0x38
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	607a      	str	r2, [r7, #4]
 800ca98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800caa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d10b      	bne.n	800cac0 <xQueueGenericSend+0x34>
	__asm volatile
 800caa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caac:	f383 8811 	msr	BASEPRI, r3
 800cab0:	f3bf 8f6f 	isb	sy
 800cab4:	f3bf 8f4f 	dsb	sy
 800cab8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800caba:	bf00      	nop
 800cabc:	bf00      	nop
 800cabe:	e7fd      	b.n	800cabc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d103      	bne.n	800cace <xQueueGenericSend+0x42>
 800cac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d101      	bne.n	800cad2 <xQueueGenericSend+0x46>
 800cace:	2301      	movs	r3, #1
 800cad0:	e000      	b.n	800cad4 <xQueueGenericSend+0x48>
 800cad2:	2300      	movs	r3, #0
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10b      	bne.n	800caf0 <xQueueGenericSend+0x64>
	__asm volatile
 800cad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cadc:	f383 8811 	msr	BASEPRI, r3
 800cae0:	f3bf 8f6f 	isb	sy
 800cae4:	f3bf 8f4f 	dsb	sy
 800cae8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800caea:	bf00      	nop
 800caec:	bf00      	nop
 800caee:	e7fd      	b.n	800caec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	2b02      	cmp	r3, #2
 800caf4:	d103      	bne.n	800cafe <xQueueGenericSend+0x72>
 800caf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d101      	bne.n	800cb02 <xQueueGenericSend+0x76>
 800cafe:	2301      	movs	r3, #1
 800cb00:	e000      	b.n	800cb04 <xQueueGenericSend+0x78>
 800cb02:	2300      	movs	r3, #0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10b      	bne.n	800cb20 <xQueueGenericSend+0x94>
	__asm volatile
 800cb08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb0c:	f383 8811 	msr	BASEPRI, r3
 800cb10:	f3bf 8f6f 	isb	sy
 800cb14:	f3bf 8f4f 	dsb	sy
 800cb18:	623b      	str	r3, [r7, #32]
}
 800cb1a:	bf00      	nop
 800cb1c:	bf00      	nop
 800cb1e:	e7fd      	b.n	800cb1c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cb20:	f001 fcda 	bl	800e4d8 <xTaskGetSchedulerState>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d102      	bne.n	800cb30 <xQueueGenericSend+0xa4>
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d101      	bne.n	800cb34 <xQueueGenericSend+0xa8>
 800cb30:	2301      	movs	r3, #1
 800cb32:	e000      	b.n	800cb36 <xQueueGenericSend+0xaa>
 800cb34:	2300      	movs	r3, #0
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d10b      	bne.n	800cb52 <xQueueGenericSend+0xc6>
	__asm volatile
 800cb3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3e:	f383 8811 	msr	BASEPRI, r3
 800cb42:	f3bf 8f6f 	isb	sy
 800cb46:	f3bf 8f4f 	dsb	sy
 800cb4a:	61fb      	str	r3, [r7, #28]
}
 800cb4c:	bf00      	nop
 800cb4e:	bf00      	nop
 800cb50:	e7fd      	b.n	800cb4e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cb52:	f002 fb31 	bl	800f1b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cb56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d302      	bcc.n	800cb68 <xQueueGenericSend+0xdc>
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d129      	bne.n	800cbbc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cb68:	683a      	ldr	r2, [r7, #0]
 800cb6a:	68b9      	ldr	r1, [r7, #8]
 800cb6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cb6e:	f000 fc0a 	bl	800d386 <prvCopyDataToQueue>
 800cb72:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d010      	beq.n	800cb9e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb7e:	3324      	adds	r3, #36	@ 0x24
 800cb80:	4618      	mov	r0, r3
 800cb82:	f001 fa8b 	bl	800e09c <xTaskRemoveFromEventList>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d013      	beq.n	800cbb4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cb8c:	4b3f      	ldr	r3, [pc, #252]	@ (800cc8c <xQueueGenericSend+0x200>)
 800cb8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb92:	601a      	str	r2, [r3, #0]
 800cb94:	f3bf 8f4f 	dsb	sy
 800cb98:	f3bf 8f6f 	isb	sy
 800cb9c:	e00a      	b.n	800cbb4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cb9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d007      	beq.n	800cbb4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cba4:	4b39      	ldr	r3, [pc, #228]	@ (800cc8c <xQueueGenericSend+0x200>)
 800cba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbaa:	601a      	str	r2, [r3, #0]
 800cbac:	f3bf 8f4f 	dsb	sy
 800cbb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cbb4:	f002 fb32 	bl	800f21c <vPortExitCritical>
				return pdPASS;
 800cbb8:	2301      	movs	r3, #1
 800cbba:	e063      	b.n	800cc84 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d103      	bne.n	800cbca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cbc2:	f002 fb2b 	bl	800f21c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	e05c      	b.n	800cc84 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d106      	bne.n	800cbde <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cbd0:	f107 0314 	add.w	r3, r7, #20
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f001 fac7 	bl	800e168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cbde:	f002 fb1d 	bl	800f21c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cbe2:	f000 ffcd 	bl	800db80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cbe6:	f002 fae7 	bl	800f1b8 <vPortEnterCritical>
 800cbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cbf0:	b25b      	sxtb	r3, r3
 800cbf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbf6:	d103      	bne.n	800cc00 <xQueueGenericSend+0x174>
 800cbf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc06:	b25b      	sxtb	r3, r3
 800cc08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc0c:	d103      	bne.n	800cc16 <xQueueGenericSend+0x18a>
 800cc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc10:	2200      	movs	r2, #0
 800cc12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc16:	f002 fb01 	bl	800f21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cc1a:	1d3a      	adds	r2, r7, #4
 800cc1c:	f107 0314 	add.w	r3, r7, #20
 800cc20:	4611      	mov	r1, r2
 800cc22:	4618      	mov	r0, r3
 800cc24:	f001 fab6 	bl	800e194 <xTaskCheckForTimeOut>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d124      	bne.n	800cc78 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cc2e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc30:	f000 fca1 	bl	800d576 <prvIsQueueFull>
 800cc34:	4603      	mov	r3, r0
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d018      	beq.n	800cc6c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc3c:	3310      	adds	r3, #16
 800cc3e:	687a      	ldr	r2, [r7, #4]
 800cc40:	4611      	mov	r1, r2
 800cc42:	4618      	mov	r0, r3
 800cc44:	f001 f9d8 	bl	800dff8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cc48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc4a:	f000 fc2c 	bl	800d4a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cc4e:	f000 ffdd 	bl	800dc0c <xTaskResumeAll>
 800cc52:	4603      	mov	r3, r0
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f47f af7c 	bne.w	800cb52 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800cc5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cc8c <xQueueGenericSend+0x200>)
 800cc5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc60:	601a      	str	r2, [r3, #0]
 800cc62:	f3bf 8f4f 	dsb	sy
 800cc66:	f3bf 8f6f 	isb	sy
 800cc6a:	e772      	b.n	800cb52 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cc6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc6e:	f000 fc1a 	bl	800d4a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cc72:	f000 ffcb 	bl	800dc0c <xTaskResumeAll>
 800cc76:	e76c      	b.n	800cb52 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cc78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc7a:	f000 fc14 	bl	800d4a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cc7e:	f000 ffc5 	bl	800dc0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cc82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3738      	adds	r7, #56	@ 0x38
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}
 800cc8c:	e000ed04 	.word	0xe000ed04

0800cc90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b090      	sub	sp, #64	@ 0x40
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	60f8      	str	r0, [r7, #12]
 800cc98:	60b9      	str	r1, [r7, #8]
 800cc9a:	607a      	str	r2, [r7, #4]
 800cc9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800cca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10b      	bne.n	800ccc0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800cca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccac:	f383 8811 	msr	BASEPRI, r3
 800ccb0:	f3bf 8f6f 	isb	sy
 800ccb4:	f3bf 8f4f 	dsb	sy
 800ccb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ccba:	bf00      	nop
 800ccbc:	bf00      	nop
 800ccbe:	e7fd      	b.n	800ccbc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d103      	bne.n	800ccce <xQueueGenericSendFromISR+0x3e>
 800ccc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d101      	bne.n	800ccd2 <xQueueGenericSendFromISR+0x42>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e000      	b.n	800ccd4 <xQueueGenericSendFromISR+0x44>
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d10b      	bne.n	800ccf0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ccd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccdc:	f383 8811 	msr	BASEPRI, r3
 800cce0:	f3bf 8f6f 	isb	sy
 800cce4:	f3bf 8f4f 	dsb	sy
 800cce8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ccea:	bf00      	nop
 800ccec:	bf00      	nop
 800ccee:	e7fd      	b.n	800ccec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	2b02      	cmp	r3, #2
 800ccf4:	d103      	bne.n	800ccfe <xQueueGenericSendFromISR+0x6e>
 800ccf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ccfa:	2b01      	cmp	r3, #1
 800ccfc:	d101      	bne.n	800cd02 <xQueueGenericSendFromISR+0x72>
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e000      	b.n	800cd04 <xQueueGenericSendFromISR+0x74>
 800cd02:	2300      	movs	r3, #0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d10b      	bne.n	800cd20 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800cd08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd0c:	f383 8811 	msr	BASEPRI, r3
 800cd10:	f3bf 8f6f 	isb	sy
 800cd14:	f3bf 8f4f 	dsb	sy
 800cd18:	623b      	str	r3, [r7, #32]
}
 800cd1a:	bf00      	nop
 800cd1c:	bf00      	nop
 800cd1e:	e7fd      	b.n	800cd1c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cd20:	f002 fc0e 	bl	800f540 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cd24:	f3ef 8211 	mrs	r2, BASEPRI
 800cd28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd2c:	f383 8811 	msr	BASEPRI, r3
 800cd30:	f3bf 8f6f 	isb	sy
 800cd34:	f3bf 8f4f 	dsb	sy
 800cd38:	61fa      	str	r2, [r7, #28]
 800cd3a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cd3c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cd3e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cd44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d302      	bcc.n	800cd52 <xQueueGenericSendFromISR+0xc2>
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d12f      	bne.n	800cdb2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cd52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd60:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cd62:	683a      	ldr	r2, [r7, #0]
 800cd64:	68b9      	ldr	r1, [r7, #8]
 800cd66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cd68:	f000 fb0d 	bl	800d386 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cd6c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800cd70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd74:	d112      	bne.n	800cd9c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d016      	beq.n	800cdac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd80:	3324      	adds	r3, #36	@ 0x24
 800cd82:	4618      	mov	r0, r3
 800cd84:	f001 f98a 	bl	800e09c <xTaskRemoveFromEventList>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d00e      	beq.n	800cdac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d00b      	beq.n	800cdac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2201      	movs	r2, #1
 800cd98:	601a      	str	r2, [r3, #0]
 800cd9a:	e007      	b.n	800cdac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cd9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cda0:	3301      	adds	r3, #1
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	b25a      	sxtb	r2, r3
 800cda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cda8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cdac:	2301      	movs	r3, #1
 800cdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800cdb0:	e001      	b.n	800cdb6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdb8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cdc0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3740      	adds	r7, #64	@ 0x40
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b08e      	sub	sp, #56	@ 0x38
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d10b      	bne.n	800cdf8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800cde0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cde4:	f383 8811 	msr	BASEPRI, r3
 800cde8:	f3bf 8f6f 	isb	sy
 800cdec:	f3bf 8f4f 	dsb	sy
 800cdf0:	623b      	str	r3, [r7, #32]
}
 800cdf2:	bf00      	nop
 800cdf4:	bf00      	nop
 800cdf6:	e7fd      	b.n	800cdf4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cdf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d00b      	beq.n	800ce18 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800ce00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce04:	f383 8811 	msr	BASEPRI, r3
 800ce08:	f3bf 8f6f 	isb	sy
 800ce0c:	f3bf 8f4f 	dsb	sy
 800ce10:	61fb      	str	r3, [r7, #28]
}
 800ce12:	bf00      	nop
 800ce14:	bf00      	nop
 800ce16:	e7fd      	b.n	800ce14 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ce18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d103      	bne.n	800ce28 <xQueueGiveFromISR+0x5c>
 800ce20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce22:	689b      	ldr	r3, [r3, #8]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d101      	bne.n	800ce2c <xQueueGiveFromISR+0x60>
 800ce28:	2301      	movs	r3, #1
 800ce2a:	e000      	b.n	800ce2e <xQueueGiveFromISR+0x62>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10b      	bne.n	800ce4a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ce32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce36:	f383 8811 	msr	BASEPRI, r3
 800ce3a:	f3bf 8f6f 	isb	sy
 800ce3e:	f3bf 8f4f 	dsb	sy
 800ce42:	61bb      	str	r3, [r7, #24]
}
 800ce44:	bf00      	nop
 800ce46:	bf00      	nop
 800ce48:	e7fd      	b.n	800ce46 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ce4a:	f002 fb79 	bl	800f540 <vPortValidateInterruptPriority>
	__asm volatile
 800ce4e:	f3ef 8211 	mrs	r2, BASEPRI
 800ce52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce56:	f383 8811 	msr	BASEPRI, r3
 800ce5a:	f3bf 8f6f 	isb	sy
 800ce5e:	f3bf 8f4f 	dsb	sy
 800ce62:	617a      	str	r2, [r7, #20]
 800ce64:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ce66:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce6e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ce70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d22b      	bcs.n	800ced2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ce7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ce84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce86:	1c5a      	adds	r2, r3, #1
 800ce88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ce8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ce90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce94:	d112      	bne.n	800cebc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d016      	beq.n	800cecc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea0:	3324      	adds	r3, #36	@ 0x24
 800cea2:	4618      	mov	r0, r3
 800cea4:	f001 f8fa 	bl	800e09c <xTaskRemoveFromEventList>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d00e      	beq.n	800cecc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d00b      	beq.n	800cecc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	2201      	movs	r2, #1
 800ceb8:	601a      	str	r2, [r3, #0]
 800ceba:	e007      	b.n	800cecc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cec0:	3301      	adds	r3, #1
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	b25a      	sxtb	r2, r3
 800cec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cecc:	2301      	movs	r3, #1
 800cece:	637b      	str	r3, [r7, #52]	@ 0x34
 800ced0:	e001      	b.n	800ced6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ced2:	2300      	movs	r3, #0
 800ced4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ced6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	f383 8811 	msr	BASEPRI, r3
}
 800cee0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3738      	adds	r7, #56	@ 0x38
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b08c      	sub	sp, #48	@ 0x30
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cef8:	2300      	movs	r3, #0
 800cefa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cf00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d10b      	bne.n	800cf1e <xQueueReceive+0x32>
	__asm volatile
 800cf06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf0a:	f383 8811 	msr	BASEPRI, r3
 800cf0e:	f3bf 8f6f 	isb	sy
 800cf12:	f3bf 8f4f 	dsb	sy
 800cf16:	623b      	str	r3, [r7, #32]
}
 800cf18:	bf00      	nop
 800cf1a:	bf00      	nop
 800cf1c:	e7fd      	b.n	800cf1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d103      	bne.n	800cf2c <xQueueReceive+0x40>
 800cf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d101      	bne.n	800cf30 <xQueueReceive+0x44>
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	e000      	b.n	800cf32 <xQueueReceive+0x46>
 800cf30:	2300      	movs	r3, #0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d10b      	bne.n	800cf4e <xQueueReceive+0x62>
	__asm volatile
 800cf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3a:	f383 8811 	msr	BASEPRI, r3
 800cf3e:	f3bf 8f6f 	isb	sy
 800cf42:	f3bf 8f4f 	dsb	sy
 800cf46:	61fb      	str	r3, [r7, #28]
}
 800cf48:	bf00      	nop
 800cf4a:	bf00      	nop
 800cf4c:	e7fd      	b.n	800cf4a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cf4e:	f001 fac3 	bl	800e4d8 <xTaskGetSchedulerState>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d102      	bne.n	800cf5e <xQueueReceive+0x72>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d101      	bne.n	800cf62 <xQueueReceive+0x76>
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e000      	b.n	800cf64 <xQueueReceive+0x78>
 800cf62:	2300      	movs	r3, #0
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d10b      	bne.n	800cf80 <xQueueReceive+0x94>
	__asm volatile
 800cf68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf6c:	f383 8811 	msr	BASEPRI, r3
 800cf70:	f3bf 8f6f 	isb	sy
 800cf74:	f3bf 8f4f 	dsb	sy
 800cf78:	61bb      	str	r3, [r7, #24]
}
 800cf7a:	bf00      	nop
 800cf7c:	bf00      	nop
 800cf7e:	e7fd      	b.n	800cf7c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cf80:	f002 f91a 	bl	800f1b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf88:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d01f      	beq.n	800cfd0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cf90:	68b9      	ldr	r1, [r7, #8]
 800cf92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf94:	f000 fa61 	bl	800d45a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cf98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf9a:	1e5a      	subs	r2, r3, #1
 800cf9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf9e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfa2:	691b      	ldr	r3, [r3, #16]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d00f      	beq.n	800cfc8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cfa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfaa:	3310      	adds	r3, #16
 800cfac:	4618      	mov	r0, r3
 800cfae:	f001 f875 	bl	800e09c <xTaskRemoveFromEventList>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d007      	beq.n	800cfc8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cfb8:	4b3c      	ldr	r3, [pc, #240]	@ (800d0ac <xQueueReceive+0x1c0>)
 800cfba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfbe:	601a      	str	r2, [r3, #0]
 800cfc0:	f3bf 8f4f 	dsb	sy
 800cfc4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cfc8:	f002 f928 	bl	800f21c <vPortExitCritical>
				return pdPASS;
 800cfcc:	2301      	movs	r3, #1
 800cfce:	e069      	b.n	800d0a4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d103      	bne.n	800cfde <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cfd6:	f002 f921 	bl	800f21c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cfda:	2300      	movs	r3, #0
 800cfdc:	e062      	b.n	800d0a4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cfde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d106      	bne.n	800cff2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cfe4:	f107 0310 	add.w	r3, r7, #16
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f001 f8bd 	bl	800e168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cfee:	2301      	movs	r3, #1
 800cff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cff2:	f002 f913 	bl	800f21c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cff6:	f000 fdc3 	bl	800db80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cffa:	f002 f8dd 	bl	800f1b8 <vPortEnterCritical>
 800cffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d000:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d004:	b25b      	sxtb	r3, r3
 800d006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d00a:	d103      	bne.n	800d014 <xQueueReceive+0x128>
 800d00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d00e:	2200      	movs	r2, #0
 800d010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d016:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d01a:	b25b      	sxtb	r3, r3
 800d01c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d020:	d103      	bne.n	800d02a <xQueueReceive+0x13e>
 800d022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d024:	2200      	movs	r2, #0
 800d026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d02a:	f002 f8f7 	bl	800f21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d02e:	1d3a      	adds	r2, r7, #4
 800d030:	f107 0310 	add.w	r3, r7, #16
 800d034:	4611      	mov	r1, r2
 800d036:	4618      	mov	r0, r3
 800d038:	f001 f8ac 	bl	800e194 <xTaskCheckForTimeOut>
 800d03c:	4603      	mov	r3, r0
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d123      	bne.n	800d08a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d044:	f000 fa81 	bl	800d54a <prvIsQueueEmpty>
 800d048:	4603      	mov	r3, r0
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d017      	beq.n	800d07e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d050:	3324      	adds	r3, #36	@ 0x24
 800d052:	687a      	ldr	r2, [r7, #4]
 800d054:	4611      	mov	r1, r2
 800d056:	4618      	mov	r0, r3
 800d058:	f000 ffce 	bl	800dff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d05c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d05e:	f000 fa22 	bl	800d4a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d062:	f000 fdd3 	bl	800dc0c <xTaskResumeAll>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d189      	bne.n	800cf80 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d06c:	4b0f      	ldr	r3, [pc, #60]	@ (800d0ac <xQueueReceive+0x1c0>)
 800d06e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d072:	601a      	str	r2, [r3, #0]
 800d074:	f3bf 8f4f 	dsb	sy
 800d078:	f3bf 8f6f 	isb	sy
 800d07c:	e780      	b.n	800cf80 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d07e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d080:	f000 fa11 	bl	800d4a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d084:	f000 fdc2 	bl	800dc0c <xTaskResumeAll>
 800d088:	e77a      	b.n	800cf80 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d08a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d08c:	f000 fa0b 	bl	800d4a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d090:	f000 fdbc 	bl	800dc0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d094:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d096:	f000 fa58 	bl	800d54a <prvIsQueueEmpty>
 800d09a:	4603      	mov	r3, r0
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	f43f af6f 	beq.w	800cf80 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d0a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3730      	adds	r7, #48	@ 0x30
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	e000ed04 	.word	0xe000ed04

0800d0b0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b08e      	sub	sp, #56	@ 0x38
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d10b      	bne.n	800d0e4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0d0:	f383 8811 	msr	BASEPRI, r3
 800d0d4:	f3bf 8f6f 	isb	sy
 800d0d8:	f3bf 8f4f 	dsb	sy
 800d0dc:	623b      	str	r3, [r7, #32]
}
 800d0de:	bf00      	nop
 800d0e0:	bf00      	nop
 800d0e2:	e7fd      	b.n	800d0e0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d00b      	beq.n	800d104 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0f0:	f383 8811 	msr	BASEPRI, r3
 800d0f4:	f3bf 8f6f 	isb	sy
 800d0f8:	f3bf 8f4f 	dsb	sy
 800d0fc:	61fb      	str	r3, [r7, #28]
}
 800d0fe:	bf00      	nop
 800d100:	bf00      	nop
 800d102:	e7fd      	b.n	800d100 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d104:	f001 f9e8 	bl	800e4d8 <xTaskGetSchedulerState>
 800d108:	4603      	mov	r3, r0
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d102      	bne.n	800d114 <xQueueSemaphoreTake+0x64>
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d101      	bne.n	800d118 <xQueueSemaphoreTake+0x68>
 800d114:	2301      	movs	r3, #1
 800d116:	e000      	b.n	800d11a <xQueueSemaphoreTake+0x6a>
 800d118:	2300      	movs	r3, #0
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d10b      	bne.n	800d136 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d122:	f383 8811 	msr	BASEPRI, r3
 800d126:	f3bf 8f6f 	isb	sy
 800d12a:	f3bf 8f4f 	dsb	sy
 800d12e:	61bb      	str	r3, [r7, #24]
}
 800d130:	bf00      	nop
 800d132:	bf00      	nop
 800d134:	e7fd      	b.n	800d132 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d136:	f002 f83f 	bl	800f1b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d13a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d13c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d13e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d142:	2b00      	cmp	r3, #0
 800d144:	d024      	beq.n	800d190 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d14c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d104      	bne.n	800d160 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d156:	f001 fb39 	bl	800e7cc <pvTaskIncrementMutexHeldCount>
 800d15a:	4602      	mov	r2, r0
 800d15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d15e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d162:	691b      	ldr	r3, [r3, #16]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d00f      	beq.n	800d188 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d16a:	3310      	adds	r3, #16
 800d16c:	4618      	mov	r0, r3
 800d16e:	f000 ff95 	bl	800e09c <xTaskRemoveFromEventList>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d007      	beq.n	800d188 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d178:	4b54      	ldr	r3, [pc, #336]	@ (800d2cc <xQueueSemaphoreTake+0x21c>)
 800d17a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d17e:	601a      	str	r2, [r3, #0]
 800d180:	f3bf 8f4f 	dsb	sy
 800d184:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d188:	f002 f848 	bl	800f21c <vPortExitCritical>
				return pdPASS;
 800d18c:	2301      	movs	r3, #1
 800d18e:	e098      	b.n	800d2c2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d112      	bne.n	800d1bc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d00b      	beq.n	800d1b4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a0:	f383 8811 	msr	BASEPRI, r3
 800d1a4:	f3bf 8f6f 	isb	sy
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	617b      	str	r3, [r7, #20]
}
 800d1ae:	bf00      	nop
 800d1b0:	bf00      	nop
 800d1b2:	e7fd      	b.n	800d1b0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d1b4:	f002 f832 	bl	800f21c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	e082      	b.n	800d2c2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d1bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d106      	bne.n	800d1d0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d1c2:	f107 030c 	add.w	r3, r7, #12
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f000 ffce 	bl	800e168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d1d0:	f002 f824 	bl	800f21c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d1d4:	f000 fcd4 	bl	800db80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d1d8:	f001 ffee 	bl	800f1b8 <vPortEnterCritical>
 800d1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d1e2:	b25b      	sxtb	r3, r3
 800d1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1e8:	d103      	bne.n	800d1f2 <xQueueSemaphoreTake+0x142>
 800d1ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d1f8:	b25b      	sxtb	r3, r3
 800d1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1fe:	d103      	bne.n	800d208 <xQueueSemaphoreTake+0x158>
 800d200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d202:	2200      	movs	r2, #0
 800d204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d208:	f002 f808 	bl	800f21c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d20c:	463a      	mov	r2, r7
 800d20e:	f107 030c 	add.w	r3, r7, #12
 800d212:	4611      	mov	r1, r2
 800d214:	4618      	mov	r0, r3
 800d216:	f000 ffbd 	bl	800e194 <xTaskCheckForTimeOut>
 800d21a:	4603      	mov	r3, r0
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d132      	bne.n	800d286 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d220:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d222:	f000 f992 	bl	800d54a <prvIsQueueEmpty>
 800d226:	4603      	mov	r3, r0
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d026      	beq.n	800d27a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d109      	bne.n	800d248 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d234:	f001 ffc0 	bl	800f1b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	4618      	mov	r0, r3
 800d23e:	f001 f969 	bl	800e514 <xTaskPriorityInherit>
 800d242:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d244:	f001 ffea 	bl	800f21c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d24a:	3324      	adds	r3, #36	@ 0x24
 800d24c:	683a      	ldr	r2, [r7, #0]
 800d24e:	4611      	mov	r1, r2
 800d250:	4618      	mov	r0, r3
 800d252:	f000 fed1 	bl	800dff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d256:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d258:	f000 f925 	bl	800d4a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d25c:	f000 fcd6 	bl	800dc0c <xTaskResumeAll>
 800d260:	4603      	mov	r3, r0
 800d262:	2b00      	cmp	r3, #0
 800d264:	f47f af67 	bne.w	800d136 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d268:	4b18      	ldr	r3, [pc, #96]	@ (800d2cc <xQueueSemaphoreTake+0x21c>)
 800d26a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d26e:	601a      	str	r2, [r3, #0]
 800d270:	f3bf 8f4f 	dsb	sy
 800d274:	f3bf 8f6f 	isb	sy
 800d278:	e75d      	b.n	800d136 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d27a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d27c:	f000 f913 	bl	800d4a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d280:	f000 fcc4 	bl	800dc0c <xTaskResumeAll>
 800d284:	e757      	b.n	800d136 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d286:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d288:	f000 f90d 	bl	800d4a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d28c:	f000 fcbe 	bl	800dc0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d292:	f000 f95a 	bl	800d54a <prvIsQueueEmpty>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	f43f af4c 	beq.w	800d136 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d00d      	beq.n	800d2c0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d2a4:	f001 ff88 	bl	800f1b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d2a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2aa:	f000 f854 	bl	800d356 <prvGetDisinheritPriorityAfterTimeout>
 800d2ae:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b2:	689b      	ldr	r3, [r3, #8]
 800d2b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f001 fa04 	bl	800e6c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d2bc:	f001 ffae 	bl	800f21c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d2c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3738      	adds	r7, #56	@ 0x38
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}
 800d2ca:	bf00      	nop
 800d2cc:	e000ed04 	.word	0xe000ed04

0800d2d0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d10b      	bne.n	800d2f6 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800d2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e2:	f383 8811 	msr	BASEPRI, r3
 800d2e6:	f3bf 8f6f 	isb	sy
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	60bb      	str	r3, [r7, #8]
}
 800d2f0:	bf00      	nop
 800d2f2:	bf00      	nop
 800d2f4:	e7fd      	b.n	800d2f2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800d2f6:	f001 ff5f 	bl	800f1b8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2fe:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800d300:	f001 ff8c 	bl	800f21c <vPortExitCritical>

	return uxReturn;
 800d304:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800d306:	4618      	mov	r0, r3
 800d308:	3710      	adds	r7, #16
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d30e:	b580      	push	{r7, lr}
 800d310:	b084      	sub	sp, #16
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d10b      	bne.n	800d338 <vQueueDelete+0x2a>
	__asm volatile
 800d320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	f3bf 8f6f 	isb	sy
 800d32c:	f3bf 8f4f 	dsb	sy
 800d330:	60bb      	str	r3, [r7, #8]
}
 800d332:	bf00      	nop
 800d334:	bf00      	nop
 800d336:	e7fd      	b.n	800d334 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f000 f95f 	bl	800d5fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d344:	2b00      	cmp	r3, #0
 800d346:	d102      	bne.n	800d34e <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	f002 fa09 	bl	800f760 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d34e:	bf00      	nop
 800d350:	3710      	adds	r7, #16
 800d352:	46bd      	mov	sp, r7
 800d354:	bd80      	pop	{r7, pc}

0800d356 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d356:	b480      	push	{r7}
 800d358:	b085      	sub	sp, #20
 800d35a:	af00      	add	r7, sp, #0
 800d35c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d362:	2b00      	cmp	r3, #0
 800d364:	d006      	beq.n	800d374 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d370:	60fb      	str	r3, [r7, #12]
 800d372:	e001      	b.n	800d378 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d374:	2300      	movs	r3, #0
 800d376:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d378:	68fb      	ldr	r3, [r7, #12]
	}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3714      	adds	r7, #20
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr

0800d386 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d386:	b580      	push	{r7, lr}
 800d388:	b086      	sub	sp, #24
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	60f8      	str	r0, [r7, #12]
 800d38e:	60b9      	str	r1, [r7, #8]
 800d390:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d392:	2300      	movs	r3, #0
 800d394:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d39a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d10d      	bne.n	800d3c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d14d      	bne.n	800d448 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	689b      	ldr	r3, [r3, #8]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f001 f917 	bl	800e5e4 <xTaskPriorityDisinherit>
 800d3b6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	609a      	str	r2, [r3, #8]
 800d3be:	e043      	b.n	800d448 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d119      	bne.n	800d3fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	6858      	ldr	r0, [r3, #4]
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	68b9      	ldr	r1, [r7, #8]
 800d3d2:	f003 fd92 	bl	8010efa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	685a      	ldr	r2, [r3, #4]
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3de:	441a      	add	r2, r3
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	685a      	ldr	r2, [r3, #4]
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	689b      	ldr	r3, [r3, #8]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d32b      	bcc.n	800d448 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681a      	ldr	r2, [r3, #0]
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	605a      	str	r2, [r3, #4]
 800d3f8:	e026      	b.n	800d448 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	68d8      	ldr	r0, [r3, #12]
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d402:	461a      	mov	r2, r3
 800d404:	68b9      	ldr	r1, [r7, #8]
 800d406:	f003 fd78 	bl	8010efa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	68da      	ldr	r2, [r3, #12]
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d412:	425b      	negs	r3, r3
 800d414:	441a      	add	r2, r3
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	68da      	ldr	r2, [r3, #12]
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	429a      	cmp	r2, r3
 800d424:	d207      	bcs.n	800d436 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	689a      	ldr	r2, [r3, #8]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d42e:	425b      	negs	r3, r3
 800d430:	441a      	add	r2, r3
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2b02      	cmp	r3, #2
 800d43a:	d105      	bne.n	800d448 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d002      	beq.n	800d448 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	3b01      	subs	r3, #1
 800d446:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	1c5a      	adds	r2, r3, #1
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d450:	697b      	ldr	r3, [r7, #20]
}
 800d452:	4618      	mov	r0, r3
 800d454:	3718      	adds	r7, #24
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}

0800d45a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d45a:	b580      	push	{r7, lr}
 800d45c:	b082      	sub	sp, #8
 800d45e:	af00      	add	r7, sp, #0
 800d460:	6078      	str	r0, [r7, #4]
 800d462:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d018      	beq.n	800d49e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	68da      	ldr	r2, [r3, #12]
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d474:	441a      	add	r2, r3
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	68da      	ldr	r2, [r3, #12]
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	689b      	ldr	r3, [r3, #8]
 800d482:	429a      	cmp	r2, r3
 800d484:	d303      	bcc.n	800d48e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681a      	ldr	r2, [r3, #0]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	68d9      	ldr	r1, [r3, #12]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d496:	461a      	mov	r2, r3
 800d498:	6838      	ldr	r0, [r7, #0]
 800d49a:	f003 fd2e 	bl	8010efa <memcpy>
	}
}
 800d49e:	bf00      	nop
 800d4a0:	3708      	adds	r7, #8
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}

0800d4a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d4a6:	b580      	push	{r7, lr}
 800d4a8:	b084      	sub	sp, #16
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d4ae:	f001 fe83 	bl	800f1b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d4b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d4ba:	e011      	b.n	800d4e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d012      	beq.n	800d4ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	3324      	adds	r3, #36	@ 0x24
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f000 fde7 	bl	800e09c <xTaskRemoveFromEventList>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d001      	beq.n	800d4d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d4d4:	f000 fec2 	bl	800e25c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d4d8:	7bfb      	ldrb	r3, [r7, #15]
 800d4da:	3b01      	subs	r3, #1
 800d4dc:	b2db      	uxtb	r3, r3
 800d4de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d4e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	dce9      	bgt.n	800d4bc <prvUnlockQueue+0x16>
 800d4e8:	e000      	b.n	800d4ec <prvUnlockQueue+0x46>
					break;
 800d4ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	22ff      	movs	r2, #255	@ 0xff
 800d4f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d4f4:	f001 fe92 	bl	800f21c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d4f8:	f001 fe5e 	bl	800f1b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d502:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d504:	e011      	b.n	800d52a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	691b      	ldr	r3, [r3, #16]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d012      	beq.n	800d534 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	3310      	adds	r3, #16
 800d512:	4618      	mov	r0, r3
 800d514:	f000 fdc2 	bl	800e09c <xTaskRemoveFromEventList>
 800d518:	4603      	mov	r3, r0
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d001      	beq.n	800d522 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d51e:	f000 fe9d 	bl	800e25c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d522:	7bbb      	ldrb	r3, [r7, #14]
 800d524:	3b01      	subs	r3, #1
 800d526:	b2db      	uxtb	r3, r3
 800d528:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d52a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	dce9      	bgt.n	800d506 <prvUnlockQueue+0x60>
 800d532:	e000      	b.n	800d536 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d534:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	22ff      	movs	r2, #255	@ 0xff
 800d53a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d53e:	f001 fe6d 	bl	800f21c <vPortExitCritical>
}
 800d542:	bf00      	nop
 800d544:	3710      	adds	r7, #16
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}

0800d54a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d54a:	b580      	push	{r7, lr}
 800d54c:	b084      	sub	sp, #16
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d552:	f001 fe31 	bl	800f1b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d102      	bne.n	800d564 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d55e:	2301      	movs	r3, #1
 800d560:	60fb      	str	r3, [r7, #12]
 800d562:	e001      	b.n	800d568 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d564:	2300      	movs	r3, #0
 800d566:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d568:	f001 fe58 	bl	800f21c <vPortExitCritical>

	return xReturn;
 800d56c:	68fb      	ldr	r3, [r7, #12]
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3710      	adds	r7, #16
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}

0800d576 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d576:	b580      	push	{r7, lr}
 800d578:	b084      	sub	sp, #16
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d57e:	f001 fe1b 	bl	800f1b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d102      	bne.n	800d594 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d58e:	2301      	movs	r3, #1
 800d590:	60fb      	str	r3, [r7, #12]
 800d592:	e001      	b.n	800d598 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d594:	2300      	movs	r3, #0
 800d596:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d598:	f001 fe40 	bl	800f21c <vPortExitCritical>

	return xReturn;
 800d59c:	68fb      	ldr	r3, [r7, #12]
}
 800d59e:	4618      	mov	r0, r3
 800d5a0:	3710      	adds	r7, #16
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}
	...

0800d5a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b085      	sub	sp, #20
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	60fb      	str	r3, [r7, #12]
 800d5b6:	e014      	b.n	800d5e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d5b8:	4a0f      	ldr	r2, [pc, #60]	@ (800d5f8 <vQueueAddToRegistry+0x50>)
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d10b      	bne.n	800d5dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d5c4:	490c      	ldr	r1, [pc, #48]	@ (800d5f8 <vQueueAddToRegistry+0x50>)
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d5ce:	4a0a      	ldr	r2, [pc, #40]	@ (800d5f8 <vQueueAddToRegistry+0x50>)
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	00db      	lsls	r3, r3, #3
 800d5d4:	4413      	add	r3, r2
 800d5d6:	687a      	ldr	r2, [r7, #4]
 800d5d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d5da:	e006      	b.n	800d5ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	60fb      	str	r3, [r7, #12]
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2b07      	cmp	r3, #7
 800d5e6:	d9e7      	bls.n	800d5b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d5e8:	bf00      	nop
 800d5ea:	bf00      	nop
 800d5ec:	3714      	adds	r7, #20
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr
 800d5f6:	bf00      	nop
 800d5f8:	24000b8c 	.word	0x24000b8c

0800d5fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b085      	sub	sp, #20
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d604:	2300      	movs	r3, #0
 800d606:	60fb      	str	r3, [r7, #12]
 800d608:	e016      	b.n	800d638 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d60a:	4a10      	ldr	r2, [pc, #64]	@ (800d64c <vQueueUnregisterQueue+0x50>)
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	00db      	lsls	r3, r3, #3
 800d610:	4413      	add	r3, r2
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	687a      	ldr	r2, [r7, #4]
 800d616:	429a      	cmp	r2, r3
 800d618:	d10b      	bne.n	800d632 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d61a:	4a0c      	ldr	r2, [pc, #48]	@ (800d64c <vQueueUnregisterQueue+0x50>)
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	2100      	movs	r1, #0
 800d620:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d624:	4a09      	ldr	r2, [pc, #36]	@ (800d64c <vQueueUnregisterQueue+0x50>)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	00db      	lsls	r3, r3, #3
 800d62a:	4413      	add	r3, r2
 800d62c:	2200      	movs	r2, #0
 800d62e:	605a      	str	r2, [r3, #4]
				break;
 800d630:	e006      	b.n	800d640 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	3301      	adds	r3, #1
 800d636:	60fb      	str	r3, [r7, #12]
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	2b07      	cmp	r3, #7
 800d63c:	d9e5      	bls.n	800d60a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d63e:	bf00      	nop
 800d640:	bf00      	nop
 800d642:	3714      	adds	r7, #20
 800d644:	46bd      	mov	sp, r7
 800d646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64a:	4770      	bx	lr
 800d64c:	24000b8c 	.word	0x24000b8c

0800d650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d650:	b580      	push	{r7, lr}
 800d652:	b086      	sub	sp, #24
 800d654:	af00      	add	r7, sp, #0
 800d656:	60f8      	str	r0, [r7, #12]
 800d658:	60b9      	str	r1, [r7, #8]
 800d65a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d660:	f001 fdaa 	bl	800f1b8 <vPortEnterCritical>
 800d664:	697b      	ldr	r3, [r7, #20]
 800d666:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d66a:	b25b      	sxtb	r3, r3
 800d66c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d670:	d103      	bne.n	800d67a <vQueueWaitForMessageRestricted+0x2a>
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	2200      	movs	r2, #0
 800d676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d680:	b25b      	sxtb	r3, r3
 800d682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d686:	d103      	bne.n	800d690 <vQueueWaitForMessageRestricted+0x40>
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	2200      	movs	r2, #0
 800d68c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d690:	f001 fdc4 	bl	800f21c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d694:	697b      	ldr	r3, [r7, #20]
 800d696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d106      	bne.n	800d6aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	3324      	adds	r3, #36	@ 0x24
 800d6a0:	687a      	ldr	r2, [r7, #4]
 800d6a2:	68b9      	ldr	r1, [r7, #8]
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f000 fccd 	bl	800e044 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d6aa:	6978      	ldr	r0, [r7, #20]
 800d6ac:	f7ff fefb 	bl	800d4a6 <prvUnlockQueue>
	}
 800d6b0:	bf00      	nop
 800d6b2:	3718      	adds	r7, #24
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b08e      	sub	sp, #56	@ 0x38
 800d6bc:	af04      	add	r7, sp, #16
 800d6be:	60f8      	str	r0, [r7, #12]
 800d6c0:	60b9      	str	r1, [r7, #8]
 800d6c2:	607a      	str	r2, [r7, #4]
 800d6c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d6c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d10b      	bne.n	800d6e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	623b      	str	r3, [r7, #32]
}
 800d6de:	bf00      	nop
 800d6e0:	bf00      	nop
 800d6e2:	e7fd      	b.n	800d6e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d10b      	bne.n	800d702 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d6ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6ee:	f383 8811 	msr	BASEPRI, r3
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	f3bf 8f4f 	dsb	sy
 800d6fa:	61fb      	str	r3, [r7, #28]
}
 800d6fc:	bf00      	nop
 800d6fe:	bf00      	nop
 800d700:	e7fd      	b.n	800d6fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d702:	23a8      	movs	r3, #168	@ 0xa8
 800d704:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d706:	693b      	ldr	r3, [r7, #16]
 800d708:	2ba8      	cmp	r3, #168	@ 0xa8
 800d70a:	d00b      	beq.n	800d724 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d70c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d710:	f383 8811 	msr	BASEPRI, r3
 800d714:	f3bf 8f6f 	isb	sy
 800d718:	f3bf 8f4f 	dsb	sy
 800d71c:	61bb      	str	r3, [r7, #24]
}
 800d71e:	bf00      	nop
 800d720:	bf00      	nop
 800d722:	e7fd      	b.n	800d720 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d724:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d01e      	beq.n	800d76a <xTaskCreateStatic+0xb2>
 800d72c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d01b      	beq.n	800d76a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d734:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d738:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d73a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d73e:	2202      	movs	r2, #2
 800d740:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d744:	2300      	movs	r3, #0
 800d746:	9303      	str	r3, [sp, #12]
 800d748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d74a:	9302      	str	r3, [sp, #8]
 800d74c:	f107 0314 	add.w	r3, r7, #20
 800d750:	9301      	str	r3, [sp, #4]
 800d752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d754:	9300      	str	r3, [sp, #0]
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	687a      	ldr	r2, [r7, #4]
 800d75a:	68b9      	ldr	r1, [r7, #8]
 800d75c:	68f8      	ldr	r0, [r7, #12]
 800d75e:	f000 f851 	bl	800d804 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d762:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d764:	f000 f8f6 	bl	800d954 <prvAddNewTaskToReadyList>
 800d768:	e001      	b.n	800d76e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d76a:	2300      	movs	r3, #0
 800d76c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d76e:	697b      	ldr	r3, [r7, #20]
	}
 800d770:	4618      	mov	r0, r3
 800d772:	3728      	adds	r7, #40	@ 0x28
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}

0800d778 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b08c      	sub	sp, #48	@ 0x30
 800d77c:	af04      	add	r7, sp, #16
 800d77e:	60f8      	str	r0, [r7, #12]
 800d780:	60b9      	str	r1, [r7, #8]
 800d782:	603b      	str	r3, [r7, #0]
 800d784:	4613      	mov	r3, r2
 800d786:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d788:	88fb      	ldrh	r3, [r7, #6]
 800d78a:	009b      	lsls	r3, r3, #2
 800d78c:	4618      	mov	r0, r3
 800d78e:	f001 ff19 	bl	800f5c4 <pvPortMalloc>
 800d792:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d00e      	beq.n	800d7b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d79a:	20a8      	movs	r0, #168	@ 0xa8
 800d79c:	f001 ff12 	bl	800f5c4 <pvPortMalloc>
 800d7a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d7a2:	69fb      	ldr	r3, [r7, #28]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d003      	beq.n	800d7b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d7a8:	69fb      	ldr	r3, [r7, #28]
 800d7aa:	697a      	ldr	r2, [r7, #20]
 800d7ac:	631a      	str	r2, [r3, #48]	@ 0x30
 800d7ae:	e005      	b.n	800d7bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d7b0:	6978      	ldr	r0, [r7, #20]
 800d7b2:	f001 ffd5 	bl	800f760 <vPortFree>
 800d7b6:	e001      	b.n	800d7bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d7bc:	69fb      	ldr	r3, [r7, #28]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d017      	beq.n	800d7f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d7c2:	69fb      	ldr	r3, [r7, #28]
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d7ca:	88fa      	ldrh	r2, [r7, #6]
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	9303      	str	r3, [sp, #12]
 800d7d0:	69fb      	ldr	r3, [r7, #28]
 800d7d2:	9302      	str	r3, [sp, #8]
 800d7d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d6:	9301      	str	r3, [sp, #4]
 800d7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7da:	9300      	str	r3, [sp, #0]
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	68b9      	ldr	r1, [r7, #8]
 800d7e0:	68f8      	ldr	r0, [r7, #12]
 800d7e2:	f000 f80f 	bl	800d804 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d7e6:	69f8      	ldr	r0, [r7, #28]
 800d7e8:	f000 f8b4 	bl	800d954 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	61bb      	str	r3, [r7, #24]
 800d7f0:	e002      	b.n	800d7f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800d7f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d7f8:	69bb      	ldr	r3, [r7, #24]
	}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3720      	adds	r7, #32
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
	...

0800d804 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b088      	sub	sp, #32
 800d808:	af00      	add	r7, sp, #0
 800d80a:	60f8      	str	r0, [r7, #12]
 800d80c:	60b9      	str	r1, [r7, #8]
 800d80e:	607a      	str	r2, [r7, #4]
 800d810:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d814:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	461a      	mov	r2, r3
 800d81c:	21a5      	movs	r1, #165	@ 0xa5
 800d81e:	f003 fa43 	bl	8010ca8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d824:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d826:	6879      	ldr	r1, [r7, #4]
 800d828:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d82c:	440b      	add	r3, r1
 800d82e:	009b      	lsls	r3, r3, #2
 800d830:	4413      	add	r3, r2
 800d832:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d834:	69bb      	ldr	r3, [r7, #24]
 800d836:	f023 0307 	bic.w	r3, r3, #7
 800d83a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	f003 0307 	and.w	r3, r3, #7
 800d842:	2b00      	cmp	r3, #0
 800d844:	d00b      	beq.n	800d85e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d84a:	f383 8811 	msr	BASEPRI, r3
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f3bf 8f4f 	dsb	sy
 800d856:	617b      	str	r3, [r7, #20]
}
 800d858:	bf00      	nop
 800d85a:	bf00      	nop
 800d85c:	e7fd      	b.n	800d85a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d01f      	beq.n	800d8a4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d864:	2300      	movs	r3, #0
 800d866:	61fb      	str	r3, [r7, #28]
 800d868:	e012      	b.n	800d890 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d86a:	68ba      	ldr	r2, [r7, #8]
 800d86c:	69fb      	ldr	r3, [r7, #28]
 800d86e:	4413      	add	r3, r2
 800d870:	7819      	ldrb	r1, [r3, #0]
 800d872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	4413      	add	r3, r2
 800d878:	3334      	adds	r3, #52	@ 0x34
 800d87a:	460a      	mov	r2, r1
 800d87c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d87e:	68ba      	ldr	r2, [r7, #8]
 800d880:	69fb      	ldr	r3, [r7, #28]
 800d882:	4413      	add	r3, r2
 800d884:	781b      	ldrb	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d006      	beq.n	800d898 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d88a:	69fb      	ldr	r3, [r7, #28]
 800d88c:	3301      	adds	r3, #1
 800d88e:	61fb      	str	r3, [r7, #28]
 800d890:	69fb      	ldr	r3, [r7, #28]
 800d892:	2b0f      	cmp	r3, #15
 800d894:	d9e9      	bls.n	800d86a <prvInitialiseNewTask+0x66>
 800d896:	e000      	b.n	800d89a <prvInitialiseNewTask+0x96>
			{
				break;
 800d898:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89c:	2200      	movs	r2, #0
 800d89e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d8a2:	e003      	b.n	800d8ac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ae:	2b37      	cmp	r3, #55	@ 0x37
 800d8b0:	d901      	bls.n	800d8b6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d8b2:	2337      	movs	r3, #55	@ 0x37
 800d8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8c0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ca:	3304      	adds	r3, #4
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	f7fe fecf 	bl	800c670 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d4:	3318      	adds	r3, #24
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7fe feca 	bl	800c670 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d904:	3354      	adds	r3, #84	@ 0x54
 800d906:	224c      	movs	r2, #76	@ 0x4c
 800d908:	2100      	movs	r1, #0
 800d90a:	4618      	mov	r0, r3
 800d90c:	f003 f9cc 	bl	8010ca8 <memset>
 800d910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d912:	4a0d      	ldr	r2, [pc, #52]	@ (800d948 <prvInitialiseNewTask+0x144>)
 800d914:	659a      	str	r2, [r3, #88]	@ 0x58
 800d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d918:	4a0c      	ldr	r2, [pc, #48]	@ (800d94c <prvInitialiseNewTask+0x148>)
 800d91a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91e:	4a0c      	ldr	r2, [pc, #48]	@ (800d950 <prvInitialiseNewTask+0x14c>)
 800d920:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d922:	683a      	ldr	r2, [r7, #0]
 800d924:	68f9      	ldr	r1, [r7, #12]
 800d926:	69b8      	ldr	r0, [r7, #24]
 800d928:	f001 fb12 	bl	800ef50 <pxPortInitialiseStack>
 800d92c:	4602      	mov	r2, r0
 800d92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d930:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d934:	2b00      	cmp	r3, #0
 800d936:	d002      	beq.n	800d93e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d93c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d93e:	bf00      	nop
 800d940:	3720      	adds	r7, #32
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	24004e38 	.word	0x24004e38
 800d94c:	24004ea0 	.word	0x24004ea0
 800d950:	24004f08 	.word	0x24004f08

0800d954 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d95c:	f001 fc2c 	bl	800f1b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d960:	4b2d      	ldr	r3, [pc, #180]	@ (800da18 <prvAddNewTaskToReadyList+0xc4>)
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	3301      	adds	r3, #1
 800d966:	4a2c      	ldr	r2, [pc, #176]	@ (800da18 <prvAddNewTaskToReadyList+0xc4>)
 800d968:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d96a:	4b2c      	ldr	r3, [pc, #176]	@ (800da1c <prvAddNewTaskToReadyList+0xc8>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d109      	bne.n	800d986 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d972:	4a2a      	ldr	r2, [pc, #168]	@ (800da1c <prvAddNewTaskToReadyList+0xc8>)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d978:	4b27      	ldr	r3, [pc, #156]	@ (800da18 <prvAddNewTaskToReadyList+0xc4>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	2b01      	cmp	r3, #1
 800d97e:	d110      	bne.n	800d9a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d980:	f000 fce6 	bl	800e350 <prvInitialiseTaskLists>
 800d984:	e00d      	b.n	800d9a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d986:	4b26      	ldr	r3, [pc, #152]	@ (800da20 <prvAddNewTaskToReadyList+0xcc>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d109      	bne.n	800d9a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d98e:	4b23      	ldr	r3, [pc, #140]	@ (800da1c <prvAddNewTaskToReadyList+0xc8>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d998:	429a      	cmp	r2, r3
 800d99a:	d802      	bhi.n	800d9a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d99c:	4a1f      	ldr	r2, [pc, #124]	@ (800da1c <prvAddNewTaskToReadyList+0xc8>)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d9a2:	4b20      	ldr	r3, [pc, #128]	@ (800da24 <prvAddNewTaskToReadyList+0xd0>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	4a1e      	ldr	r2, [pc, #120]	@ (800da24 <prvAddNewTaskToReadyList+0xd0>)
 800d9aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d9ac:	4b1d      	ldr	r3, [pc, #116]	@ (800da24 <prvAddNewTaskToReadyList+0xd0>)
 800d9ae:	681a      	ldr	r2, [r3, #0]
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9b8:	4b1b      	ldr	r3, [pc, #108]	@ (800da28 <prvAddNewTaskToReadyList+0xd4>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d903      	bls.n	800d9c8 <prvAddNewTaskToReadyList+0x74>
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c4:	4a18      	ldr	r2, [pc, #96]	@ (800da28 <prvAddNewTaskToReadyList+0xd4>)
 800d9c6:	6013      	str	r3, [r2, #0]
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	009b      	lsls	r3, r3, #2
 800d9d0:	4413      	add	r3, r2
 800d9d2:	009b      	lsls	r3, r3, #2
 800d9d4:	4a15      	ldr	r2, [pc, #84]	@ (800da2c <prvAddNewTaskToReadyList+0xd8>)
 800d9d6:	441a      	add	r2, r3
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	3304      	adds	r3, #4
 800d9dc:	4619      	mov	r1, r3
 800d9de:	4610      	mov	r0, r2
 800d9e0:	f7fe fe53 	bl	800c68a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d9e4:	f001 fc1a 	bl	800f21c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d9e8:	4b0d      	ldr	r3, [pc, #52]	@ (800da20 <prvAddNewTaskToReadyList+0xcc>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00e      	beq.n	800da0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d9f0:	4b0a      	ldr	r3, [pc, #40]	@ (800da1c <prvAddNewTaskToReadyList+0xc8>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d207      	bcs.n	800da0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d9fe:	4b0c      	ldr	r3, [pc, #48]	@ (800da30 <prvAddNewTaskToReadyList+0xdc>)
 800da00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da04:	601a      	str	r2, [r3, #0]
 800da06:	f3bf 8f4f 	dsb	sy
 800da0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da0e:	bf00      	nop
 800da10:	3708      	adds	r7, #8
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}
 800da16:	bf00      	nop
 800da18:	240010a0 	.word	0x240010a0
 800da1c:	24000bcc 	.word	0x24000bcc
 800da20:	240010ac 	.word	0x240010ac
 800da24:	240010bc 	.word	0x240010bc
 800da28:	240010a8 	.word	0x240010a8
 800da2c:	24000bd0 	.word	0x24000bd0
 800da30:	e000ed04 	.word	0xe000ed04

0800da34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800da34:	b580      	push	{r7, lr}
 800da36:	b084      	sub	sp, #16
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800da3c:	2300      	movs	r3, #0
 800da3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d018      	beq.n	800da78 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800da46:	4b14      	ldr	r3, [pc, #80]	@ (800da98 <vTaskDelay+0x64>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00b      	beq.n	800da66 <vTaskDelay+0x32>
	__asm volatile
 800da4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da52:	f383 8811 	msr	BASEPRI, r3
 800da56:	f3bf 8f6f 	isb	sy
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	60bb      	str	r3, [r7, #8]
}
 800da60:	bf00      	nop
 800da62:	bf00      	nop
 800da64:	e7fd      	b.n	800da62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800da66:	f000 f88b 	bl	800db80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800da6a:	2100      	movs	r1, #0
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f000 fec1 	bl	800e7f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800da72:	f000 f8cb 	bl	800dc0c <xTaskResumeAll>
 800da76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d107      	bne.n	800da8e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800da7e:	4b07      	ldr	r3, [pc, #28]	@ (800da9c <vTaskDelay+0x68>)
 800da80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da84:	601a      	str	r2, [r3, #0]
 800da86:	f3bf 8f4f 	dsb	sy
 800da8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800da8e:	bf00      	nop
 800da90:	3710      	adds	r7, #16
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	240010c8 	.word	0x240010c8
 800da9c:	e000ed04 	.word	0xe000ed04

0800daa0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b08a      	sub	sp, #40	@ 0x28
 800daa4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800daa6:	2300      	movs	r3, #0
 800daa8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800daaa:	2300      	movs	r3, #0
 800daac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800daae:	463a      	mov	r2, r7
 800dab0:	1d39      	adds	r1, r7, #4
 800dab2:	f107 0308 	add.w	r3, r7, #8
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7fe fd86 	bl	800c5c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dabc:	6839      	ldr	r1, [r7, #0]
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	9202      	str	r2, [sp, #8]
 800dac4:	9301      	str	r3, [sp, #4]
 800dac6:	2300      	movs	r3, #0
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	2300      	movs	r3, #0
 800dacc:	460a      	mov	r2, r1
 800dace:	4924      	ldr	r1, [pc, #144]	@ (800db60 <vTaskStartScheduler+0xc0>)
 800dad0:	4824      	ldr	r0, [pc, #144]	@ (800db64 <vTaskStartScheduler+0xc4>)
 800dad2:	f7ff fdf1 	bl	800d6b8 <xTaskCreateStatic>
 800dad6:	4603      	mov	r3, r0
 800dad8:	4a23      	ldr	r2, [pc, #140]	@ (800db68 <vTaskStartScheduler+0xc8>)
 800dada:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dadc:	4b22      	ldr	r3, [pc, #136]	@ (800db68 <vTaskStartScheduler+0xc8>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d002      	beq.n	800daea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800dae4:	2301      	movs	r3, #1
 800dae6:	617b      	str	r3, [r7, #20]
 800dae8:	e001      	b.n	800daee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800daea:	2300      	movs	r3, #0
 800daec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	2b01      	cmp	r3, #1
 800daf2:	d102      	bne.n	800dafa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800daf4:	f000 fed2 	bl	800e89c <xTimerCreateTimerTask>
 800daf8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d11b      	bne.n	800db38 <vTaskStartScheduler+0x98>
	__asm volatile
 800db00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db04:	f383 8811 	msr	BASEPRI, r3
 800db08:	f3bf 8f6f 	isb	sy
 800db0c:	f3bf 8f4f 	dsb	sy
 800db10:	613b      	str	r3, [r7, #16]
}
 800db12:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800db14:	4b15      	ldr	r3, [pc, #84]	@ (800db6c <vTaskStartScheduler+0xcc>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	3354      	adds	r3, #84	@ 0x54
 800db1a:	4a15      	ldr	r2, [pc, #84]	@ (800db70 <vTaskStartScheduler+0xd0>)
 800db1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800db1e:	4b15      	ldr	r3, [pc, #84]	@ (800db74 <vTaskStartScheduler+0xd4>)
 800db20:	f04f 32ff 	mov.w	r2, #4294967295
 800db24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800db26:	4b14      	ldr	r3, [pc, #80]	@ (800db78 <vTaskStartScheduler+0xd8>)
 800db28:	2201      	movs	r2, #1
 800db2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800db2c:	4b13      	ldr	r3, [pc, #76]	@ (800db7c <vTaskStartScheduler+0xdc>)
 800db2e:	2200      	movs	r2, #0
 800db30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800db32:	f001 fa9d 	bl	800f070 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800db36:	e00f      	b.n	800db58 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800db38:	697b      	ldr	r3, [r7, #20]
 800db3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db3e:	d10b      	bne.n	800db58 <vTaskStartScheduler+0xb8>
	__asm volatile
 800db40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db44:	f383 8811 	msr	BASEPRI, r3
 800db48:	f3bf 8f6f 	isb	sy
 800db4c:	f3bf 8f4f 	dsb	sy
 800db50:	60fb      	str	r3, [r7, #12]
}
 800db52:	bf00      	nop
 800db54:	bf00      	nop
 800db56:	e7fd      	b.n	800db54 <vTaskStartScheduler+0xb4>
}
 800db58:	bf00      	nop
 800db5a:	3718      	adds	r7, #24
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}
 800db60:	080143d4 	.word	0x080143d4
 800db64:	0800e275 	.word	0x0800e275
 800db68:	240010c4 	.word	0x240010c4
 800db6c:	24000bcc 	.word	0x24000bcc
 800db70:	24000020 	.word	0x24000020
 800db74:	240010c0 	.word	0x240010c0
 800db78:	240010ac 	.word	0x240010ac
 800db7c:	240010a4 	.word	0x240010a4

0800db80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800db80:	b480      	push	{r7}
 800db82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800db84:	4b04      	ldr	r3, [pc, #16]	@ (800db98 <vTaskSuspendAll+0x18>)
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	3301      	adds	r3, #1
 800db8a:	4a03      	ldr	r2, [pc, #12]	@ (800db98 <vTaskSuspendAll+0x18>)
 800db8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800db8e:	bf00      	nop
 800db90:	46bd      	mov	sp, r7
 800db92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db96:	4770      	bx	lr
 800db98:	240010c8 	.word	0x240010c8

0800db9c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800db9c:	b480      	push	{r7}
 800db9e:	b083      	sub	sp, #12
 800dba0:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800dba2:	2300      	movs	r3, #0
 800dba4:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800dba6:	4b14      	ldr	r3, [pc, #80]	@ (800dbf8 <prvGetExpectedIdleTime+0x5c>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d001      	beq.n	800dbb2 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800dbae:	2301      	movs	r3, #1
 800dbb0:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800dbb2:	4b12      	ldr	r3, [pc, #72]	@ (800dbfc <prvGetExpectedIdleTime+0x60>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d002      	beq.n	800dbc2 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	607b      	str	r3, [r7, #4]
 800dbc0:	e012      	b.n	800dbe8 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800dbc2:	4b0f      	ldr	r3, [pc, #60]	@ (800dc00 <prvGetExpectedIdleTime+0x64>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	2b01      	cmp	r3, #1
 800dbc8:	d902      	bls.n	800dbd0 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800dbca:	2300      	movs	r3, #0
 800dbcc:	607b      	str	r3, [r7, #4]
 800dbce:	e00b      	b.n	800dbe8 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d002      	beq.n	800dbdc <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	607b      	str	r3, [r7, #4]
 800dbda:	e005      	b.n	800dbe8 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800dbdc:	4b09      	ldr	r3, [pc, #36]	@ (800dc04 <prvGetExpectedIdleTime+0x68>)
 800dbde:	681a      	ldr	r2, [r3, #0]
 800dbe0:	4b09      	ldr	r3, [pc, #36]	@ (800dc08 <prvGetExpectedIdleTime+0x6c>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	1ad3      	subs	r3, r2, r3
 800dbe6:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800dbe8:	687b      	ldr	r3, [r7, #4]
	}
 800dbea:	4618      	mov	r0, r3
 800dbec:	370c      	adds	r7, #12
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr
 800dbf6:	bf00      	nop
 800dbf8:	240010a8 	.word	0x240010a8
 800dbfc:	24000bcc 	.word	0x24000bcc
 800dc00:	24000bd0 	.word	0x24000bd0
 800dc04:	240010c0 	.word	0x240010c0
 800dc08:	240010a4 	.word	0x240010a4

0800dc0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b084      	sub	sp, #16
 800dc10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dc12:	2300      	movs	r3, #0
 800dc14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dc16:	2300      	movs	r3, #0
 800dc18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dc1a:	4b42      	ldr	r3, [pc, #264]	@ (800dd24 <xTaskResumeAll+0x118>)
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d10b      	bne.n	800dc3a <xTaskResumeAll+0x2e>
	__asm volatile
 800dc22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc26:	f383 8811 	msr	BASEPRI, r3
 800dc2a:	f3bf 8f6f 	isb	sy
 800dc2e:	f3bf 8f4f 	dsb	sy
 800dc32:	603b      	str	r3, [r7, #0]
}
 800dc34:	bf00      	nop
 800dc36:	bf00      	nop
 800dc38:	e7fd      	b.n	800dc36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dc3a:	f001 fabd 	bl	800f1b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dc3e:	4b39      	ldr	r3, [pc, #228]	@ (800dd24 <xTaskResumeAll+0x118>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	3b01      	subs	r3, #1
 800dc44:	4a37      	ldr	r2, [pc, #220]	@ (800dd24 <xTaskResumeAll+0x118>)
 800dc46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc48:	4b36      	ldr	r3, [pc, #216]	@ (800dd24 <xTaskResumeAll+0x118>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d162      	bne.n	800dd16 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dc50:	4b35      	ldr	r3, [pc, #212]	@ (800dd28 <xTaskResumeAll+0x11c>)
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d05e      	beq.n	800dd16 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dc58:	e02f      	b.n	800dcba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc5a:	4b34      	ldr	r3, [pc, #208]	@ (800dd2c <xTaskResumeAll+0x120>)
 800dc5c:	68db      	ldr	r3, [r3, #12]
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	3318      	adds	r3, #24
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7fe fd6c 	bl	800c744 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	3304      	adds	r3, #4
 800dc70:	4618      	mov	r0, r3
 800dc72:	f7fe fd67 	bl	800c744 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc7a:	4b2d      	ldr	r3, [pc, #180]	@ (800dd30 <xTaskResumeAll+0x124>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	d903      	bls.n	800dc8a <xTaskResumeAll+0x7e>
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc86:	4a2a      	ldr	r2, [pc, #168]	@ (800dd30 <xTaskResumeAll+0x124>)
 800dc88:	6013      	str	r3, [r2, #0]
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc8e:	4613      	mov	r3, r2
 800dc90:	009b      	lsls	r3, r3, #2
 800dc92:	4413      	add	r3, r2
 800dc94:	009b      	lsls	r3, r3, #2
 800dc96:	4a27      	ldr	r2, [pc, #156]	@ (800dd34 <xTaskResumeAll+0x128>)
 800dc98:	441a      	add	r2, r3
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	3304      	adds	r3, #4
 800dc9e:	4619      	mov	r1, r3
 800dca0:	4610      	mov	r0, r2
 800dca2:	f7fe fcf2 	bl	800c68a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcaa:	4b23      	ldr	r3, [pc, #140]	@ (800dd38 <xTaskResumeAll+0x12c>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d302      	bcc.n	800dcba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800dcb4:	4b21      	ldr	r3, [pc, #132]	@ (800dd3c <xTaskResumeAll+0x130>)
 800dcb6:	2201      	movs	r2, #1
 800dcb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dcba:	4b1c      	ldr	r3, [pc, #112]	@ (800dd2c <xTaskResumeAll+0x120>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1cb      	bne.n	800dc5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d001      	beq.n	800dccc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dcc8:	f000 fbe6 	bl	800e498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dccc:	4b1c      	ldr	r3, [pc, #112]	@ (800dd40 <xTaskResumeAll+0x134>)
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d010      	beq.n	800dcfa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dcd8:	f000 f86e 	bl	800ddb8 <xTaskIncrementTick>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d002      	beq.n	800dce8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800dce2:	4b16      	ldr	r3, [pc, #88]	@ (800dd3c <xTaskResumeAll+0x130>)
 800dce4:	2201      	movs	r2, #1
 800dce6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	3b01      	subs	r3, #1
 800dcec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d1f1      	bne.n	800dcd8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800dcf4:	4b12      	ldr	r3, [pc, #72]	@ (800dd40 <xTaskResumeAll+0x134>)
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dcfa:	4b10      	ldr	r3, [pc, #64]	@ (800dd3c <xTaskResumeAll+0x130>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d009      	beq.n	800dd16 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dd02:	2301      	movs	r3, #1
 800dd04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dd06:	4b0f      	ldr	r3, [pc, #60]	@ (800dd44 <xTaskResumeAll+0x138>)
 800dd08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd0c:	601a      	str	r2, [r3, #0]
 800dd0e:	f3bf 8f4f 	dsb	sy
 800dd12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd16:	f001 fa81 	bl	800f21c <vPortExitCritical>

	return xAlreadyYielded;
 800dd1a:	68bb      	ldr	r3, [r7, #8]
}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3710      	adds	r7, #16
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}
 800dd24:	240010c8 	.word	0x240010c8
 800dd28:	240010a0 	.word	0x240010a0
 800dd2c:	24001060 	.word	0x24001060
 800dd30:	240010a8 	.word	0x240010a8
 800dd34:	24000bd0 	.word	0x24000bd0
 800dd38:	24000bcc 	.word	0x24000bcc
 800dd3c:	240010b4 	.word	0x240010b4
 800dd40:	240010b0 	.word	0x240010b0
 800dd44:	e000ed04 	.word	0xe000ed04

0800dd48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dd48:	b480      	push	{r7}
 800dd4a:	b083      	sub	sp, #12
 800dd4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dd4e:	4b05      	ldr	r3, [pc, #20]	@ (800dd64 <xTaskGetTickCount+0x1c>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dd54:	687b      	ldr	r3, [r7, #4]
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	370c      	adds	r7, #12
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	240010a4 	.word	0x240010a4

0800dd68 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800dd68:	b480      	push	{r7}
 800dd6a:	b085      	sub	sp, #20
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800dd70:	4b0f      	ldr	r3, [pc, #60]	@ (800ddb0 <vTaskStepTick+0x48>)
 800dd72:	681a      	ldr	r2, [r3, #0]
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	441a      	add	r2, r3
 800dd78:	4b0e      	ldr	r3, [pc, #56]	@ (800ddb4 <vTaskStepTick+0x4c>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d90b      	bls.n	800dd98 <vTaskStepTick+0x30>
	__asm volatile
 800dd80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd84:	f383 8811 	msr	BASEPRI, r3
 800dd88:	f3bf 8f6f 	isb	sy
 800dd8c:	f3bf 8f4f 	dsb	sy
 800dd90:	60fb      	str	r3, [r7, #12]
}
 800dd92:	bf00      	nop
 800dd94:	bf00      	nop
 800dd96:	e7fd      	b.n	800dd94 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 800dd98:	4b05      	ldr	r3, [pc, #20]	@ (800ddb0 <vTaskStepTick+0x48>)
 800dd9a:	681a      	ldr	r2, [r3, #0]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	4413      	add	r3, r2
 800dda0:	4a03      	ldr	r2, [pc, #12]	@ (800ddb0 <vTaskStepTick+0x48>)
 800dda2:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800dda4:	bf00      	nop
 800dda6:	3714      	adds	r7, #20
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr
 800ddb0:	240010a4 	.word	0x240010a4
 800ddb4:	240010c0 	.word	0x240010c0

0800ddb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b086      	sub	sp, #24
 800ddbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ddc2:	4b4f      	ldr	r3, [pc, #316]	@ (800df00 <xTaskIncrementTick+0x148>)
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	f040 8090 	bne.w	800deec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ddcc:	4b4d      	ldr	r3, [pc, #308]	@ (800df04 <xTaskIncrementTick+0x14c>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	3301      	adds	r3, #1
 800ddd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ddd4:	4a4b      	ldr	r2, [pc, #300]	@ (800df04 <xTaskIncrementTick+0x14c>)
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d121      	bne.n	800de24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800dde0:	4b49      	ldr	r3, [pc, #292]	@ (800df08 <xTaskIncrementTick+0x150>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d00b      	beq.n	800de02 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ddea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddee:	f383 8811 	msr	BASEPRI, r3
 800ddf2:	f3bf 8f6f 	isb	sy
 800ddf6:	f3bf 8f4f 	dsb	sy
 800ddfa:	603b      	str	r3, [r7, #0]
}
 800ddfc:	bf00      	nop
 800ddfe:	bf00      	nop
 800de00:	e7fd      	b.n	800ddfe <xTaskIncrementTick+0x46>
 800de02:	4b41      	ldr	r3, [pc, #260]	@ (800df08 <xTaskIncrementTick+0x150>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	60fb      	str	r3, [r7, #12]
 800de08:	4b40      	ldr	r3, [pc, #256]	@ (800df0c <xTaskIncrementTick+0x154>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4a3e      	ldr	r2, [pc, #248]	@ (800df08 <xTaskIncrementTick+0x150>)
 800de0e:	6013      	str	r3, [r2, #0]
 800de10:	4a3e      	ldr	r2, [pc, #248]	@ (800df0c <xTaskIncrementTick+0x154>)
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	6013      	str	r3, [r2, #0]
 800de16:	4b3e      	ldr	r3, [pc, #248]	@ (800df10 <xTaskIncrementTick+0x158>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	3301      	adds	r3, #1
 800de1c:	4a3c      	ldr	r2, [pc, #240]	@ (800df10 <xTaskIncrementTick+0x158>)
 800de1e:	6013      	str	r3, [r2, #0]
 800de20:	f000 fb3a 	bl	800e498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800de24:	4b3b      	ldr	r3, [pc, #236]	@ (800df14 <xTaskIncrementTick+0x15c>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	693a      	ldr	r2, [r7, #16]
 800de2a:	429a      	cmp	r2, r3
 800de2c:	d349      	bcc.n	800dec2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de2e:	4b36      	ldr	r3, [pc, #216]	@ (800df08 <xTaskIncrementTick+0x150>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d104      	bne.n	800de42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de38:	4b36      	ldr	r3, [pc, #216]	@ (800df14 <xTaskIncrementTick+0x15c>)
 800de3a:	f04f 32ff 	mov.w	r2, #4294967295
 800de3e:	601a      	str	r2, [r3, #0]
					break;
 800de40:	e03f      	b.n	800dec2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de42:	4b31      	ldr	r3, [pc, #196]	@ (800df08 <xTaskIncrementTick+0x150>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	68db      	ldr	r3, [r3, #12]
 800de48:	68db      	ldr	r3, [r3, #12]
 800de4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800de4c:	68bb      	ldr	r3, [r7, #8]
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800de52:	693a      	ldr	r2, [r7, #16]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	429a      	cmp	r2, r3
 800de58:	d203      	bcs.n	800de62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800de5a:	4a2e      	ldr	r2, [pc, #184]	@ (800df14 <xTaskIncrementTick+0x15c>)
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800de60:	e02f      	b.n	800dec2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	3304      	adds	r3, #4
 800de66:	4618      	mov	r0, r3
 800de68:	f7fe fc6c 	bl	800c744 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de70:	2b00      	cmp	r3, #0
 800de72:	d004      	beq.n	800de7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	3318      	adds	r3, #24
 800de78:	4618      	mov	r0, r3
 800de7a:	f7fe fc63 	bl	800c744 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de82:	4b25      	ldr	r3, [pc, #148]	@ (800df18 <xTaskIncrementTick+0x160>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	429a      	cmp	r2, r3
 800de88:	d903      	bls.n	800de92 <xTaskIncrementTick+0xda>
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de8e:	4a22      	ldr	r2, [pc, #136]	@ (800df18 <xTaskIncrementTick+0x160>)
 800de90:	6013      	str	r3, [r2, #0]
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de96:	4613      	mov	r3, r2
 800de98:	009b      	lsls	r3, r3, #2
 800de9a:	4413      	add	r3, r2
 800de9c:	009b      	lsls	r3, r3, #2
 800de9e:	4a1f      	ldr	r2, [pc, #124]	@ (800df1c <xTaskIncrementTick+0x164>)
 800dea0:	441a      	add	r2, r3
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	3304      	adds	r3, #4
 800dea6:	4619      	mov	r1, r3
 800dea8:	4610      	mov	r0, r2
 800deaa:	f7fe fbee 	bl	800c68a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800deb2:	4b1b      	ldr	r3, [pc, #108]	@ (800df20 <xTaskIncrementTick+0x168>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deb8:	429a      	cmp	r2, r3
 800deba:	d3b8      	bcc.n	800de2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800debc:	2301      	movs	r3, #1
 800debe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dec0:	e7b5      	b.n	800de2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dec2:	4b17      	ldr	r3, [pc, #92]	@ (800df20 <xTaskIncrementTick+0x168>)
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dec8:	4914      	ldr	r1, [pc, #80]	@ (800df1c <xTaskIncrementTick+0x164>)
 800deca:	4613      	mov	r3, r2
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	4413      	add	r3, r2
 800ded0:	009b      	lsls	r3, r3, #2
 800ded2:	440b      	add	r3, r1
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	2b01      	cmp	r3, #1
 800ded8:	d901      	bls.n	800dede <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800deda:	2301      	movs	r3, #1
 800dedc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dede:	4b11      	ldr	r3, [pc, #68]	@ (800df24 <xTaskIncrementTick+0x16c>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d007      	beq.n	800def6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dee6:	2301      	movs	r3, #1
 800dee8:	617b      	str	r3, [r7, #20]
 800deea:	e004      	b.n	800def6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800deec:	4b0e      	ldr	r3, [pc, #56]	@ (800df28 <xTaskIncrementTick+0x170>)
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	3301      	adds	r3, #1
 800def2:	4a0d      	ldr	r2, [pc, #52]	@ (800df28 <xTaskIncrementTick+0x170>)
 800def4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800def6:	697b      	ldr	r3, [r7, #20]
}
 800def8:	4618      	mov	r0, r3
 800defa:	3718      	adds	r7, #24
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}
 800df00:	240010c8 	.word	0x240010c8
 800df04:	240010a4 	.word	0x240010a4
 800df08:	24001058 	.word	0x24001058
 800df0c:	2400105c 	.word	0x2400105c
 800df10:	240010b8 	.word	0x240010b8
 800df14:	240010c0 	.word	0x240010c0
 800df18:	240010a8 	.word	0x240010a8
 800df1c:	24000bd0 	.word	0x24000bd0
 800df20:	24000bcc 	.word	0x24000bcc
 800df24:	240010b4 	.word	0x240010b4
 800df28:	240010b0 	.word	0x240010b0

0800df2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800df2c:	b480      	push	{r7}
 800df2e:	b085      	sub	sp, #20
 800df30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800df32:	4b2b      	ldr	r3, [pc, #172]	@ (800dfe0 <vTaskSwitchContext+0xb4>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d003      	beq.n	800df42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800df3a:	4b2a      	ldr	r3, [pc, #168]	@ (800dfe4 <vTaskSwitchContext+0xb8>)
 800df3c:	2201      	movs	r2, #1
 800df3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800df40:	e047      	b.n	800dfd2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800df42:	4b28      	ldr	r3, [pc, #160]	@ (800dfe4 <vTaskSwitchContext+0xb8>)
 800df44:	2200      	movs	r2, #0
 800df46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df48:	4b27      	ldr	r3, [pc, #156]	@ (800dfe8 <vTaskSwitchContext+0xbc>)
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	60fb      	str	r3, [r7, #12]
 800df4e:	e011      	b.n	800df74 <vTaskSwitchContext+0x48>
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d10b      	bne.n	800df6e <vTaskSwitchContext+0x42>
	__asm volatile
 800df56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df5a:	f383 8811 	msr	BASEPRI, r3
 800df5e:	f3bf 8f6f 	isb	sy
 800df62:	f3bf 8f4f 	dsb	sy
 800df66:	607b      	str	r3, [r7, #4]
}
 800df68:	bf00      	nop
 800df6a:	bf00      	nop
 800df6c:	e7fd      	b.n	800df6a <vTaskSwitchContext+0x3e>
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	3b01      	subs	r3, #1
 800df72:	60fb      	str	r3, [r7, #12]
 800df74:	491d      	ldr	r1, [pc, #116]	@ (800dfec <vTaskSwitchContext+0xc0>)
 800df76:	68fa      	ldr	r2, [r7, #12]
 800df78:	4613      	mov	r3, r2
 800df7a:	009b      	lsls	r3, r3, #2
 800df7c:	4413      	add	r3, r2
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	440b      	add	r3, r1
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d0e3      	beq.n	800df50 <vTaskSwitchContext+0x24>
 800df88:	68fa      	ldr	r2, [r7, #12]
 800df8a:	4613      	mov	r3, r2
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	4413      	add	r3, r2
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	4a16      	ldr	r2, [pc, #88]	@ (800dfec <vTaskSwitchContext+0xc0>)
 800df94:	4413      	add	r3, r2
 800df96:	60bb      	str	r3, [r7, #8]
 800df98:	68bb      	ldr	r3, [r7, #8]
 800df9a:	685b      	ldr	r3, [r3, #4]
 800df9c:	685a      	ldr	r2, [r3, #4]
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	605a      	str	r2, [r3, #4]
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	685a      	ldr	r2, [r3, #4]
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	3308      	adds	r3, #8
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d104      	bne.n	800dfb8 <vTaskSwitchContext+0x8c>
 800dfae:	68bb      	ldr	r3, [r7, #8]
 800dfb0:	685b      	ldr	r3, [r3, #4]
 800dfb2:	685a      	ldr	r2, [r3, #4]
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	605a      	str	r2, [r3, #4]
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	685b      	ldr	r3, [r3, #4]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	4a0c      	ldr	r2, [pc, #48]	@ (800dff0 <vTaskSwitchContext+0xc4>)
 800dfc0:	6013      	str	r3, [r2, #0]
 800dfc2:	4a09      	ldr	r2, [pc, #36]	@ (800dfe8 <vTaskSwitchContext+0xbc>)
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dfc8:	4b09      	ldr	r3, [pc, #36]	@ (800dff0 <vTaskSwitchContext+0xc4>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	3354      	adds	r3, #84	@ 0x54
 800dfce:	4a09      	ldr	r2, [pc, #36]	@ (800dff4 <vTaskSwitchContext+0xc8>)
 800dfd0:	6013      	str	r3, [r2, #0]
}
 800dfd2:	bf00      	nop
 800dfd4:	3714      	adds	r7, #20
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfdc:	4770      	bx	lr
 800dfde:	bf00      	nop
 800dfe0:	240010c8 	.word	0x240010c8
 800dfe4:	240010b4 	.word	0x240010b4
 800dfe8:	240010a8 	.word	0x240010a8
 800dfec:	24000bd0 	.word	0x24000bd0
 800dff0:	24000bcc 	.word	0x24000bcc
 800dff4:	24000020 	.word	0x24000020

0800dff8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d10b      	bne.n	800e020 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e00c:	f383 8811 	msr	BASEPRI, r3
 800e010:	f3bf 8f6f 	isb	sy
 800e014:	f3bf 8f4f 	dsb	sy
 800e018:	60fb      	str	r3, [r7, #12]
}
 800e01a:	bf00      	nop
 800e01c:	bf00      	nop
 800e01e:	e7fd      	b.n	800e01c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e020:	4b07      	ldr	r3, [pc, #28]	@ (800e040 <vTaskPlaceOnEventList+0x48>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	3318      	adds	r3, #24
 800e026:	4619      	mov	r1, r3
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f7fe fb52 	bl	800c6d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e02e:	2101      	movs	r1, #1
 800e030:	6838      	ldr	r0, [r7, #0]
 800e032:	f000 fbdf 	bl	800e7f4 <prvAddCurrentTaskToDelayedList>
}
 800e036:	bf00      	nop
 800e038:	3710      	adds	r7, #16
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}
 800e03e:	bf00      	nop
 800e040:	24000bcc 	.word	0x24000bcc

0800e044 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e044:	b580      	push	{r7, lr}
 800e046:	b086      	sub	sp, #24
 800e048:	af00      	add	r7, sp, #0
 800e04a:	60f8      	str	r0, [r7, #12]
 800e04c:	60b9      	str	r1, [r7, #8]
 800e04e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d10b      	bne.n	800e06e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e05a:	f383 8811 	msr	BASEPRI, r3
 800e05e:	f3bf 8f6f 	isb	sy
 800e062:	f3bf 8f4f 	dsb	sy
 800e066:	617b      	str	r3, [r7, #20]
}
 800e068:	bf00      	nop
 800e06a:	bf00      	nop
 800e06c:	e7fd      	b.n	800e06a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e06e:	4b0a      	ldr	r3, [pc, #40]	@ (800e098 <vTaskPlaceOnEventListRestricted+0x54>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	3318      	adds	r3, #24
 800e074:	4619      	mov	r1, r3
 800e076:	68f8      	ldr	r0, [r7, #12]
 800e078:	f7fe fb07 	bl	800c68a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d002      	beq.n	800e088 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e082:	f04f 33ff 	mov.w	r3, #4294967295
 800e086:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e088:	6879      	ldr	r1, [r7, #4]
 800e08a:	68b8      	ldr	r0, [r7, #8]
 800e08c:	f000 fbb2 	bl	800e7f4 <prvAddCurrentTaskToDelayedList>
	}
 800e090:	bf00      	nop
 800e092:	3718      	adds	r7, #24
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	24000bcc 	.word	0x24000bcc

0800e09c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b086      	sub	sp, #24
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	68db      	ldr	r3, [r3, #12]
 800e0a8:	68db      	ldr	r3, [r3, #12]
 800e0aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d10b      	bne.n	800e0ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0b6:	f383 8811 	msr	BASEPRI, r3
 800e0ba:	f3bf 8f6f 	isb	sy
 800e0be:	f3bf 8f4f 	dsb	sy
 800e0c2:	60fb      	str	r3, [r7, #12]
}
 800e0c4:	bf00      	nop
 800e0c6:	bf00      	nop
 800e0c8:	e7fd      	b.n	800e0c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e0ca:	693b      	ldr	r3, [r7, #16]
 800e0cc:	3318      	adds	r3, #24
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fe fb38 	bl	800c744 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e0d4:	4b1e      	ldr	r3, [pc, #120]	@ (800e150 <xTaskRemoveFromEventList+0xb4>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d11f      	bne.n	800e11c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	3304      	adds	r3, #4
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f7fe fb2f 	bl	800c744 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e0e6:	693b      	ldr	r3, [r7, #16]
 800e0e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0ea:	4b1a      	ldr	r3, [pc, #104]	@ (800e154 <xTaskRemoveFromEventList+0xb8>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	429a      	cmp	r2, r3
 800e0f0:	d903      	bls.n	800e0fa <xTaskRemoveFromEventList+0x5e>
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f6:	4a17      	ldr	r2, [pc, #92]	@ (800e154 <xTaskRemoveFromEventList+0xb8>)
 800e0f8:	6013      	str	r3, [r2, #0]
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0fe:	4613      	mov	r3, r2
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	4413      	add	r3, r2
 800e104:	009b      	lsls	r3, r3, #2
 800e106:	4a14      	ldr	r2, [pc, #80]	@ (800e158 <xTaskRemoveFromEventList+0xbc>)
 800e108:	441a      	add	r2, r3
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	3304      	adds	r3, #4
 800e10e:	4619      	mov	r1, r3
 800e110:	4610      	mov	r0, r2
 800e112:	f7fe faba 	bl	800c68a <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800e116:	f000 f9bf 	bl	800e498 <prvResetNextTaskUnblockTime>
 800e11a:	e005      	b.n	800e128 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	3318      	adds	r3, #24
 800e120:	4619      	mov	r1, r3
 800e122:	480e      	ldr	r0, [pc, #56]	@ (800e15c <xTaskRemoveFromEventList+0xc0>)
 800e124:	f7fe fab1 	bl	800c68a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e12c:	4b0c      	ldr	r3, [pc, #48]	@ (800e160 <xTaskRemoveFromEventList+0xc4>)
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e132:	429a      	cmp	r2, r3
 800e134:	d905      	bls.n	800e142 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e136:	2301      	movs	r3, #1
 800e138:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e13a:	4b0a      	ldr	r3, [pc, #40]	@ (800e164 <xTaskRemoveFromEventList+0xc8>)
 800e13c:	2201      	movs	r2, #1
 800e13e:	601a      	str	r2, [r3, #0]
 800e140:	e001      	b.n	800e146 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800e142:	2300      	movs	r3, #0
 800e144:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e146:	697b      	ldr	r3, [r7, #20]
}
 800e148:	4618      	mov	r0, r3
 800e14a:	3718      	adds	r7, #24
 800e14c:	46bd      	mov	sp, r7
 800e14e:	bd80      	pop	{r7, pc}
 800e150:	240010c8 	.word	0x240010c8
 800e154:	240010a8 	.word	0x240010a8
 800e158:	24000bd0 	.word	0x24000bd0
 800e15c:	24001060 	.word	0x24001060
 800e160:	24000bcc 	.word	0x24000bcc
 800e164:	240010b4 	.word	0x240010b4

0800e168 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e168:	b480      	push	{r7}
 800e16a:	b083      	sub	sp, #12
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e170:	4b06      	ldr	r3, [pc, #24]	@ (800e18c <vTaskInternalSetTimeOutState+0x24>)
 800e172:	681a      	ldr	r2, [r3, #0]
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e178:	4b05      	ldr	r3, [pc, #20]	@ (800e190 <vTaskInternalSetTimeOutState+0x28>)
 800e17a:	681a      	ldr	r2, [r3, #0]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	605a      	str	r2, [r3, #4]
}
 800e180:	bf00      	nop
 800e182:	370c      	adds	r7, #12
 800e184:	46bd      	mov	sp, r7
 800e186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18a:	4770      	bx	lr
 800e18c:	240010b8 	.word	0x240010b8
 800e190:	240010a4 	.word	0x240010a4

0800e194 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b088      	sub	sp, #32
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
 800e19c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d10b      	bne.n	800e1bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1a8:	f383 8811 	msr	BASEPRI, r3
 800e1ac:	f3bf 8f6f 	isb	sy
 800e1b0:	f3bf 8f4f 	dsb	sy
 800e1b4:	613b      	str	r3, [r7, #16]
}
 800e1b6:	bf00      	nop
 800e1b8:	bf00      	nop
 800e1ba:	e7fd      	b.n	800e1b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d10b      	bne.n	800e1da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1c6:	f383 8811 	msr	BASEPRI, r3
 800e1ca:	f3bf 8f6f 	isb	sy
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	60fb      	str	r3, [r7, #12]
}
 800e1d4:	bf00      	nop
 800e1d6:	bf00      	nop
 800e1d8:	e7fd      	b.n	800e1d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e1da:	f000 ffed 	bl	800f1b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e1de:	4b1d      	ldr	r3, [pc, #116]	@ (800e254 <xTaskCheckForTimeOut+0xc0>)
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	685b      	ldr	r3, [r3, #4]
 800e1e8:	69ba      	ldr	r2, [r7, #24]
 800e1ea:	1ad3      	subs	r3, r2, r3
 800e1ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1f6:	d102      	bne.n	800e1fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	61fb      	str	r3, [r7, #28]
 800e1fc:	e023      	b.n	800e246 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681a      	ldr	r2, [r3, #0]
 800e202:	4b15      	ldr	r3, [pc, #84]	@ (800e258 <xTaskCheckForTimeOut+0xc4>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	429a      	cmp	r2, r3
 800e208:	d007      	beq.n	800e21a <xTaskCheckForTimeOut+0x86>
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	685b      	ldr	r3, [r3, #4]
 800e20e:	69ba      	ldr	r2, [r7, #24]
 800e210:	429a      	cmp	r2, r3
 800e212:	d302      	bcc.n	800e21a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e214:	2301      	movs	r3, #1
 800e216:	61fb      	str	r3, [r7, #28]
 800e218:	e015      	b.n	800e246 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	697a      	ldr	r2, [r7, #20]
 800e220:	429a      	cmp	r2, r3
 800e222:	d20b      	bcs.n	800e23c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	681a      	ldr	r2, [r3, #0]
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	1ad2      	subs	r2, r2, r3
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f7ff ff99 	bl	800e168 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e236:	2300      	movs	r3, #0
 800e238:	61fb      	str	r3, [r7, #28]
 800e23a:	e004      	b.n	800e246 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	2200      	movs	r2, #0
 800e240:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e242:	2301      	movs	r3, #1
 800e244:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e246:	f000 ffe9 	bl	800f21c <vPortExitCritical>

	return xReturn;
 800e24a:	69fb      	ldr	r3, [r7, #28]
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	3720      	adds	r7, #32
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	240010a4 	.word	0x240010a4
 800e258:	240010b8 	.word	0x240010b8

0800e25c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e25c:	b480      	push	{r7}
 800e25e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e260:	4b03      	ldr	r3, [pc, #12]	@ (800e270 <vTaskMissedYield+0x14>)
 800e262:	2201      	movs	r2, #1
 800e264:	601a      	str	r2, [r3, #0]
}
 800e266:	bf00      	nop
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr
 800e270:	240010b4 	.word	0x240010b4

0800e274 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e27c:	f000 f8a8 	bl	800e3d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e280:	4b18      	ldr	r3, [pc, #96]	@ (800e2e4 <prvIdleTask+0x70>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d907      	bls.n	800e298 <prvIdleTask+0x24>
			{
				taskYIELD();
 800e288:	4b17      	ldr	r3, [pc, #92]	@ (800e2e8 <prvIdleTask+0x74>)
 800e28a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e28e:	601a      	str	r2, [r3, #0]
 800e290:	f3bf 8f4f 	dsb	sy
 800e294:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800e298:	f7ff fc80 	bl	800db9c <prvGetExpectedIdleTime>
 800e29c:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d9eb      	bls.n	800e27c <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800e2a4:	f7ff fc6c 	bl	800db80 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800e2a8:	4b10      	ldr	r3, [pc, #64]	@ (800e2ec <prvIdleTask+0x78>)
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	4b10      	ldr	r3, [pc, #64]	@ (800e2f0 <prvIdleTask+0x7c>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	d20b      	bcs.n	800e2cc <prvIdleTask+0x58>
	__asm volatile
 800e2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b8:	f383 8811 	msr	BASEPRI, r3
 800e2bc:	f3bf 8f6f 	isb	sy
 800e2c0:	f3bf 8f4f 	dsb	sy
 800e2c4:	60bb      	str	r3, [r7, #8]
}
 800e2c6:	bf00      	nop
 800e2c8:	bf00      	nop
 800e2ca:	e7fd      	b.n	800e2c8 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800e2cc:	f7ff fc66 	bl	800db9c <prvGetExpectedIdleTime>
 800e2d0:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	d902      	bls.n	800e2de <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800e2d8:	68f8      	ldr	r0, [r7, #12]
 800e2da:	f001 f81f 	bl	800f31c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800e2de:	f7ff fc95 	bl	800dc0c <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800e2e2:	e7cb      	b.n	800e27c <prvIdleTask+0x8>
 800e2e4:	24000bd0 	.word	0x24000bd0
 800e2e8:	e000ed04 	.word	0xe000ed04
 800e2ec:	240010c0 	.word	0x240010c0
 800e2f0:	240010a4 	.word	0x240010a4

0800e2f4 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b083      	sub	sp, #12
 800e2f8:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800e2fe:	2301      	movs	r3, #1
 800e300:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800e302:	4b0f      	ldr	r3, [pc, #60]	@ (800e340 <eTaskConfirmSleepModeStatus+0x4c>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d002      	beq.n	800e310 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800e30a:	2300      	movs	r3, #0
 800e30c:	71fb      	strb	r3, [r7, #7]
 800e30e:	e010      	b.n	800e332 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800e310:	4b0c      	ldr	r3, [pc, #48]	@ (800e344 <eTaskConfirmSleepModeStatus+0x50>)
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d002      	beq.n	800e31e <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800e318:	2300      	movs	r3, #0
 800e31a:	71fb      	strb	r3, [r7, #7]
 800e31c:	e009      	b.n	800e332 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800e31e:	4b0a      	ldr	r3, [pc, #40]	@ (800e348 <eTaskConfirmSleepModeStatus+0x54>)
 800e320:	681a      	ldr	r2, [r3, #0]
 800e322:	4b0a      	ldr	r3, [pc, #40]	@ (800e34c <eTaskConfirmSleepModeStatus+0x58>)
 800e324:	6819      	ldr	r1, [r3, #0]
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	1acb      	subs	r3, r1, r3
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d101      	bne.n	800e332 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800e32e:	2302      	movs	r3, #2
 800e330:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800e332:	79fb      	ldrb	r3, [r7, #7]
	}
 800e334:	4618      	mov	r0, r3
 800e336:	370c      	adds	r7, #12
 800e338:	46bd      	mov	sp, r7
 800e33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33e:	4770      	bx	lr
 800e340:	24001060 	.word	0x24001060
 800e344:	240010b4 	.word	0x240010b4
 800e348:	2400108c 	.word	0x2400108c
 800e34c:	240010a0 	.word	0x240010a0

0800e350 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b082      	sub	sp, #8
 800e354:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e356:	2300      	movs	r3, #0
 800e358:	607b      	str	r3, [r7, #4]
 800e35a:	e00c      	b.n	800e376 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e35c:	687a      	ldr	r2, [r7, #4]
 800e35e:	4613      	mov	r3, r2
 800e360:	009b      	lsls	r3, r3, #2
 800e362:	4413      	add	r3, r2
 800e364:	009b      	lsls	r3, r3, #2
 800e366:	4a12      	ldr	r2, [pc, #72]	@ (800e3b0 <prvInitialiseTaskLists+0x60>)
 800e368:	4413      	add	r3, r2
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7fe f960 	bl	800c630 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	3301      	adds	r3, #1
 800e374:	607b      	str	r3, [r7, #4]
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2b37      	cmp	r3, #55	@ 0x37
 800e37a:	d9ef      	bls.n	800e35c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e37c:	480d      	ldr	r0, [pc, #52]	@ (800e3b4 <prvInitialiseTaskLists+0x64>)
 800e37e:	f7fe f957 	bl	800c630 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e382:	480d      	ldr	r0, [pc, #52]	@ (800e3b8 <prvInitialiseTaskLists+0x68>)
 800e384:	f7fe f954 	bl	800c630 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e388:	480c      	ldr	r0, [pc, #48]	@ (800e3bc <prvInitialiseTaskLists+0x6c>)
 800e38a:	f7fe f951 	bl	800c630 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e38e:	480c      	ldr	r0, [pc, #48]	@ (800e3c0 <prvInitialiseTaskLists+0x70>)
 800e390:	f7fe f94e 	bl	800c630 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e394:	480b      	ldr	r0, [pc, #44]	@ (800e3c4 <prvInitialiseTaskLists+0x74>)
 800e396:	f7fe f94b 	bl	800c630 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e39a:	4b0b      	ldr	r3, [pc, #44]	@ (800e3c8 <prvInitialiseTaskLists+0x78>)
 800e39c:	4a05      	ldr	r2, [pc, #20]	@ (800e3b4 <prvInitialiseTaskLists+0x64>)
 800e39e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e3a0:	4b0a      	ldr	r3, [pc, #40]	@ (800e3cc <prvInitialiseTaskLists+0x7c>)
 800e3a2:	4a05      	ldr	r2, [pc, #20]	@ (800e3b8 <prvInitialiseTaskLists+0x68>)
 800e3a4:	601a      	str	r2, [r3, #0]
}
 800e3a6:	bf00      	nop
 800e3a8:	3708      	adds	r7, #8
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	24000bd0 	.word	0x24000bd0
 800e3b4:	24001030 	.word	0x24001030
 800e3b8:	24001044 	.word	0x24001044
 800e3bc:	24001060 	.word	0x24001060
 800e3c0:	24001074 	.word	0x24001074
 800e3c4:	2400108c 	.word	0x2400108c
 800e3c8:	24001058 	.word	0x24001058
 800e3cc:	2400105c 	.word	0x2400105c

0800e3d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b082      	sub	sp, #8
 800e3d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3d6:	e019      	b.n	800e40c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e3d8:	f000 feee 	bl	800f1b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3dc:	4b10      	ldr	r3, [pc, #64]	@ (800e420 <prvCheckTasksWaitingTermination+0x50>)
 800e3de:	68db      	ldr	r3, [r3, #12]
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	3304      	adds	r3, #4
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	f7fe f9ab 	bl	800c744 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e3ee:	4b0d      	ldr	r3, [pc, #52]	@ (800e424 <prvCheckTasksWaitingTermination+0x54>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	3b01      	subs	r3, #1
 800e3f4:	4a0b      	ldr	r2, [pc, #44]	@ (800e424 <prvCheckTasksWaitingTermination+0x54>)
 800e3f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e3f8:	4b0b      	ldr	r3, [pc, #44]	@ (800e428 <prvCheckTasksWaitingTermination+0x58>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	3b01      	subs	r3, #1
 800e3fe:	4a0a      	ldr	r2, [pc, #40]	@ (800e428 <prvCheckTasksWaitingTermination+0x58>)
 800e400:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e402:	f000 ff0b 	bl	800f21c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	f000 f810 	bl	800e42c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e40c:	4b06      	ldr	r3, [pc, #24]	@ (800e428 <prvCheckTasksWaitingTermination+0x58>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d1e1      	bne.n	800e3d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e414:	bf00      	nop
 800e416:	bf00      	nop
 800e418:	3708      	adds	r7, #8
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}
 800e41e:	bf00      	nop
 800e420:	24001074 	.word	0x24001074
 800e424:	240010a0 	.word	0x240010a0
 800e428:	24001088 	.word	0x24001088

0800e42c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b084      	sub	sp, #16
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	3354      	adds	r3, #84	@ 0x54
 800e438:	4618      	mov	r0, r3
 800e43a:	f002 fc81 	bl	8010d40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e444:	2b00      	cmp	r3, #0
 800e446:	d108      	bne.n	800e45a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e44c:	4618      	mov	r0, r3
 800e44e:	f001 f987 	bl	800f760 <vPortFree>
				vPortFree( pxTCB );
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f001 f984 	bl	800f760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e458:	e019      	b.n	800e48e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e460:	2b01      	cmp	r3, #1
 800e462:	d103      	bne.n	800e46c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f001 f97b 	bl	800f760 <vPortFree>
	}
 800e46a:	e010      	b.n	800e48e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e472:	2b02      	cmp	r3, #2
 800e474:	d00b      	beq.n	800e48e <prvDeleteTCB+0x62>
	__asm volatile
 800e476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e47a:	f383 8811 	msr	BASEPRI, r3
 800e47e:	f3bf 8f6f 	isb	sy
 800e482:	f3bf 8f4f 	dsb	sy
 800e486:	60fb      	str	r3, [r7, #12]
}
 800e488:	bf00      	nop
 800e48a:	bf00      	nop
 800e48c:	e7fd      	b.n	800e48a <prvDeleteTCB+0x5e>
	}
 800e48e:	bf00      	nop
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
	...

0800e498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e498:	b480      	push	{r7}
 800e49a:	b083      	sub	sp, #12
 800e49c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e49e:	4b0c      	ldr	r3, [pc, #48]	@ (800e4d0 <prvResetNextTaskUnblockTime+0x38>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d104      	bne.n	800e4b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e4a8:	4b0a      	ldr	r3, [pc, #40]	@ (800e4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800e4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e4b0:	e008      	b.n	800e4c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4b2:	4b07      	ldr	r3, [pc, #28]	@ (800e4d0 <prvResetNextTaskUnblockTime+0x38>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	68db      	ldr	r3, [r3, #12]
 800e4b8:	68db      	ldr	r3, [r3, #12]
 800e4ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	685b      	ldr	r3, [r3, #4]
 800e4c0:	4a04      	ldr	r2, [pc, #16]	@ (800e4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800e4c2:	6013      	str	r3, [r2, #0]
}
 800e4c4:	bf00      	nop
 800e4c6:	370c      	adds	r7, #12
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ce:	4770      	bx	lr
 800e4d0:	24001058 	.word	0x24001058
 800e4d4:	240010c0 	.word	0x240010c0

0800e4d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e4d8:	b480      	push	{r7}
 800e4da:	b083      	sub	sp, #12
 800e4dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e4de:	4b0b      	ldr	r3, [pc, #44]	@ (800e50c <xTaskGetSchedulerState+0x34>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d102      	bne.n	800e4ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	607b      	str	r3, [r7, #4]
 800e4ea:	e008      	b.n	800e4fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4ec:	4b08      	ldr	r3, [pc, #32]	@ (800e510 <xTaskGetSchedulerState+0x38>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d102      	bne.n	800e4fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e4f4:	2302      	movs	r3, #2
 800e4f6:	607b      	str	r3, [r7, #4]
 800e4f8:	e001      	b.n	800e4fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e4fe:	687b      	ldr	r3, [r7, #4]
	}
 800e500:	4618      	mov	r0, r3
 800e502:	370c      	adds	r7, #12
 800e504:	46bd      	mov	sp, r7
 800e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50a:	4770      	bx	lr
 800e50c:	240010ac 	.word	0x240010ac
 800e510:	240010c8 	.word	0x240010c8

0800e514 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e520:	2300      	movs	r3, #0
 800e522:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d051      	beq.n	800e5ce <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e52e:	4b2a      	ldr	r3, [pc, #168]	@ (800e5d8 <xTaskPriorityInherit+0xc4>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e534:	429a      	cmp	r2, r3
 800e536:	d241      	bcs.n	800e5bc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	699b      	ldr	r3, [r3, #24]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	db06      	blt.n	800e54e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e540:	4b25      	ldr	r3, [pc, #148]	@ (800e5d8 <xTaskPriorityInherit+0xc4>)
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e546:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e54a:	68bb      	ldr	r3, [r7, #8]
 800e54c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	6959      	ldr	r1, [r3, #20]
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e556:	4613      	mov	r3, r2
 800e558:	009b      	lsls	r3, r3, #2
 800e55a:	4413      	add	r3, r2
 800e55c:	009b      	lsls	r3, r3, #2
 800e55e:	4a1f      	ldr	r2, [pc, #124]	@ (800e5dc <xTaskPriorityInherit+0xc8>)
 800e560:	4413      	add	r3, r2
 800e562:	4299      	cmp	r1, r3
 800e564:	d122      	bne.n	800e5ac <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e566:	68bb      	ldr	r3, [r7, #8]
 800e568:	3304      	adds	r3, #4
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7fe f8ea 	bl	800c744 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e570:	4b19      	ldr	r3, [pc, #100]	@ (800e5d8 <xTaskPriorityInherit+0xc4>)
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e576:	68bb      	ldr	r3, [r7, #8]
 800e578:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e57e:	4b18      	ldr	r3, [pc, #96]	@ (800e5e0 <xTaskPriorityInherit+0xcc>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	429a      	cmp	r2, r3
 800e584:	d903      	bls.n	800e58e <xTaskPriorityInherit+0x7a>
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e58a:	4a15      	ldr	r2, [pc, #84]	@ (800e5e0 <xTaskPriorityInherit+0xcc>)
 800e58c:	6013      	str	r3, [r2, #0]
 800e58e:	68bb      	ldr	r3, [r7, #8]
 800e590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e592:	4613      	mov	r3, r2
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	4413      	add	r3, r2
 800e598:	009b      	lsls	r3, r3, #2
 800e59a:	4a10      	ldr	r2, [pc, #64]	@ (800e5dc <xTaskPriorityInherit+0xc8>)
 800e59c:	441a      	add	r2, r3
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	3304      	adds	r3, #4
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	f7fe f870 	bl	800c68a <vListInsertEnd>
 800e5aa:	e004      	b.n	800e5b6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e5ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e5d8 <xTaskPriorityInherit+0xc4>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5b2:	68bb      	ldr	r3, [r7, #8]
 800e5b4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	60fb      	str	r3, [r7, #12]
 800e5ba:	e008      	b.n	800e5ce <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e5c0:	4b05      	ldr	r3, [pc, #20]	@ (800e5d8 <xTaskPriorityInherit+0xc4>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5c6:	429a      	cmp	r2, r3
 800e5c8:	d201      	bcs.n	800e5ce <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e5ce:	68fb      	ldr	r3, [r7, #12]
	}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3710      	adds	r7, #16
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}
 800e5d8:	24000bcc 	.word	0x24000bcc
 800e5dc:	24000bd0 	.word	0x24000bd0
 800e5e0:	240010a8 	.word	0x240010a8

0800e5e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b086      	sub	sp, #24
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d058      	beq.n	800e6ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e5fa:	4b2f      	ldr	r3, [pc, #188]	@ (800e6b8 <xTaskPriorityDisinherit+0xd4>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	693a      	ldr	r2, [r7, #16]
 800e600:	429a      	cmp	r2, r3
 800e602:	d00b      	beq.n	800e61c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e608:	f383 8811 	msr	BASEPRI, r3
 800e60c:	f3bf 8f6f 	isb	sy
 800e610:	f3bf 8f4f 	dsb	sy
 800e614:	60fb      	str	r3, [r7, #12]
}
 800e616:	bf00      	nop
 800e618:	bf00      	nop
 800e61a:	e7fd      	b.n	800e618 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e620:	2b00      	cmp	r3, #0
 800e622:	d10b      	bne.n	800e63c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e628:	f383 8811 	msr	BASEPRI, r3
 800e62c:	f3bf 8f6f 	isb	sy
 800e630:	f3bf 8f4f 	dsb	sy
 800e634:	60bb      	str	r3, [r7, #8]
}
 800e636:	bf00      	nop
 800e638:	bf00      	nop
 800e63a:	e7fd      	b.n	800e638 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e63c:	693b      	ldr	r3, [r7, #16]
 800e63e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e640:	1e5a      	subs	r2, r3, #1
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e64a:	693b      	ldr	r3, [r7, #16]
 800e64c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e64e:	429a      	cmp	r2, r3
 800e650:	d02c      	beq.n	800e6ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e652:	693b      	ldr	r3, [r7, #16]
 800e654:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e656:	2b00      	cmp	r3, #0
 800e658:	d128      	bne.n	800e6ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e65a:	693b      	ldr	r3, [r7, #16]
 800e65c:	3304      	adds	r3, #4
 800e65e:	4618      	mov	r0, r3
 800e660:	f7fe f870 	bl	800c744 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e664:	693b      	ldr	r3, [r7, #16]
 800e666:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e670:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e674:	693b      	ldr	r3, [r7, #16]
 800e676:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e678:	693b      	ldr	r3, [r7, #16]
 800e67a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e67c:	4b0f      	ldr	r3, [pc, #60]	@ (800e6bc <xTaskPriorityDisinherit+0xd8>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	429a      	cmp	r2, r3
 800e682:	d903      	bls.n	800e68c <xTaskPriorityDisinherit+0xa8>
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e688:	4a0c      	ldr	r2, [pc, #48]	@ (800e6bc <xTaskPriorityDisinherit+0xd8>)
 800e68a:	6013      	str	r3, [r2, #0]
 800e68c:	693b      	ldr	r3, [r7, #16]
 800e68e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e690:	4613      	mov	r3, r2
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	4413      	add	r3, r2
 800e696:	009b      	lsls	r3, r3, #2
 800e698:	4a09      	ldr	r2, [pc, #36]	@ (800e6c0 <xTaskPriorityDisinherit+0xdc>)
 800e69a:	441a      	add	r2, r3
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	3304      	adds	r3, #4
 800e6a0:	4619      	mov	r1, r3
 800e6a2:	4610      	mov	r0, r2
 800e6a4:	f7fd fff1 	bl	800c68a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e6ac:	697b      	ldr	r3, [r7, #20]
	}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3718      	adds	r7, #24
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}
 800e6b6:	bf00      	nop
 800e6b8:	24000bcc 	.word	0x24000bcc
 800e6bc:	240010a8 	.word	0x240010a8
 800e6c0:	24000bd0 	.word	0x24000bd0

0800e6c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b088      	sub	sp, #32
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d06c      	beq.n	800e7b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e6dc:	69bb      	ldr	r3, [r7, #24]
 800e6de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10b      	bne.n	800e6fc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6e8:	f383 8811 	msr	BASEPRI, r3
 800e6ec:	f3bf 8f6f 	isb	sy
 800e6f0:	f3bf 8f4f 	dsb	sy
 800e6f4:	60fb      	str	r3, [r7, #12]
}
 800e6f6:	bf00      	nop
 800e6f8:	bf00      	nop
 800e6fa:	e7fd      	b.n	800e6f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e6fc:	69bb      	ldr	r3, [r7, #24]
 800e6fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e700:	683a      	ldr	r2, [r7, #0]
 800e702:	429a      	cmp	r2, r3
 800e704:	d902      	bls.n	800e70c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	61fb      	str	r3, [r7, #28]
 800e70a:	e002      	b.n	800e712 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e70c:	69bb      	ldr	r3, [r7, #24]
 800e70e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e710:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e712:	69bb      	ldr	r3, [r7, #24]
 800e714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e716:	69fa      	ldr	r2, [r7, #28]
 800e718:	429a      	cmp	r2, r3
 800e71a:	d04c      	beq.n	800e7b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e71c:	69bb      	ldr	r3, [r7, #24]
 800e71e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e720:	697a      	ldr	r2, [r7, #20]
 800e722:	429a      	cmp	r2, r3
 800e724:	d147      	bne.n	800e7b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e726:	4b26      	ldr	r3, [pc, #152]	@ (800e7c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	69ba      	ldr	r2, [r7, #24]
 800e72c:	429a      	cmp	r2, r3
 800e72e:	d10b      	bne.n	800e748 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e734:	f383 8811 	msr	BASEPRI, r3
 800e738:	f3bf 8f6f 	isb	sy
 800e73c:	f3bf 8f4f 	dsb	sy
 800e740:	60bb      	str	r3, [r7, #8]
}
 800e742:	bf00      	nop
 800e744:	bf00      	nop
 800e746:	e7fd      	b.n	800e744 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e748:	69bb      	ldr	r3, [r7, #24]
 800e74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e74c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e74e:	69bb      	ldr	r3, [r7, #24]
 800e750:	69fa      	ldr	r2, [r7, #28]
 800e752:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e754:	69bb      	ldr	r3, [r7, #24]
 800e756:	699b      	ldr	r3, [r3, #24]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	db04      	blt.n	800e766 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e75c:	69fb      	ldr	r3, [r7, #28]
 800e75e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e762:	69bb      	ldr	r3, [r7, #24]
 800e764:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e766:	69bb      	ldr	r3, [r7, #24]
 800e768:	6959      	ldr	r1, [r3, #20]
 800e76a:	693a      	ldr	r2, [r7, #16]
 800e76c:	4613      	mov	r3, r2
 800e76e:	009b      	lsls	r3, r3, #2
 800e770:	4413      	add	r3, r2
 800e772:	009b      	lsls	r3, r3, #2
 800e774:	4a13      	ldr	r2, [pc, #76]	@ (800e7c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e776:	4413      	add	r3, r2
 800e778:	4299      	cmp	r1, r3
 800e77a:	d11c      	bne.n	800e7b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e77c:	69bb      	ldr	r3, [r7, #24]
 800e77e:	3304      	adds	r3, #4
 800e780:	4618      	mov	r0, r3
 800e782:	f7fd ffdf 	bl	800c744 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e786:	69bb      	ldr	r3, [r7, #24]
 800e788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e78a:	4b0f      	ldr	r3, [pc, #60]	@ (800e7c8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	429a      	cmp	r2, r3
 800e790:	d903      	bls.n	800e79a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e792:	69bb      	ldr	r3, [r7, #24]
 800e794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e796:	4a0c      	ldr	r2, [pc, #48]	@ (800e7c8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e798:	6013      	str	r3, [r2, #0]
 800e79a:	69bb      	ldr	r3, [r7, #24]
 800e79c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e79e:	4613      	mov	r3, r2
 800e7a0:	009b      	lsls	r3, r3, #2
 800e7a2:	4413      	add	r3, r2
 800e7a4:	009b      	lsls	r3, r3, #2
 800e7a6:	4a07      	ldr	r2, [pc, #28]	@ (800e7c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e7a8:	441a      	add	r2, r3
 800e7aa:	69bb      	ldr	r3, [r7, #24]
 800e7ac:	3304      	adds	r3, #4
 800e7ae:	4619      	mov	r1, r3
 800e7b0:	4610      	mov	r0, r2
 800e7b2:	f7fd ff6a 	bl	800c68a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e7b6:	bf00      	nop
 800e7b8:	3720      	adds	r7, #32
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd80      	pop	{r7, pc}
 800e7be:	bf00      	nop
 800e7c0:	24000bcc 	.word	0x24000bcc
 800e7c4:	24000bd0 	.word	0x24000bd0
 800e7c8:	240010a8 	.word	0x240010a8

0800e7cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e7cc:	b480      	push	{r7}
 800e7ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e7d0:	4b07      	ldr	r3, [pc, #28]	@ (800e7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d004      	beq.n	800e7e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e7d8:	4b05      	ldr	r3, [pc, #20]	@ (800e7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e7de:	3201      	adds	r2, #1
 800e7e0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e7e2:	4b03      	ldr	r3, [pc, #12]	@ (800e7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
	}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ee:	4770      	bx	lr
 800e7f0:	24000bcc 	.word	0x24000bcc

0800e7f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b084      	sub	sp, #16
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e7fe:	4b21      	ldr	r3, [pc, #132]	@ (800e884 <prvAddCurrentTaskToDelayedList+0x90>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e804:	4b20      	ldr	r3, [pc, #128]	@ (800e888 <prvAddCurrentTaskToDelayedList+0x94>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	3304      	adds	r3, #4
 800e80a:	4618      	mov	r0, r3
 800e80c:	f7fd ff9a 	bl	800c744 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e816:	d10a      	bne.n	800e82e <prvAddCurrentTaskToDelayedList+0x3a>
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d007      	beq.n	800e82e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e81e:	4b1a      	ldr	r3, [pc, #104]	@ (800e888 <prvAddCurrentTaskToDelayedList+0x94>)
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	3304      	adds	r3, #4
 800e824:	4619      	mov	r1, r3
 800e826:	4819      	ldr	r0, [pc, #100]	@ (800e88c <prvAddCurrentTaskToDelayedList+0x98>)
 800e828:	f7fd ff2f 	bl	800c68a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e82c:	e026      	b.n	800e87c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e82e:	68fa      	ldr	r2, [r7, #12]
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	4413      	add	r3, r2
 800e834:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e836:	4b14      	ldr	r3, [pc, #80]	@ (800e888 <prvAddCurrentTaskToDelayedList+0x94>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	68ba      	ldr	r2, [r7, #8]
 800e83c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e83e:	68ba      	ldr	r2, [r7, #8]
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	429a      	cmp	r2, r3
 800e844:	d209      	bcs.n	800e85a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e846:	4b12      	ldr	r3, [pc, #72]	@ (800e890 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e848:	681a      	ldr	r2, [r3, #0]
 800e84a:	4b0f      	ldr	r3, [pc, #60]	@ (800e888 <prvAddCurrentTaskToDelayedList+0x94>)
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	3304      	adds	r3, #4
 800e850:	4619      	mov	r1, r3
 800e852:	4610      	mov	r0, r2
 800e854:	f7fd ff3d 	bl	800c6d2 <vListInsert>
}
 800e858:	e010      	b.n	800e87c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e85a:	4b0e      	ldr	r3, [pc, #56]	@ (800e894 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e85c:	681a      	ldr	r2, [r3, #0]
 800e85e:	4b0a      	ldr	r3, [pc, #40]	@ (800e888 <prvAddCurrentTaskToDelayedList+0x94>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	3304      	adds	r3, #4
 800e864:	4619      	mov	r1, r3
 800e866:	4610      	mov	r0, r2
 800e868:	f7fd ff33 	bl	800c6d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e86c:	4b0a      	ldr	r3, [pc, #40]	@ (800e898 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	68ba      	ldr	r2, [r7, #8]
 800e872:	429a      	cmp	r2, r3
 800e874:	d202      	bcs.n	800e87c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e876:	4a08      	ldr	r2, [pc, #32]	@ (800e898 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	6013      	str	r3, [r2, #0]
}
 800e87c:	bf00      	nop
 800e87e:	3710      	adds	r7, #16
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}
 800e884:	240010a4 	.word	0x240010a4
 800e888:	24000bcc 	.word	0x24000bcc
 800e88c:	2400108c 	.word	0x2400108c
 800e890:	2400105c 	.word	0x2400105c
 800e894:	24001058 	.word	0x24001058
 800e898:	240010c0 	.word	0x240010c0

0800e89c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b08a      	sub	sp, #40	@ 0x28
 800e8a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e8a6:	f000 fb13 	bl	800eed0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e8aa:	4b1d      	ldr	r3, [pc, #116]	@ (800e920 <xTimerCreateTimerTask+0x84>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d021      	beq.n	800e8f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e8ba:	1d3a      	adds	r2, r7, #4
 800e8bc:	f107 0108 	add.w	r1, r7, #8
 800e8c0:	f107 030c 	add.w	r3, r7, #12
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7fd fe99 	bl	800c5fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e8ca:	6879      	ldr	r1, [r7, #4]
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	68fa      	ldr	r2, [r7, #12]
 800e8d0:	9202      	str	r2, [sp, #8]
 800e8d2:	9301      	str	r3, [sp, #4]
 800e8d4:	2302      	movs	r3, #2
 800e8d6:	9300      	str	r3, [sp, #0]
 800e8d8:	2300      	movs	r3, #0
 800e8da:	460a      	mov	r2, r1
 800e8dc:	4911      	ldr	r1, [pc, #68]	@ (800e924 <xTimerCreateTimerTask+0x88>)
 800e8de:	4812      	ldr	r0, [pc, #72]	@ (800e928 <xTimerCreateTimerTask+0x8c>)
 800e8e0:	f7fe feea 	bl	800d6b8 <xTaskCreateStatic>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	4a11      	ldr	r2, [pc, #68]	@ (800e92c <xTimerCreateTimerTask+0x90>)
 800e8e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e8ea:	4b10      	ldr	r3, [pc, #64]	@ (800e92c <xTimerCreateTimerTask+0x90>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d001      	beq.n	800e8f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e8f6:	697b      	ldr	r3, [r7, #20]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d10b      	bne.n	800e914 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e900:	f383 8811 	msr	BASEPRI, r3
 800e904:	f3bf 8f6f 	isb	sy
 800e908:	f3bf 8f4f 	dsb	sy
 800e90c:	613b      	str	r3, [r7, #16]
}
 800e90e:	bf00      	nop
 800e910:	bf00      	nop
 800e912:	e7fd      	b.n	800e910 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e914:	697b      	ldr	r3, [r7, #20]
}
 800e916:	4618      	mov	r0, r3
 800e918:	3718      	adds	r7, #24
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}
 800e91e:	bf00      	nop
 800e920:	240010fc 	.word	0x240010fc
 800e924:	080143dc 	.word	0x080143dc
 800e928:	0800ea69 	.word	0x0800ea69
 800e92c:	24001100 	.word	0x24001100

0800e930 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b08a      	sub	sp, #40	@ 0x28
 800e934:	af00      	add	r7, sp, #0
 800e936:	60f8      	str	r0, [r7, #12]
 800e938:	60b9      	str	r1, [r7, #8]
 800e93a:	607a      	str	r2, [r7, #4]
 800e93c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e93e:	2300      	movs	r3, #0
 800e940:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d10b      	bne.n	800e960 <xTimerGenericCommand+0x30>
	__asm volatile
 800e948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e94c:	f383 8811 	msr	BASEPRI, r3
 800e950:	f3bf 8f6f 	isb	sy
 800e954:	f3bf 8f4f 	dsb	sy
 800e958:	623b      	str	r3, [r7, #32]
}
 800e95a:	bf00      	nop
 800e95c:	bf00      	nop
 800e95e:	e7fd      	b.n	800e95c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e960:	4b19      	ldr	r3, [pc, #100]	@ (800e9c8 <xTimerGenericCommand+0x98>)
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d02a      	beq.n	800e9be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	2b05      	cmp	r3, #5
 800e978:	dc18      	bgt.n	800e9ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e97a:	f7ff fdad 	bl	800e4d8 <xTaskGetSchedulerState>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b02      	cmp	r3, #2
 800e982:	d109      	bne.n	800e998 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e984:	4b10      	ldr	r3, [pc, #64]	@ (800e9c8 <xTimerGenericCommand+0x98>)
 800e986:	6818      	ldr	r0, [r3, #0]
 800e988:	f107 0110 	add.w	r1, r7, #16
 800e98c:	2300      	movs	r3, #0
 800e98e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e990:	f7fe f87c 	bl	800ca8c <xQueueGenericSend>
 800e994:	6278      	str	r0, [r7, #36]	@ 0x24
 800e996:	e012      	b.n	800e9be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e998:	4b0b      	ldr	r3, [pc, #44]	@ (800e9c8 <xTimerGenericCommand+0x98>)
 800e99a:	6818      	ldr	r0, [r3, #0]
 800e99c:	f107 0110 	add.w	r1, r7, #16
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	f7fe f872 	bl	800ca8c <xQueueGenericSend>
 800e9a8:	6278      	str	r0, [r7, #36]	@ 0x24
 800e9aa:	e008      	b.n	800e9be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e9ac:	4b06      	ldr	r3, [pc, #24]	@ (800e9c8 <xTimerGenericCommand+0x98>)
 800e9ae:	6818      	ldr	r0, [r3, #0]
 800e9b0:	f107 0110 	add.w	r1, r7, #16
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	683a      	ldr	r2, [r7, #0]
 800e9b8:	f7fe f96a 	bl	800cc90 <xQueueGenericSendFromISR>
 800e9bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	3728      	adds	r7, #40	@ 0x28
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	bd80      	pop	{r7, pc}
 800e9c8:	240010fc 	.word	0x240010fc

0800e9cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b088      	sub	sp, #32
 800e9d0:	af02      	add	r7, sp, #8
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e9d6:	4b23      	ldr	r3, [pc, #140]	@ (800ea64 <prvProcessExpiredTimer+0x98>)
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	68db      	ldr	r3, [r3, #12]
 800e9de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	3304      	adds	r3, #4
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	f7fd fead 	bl	800c744 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e9ea:	697b      	ldr	r3, [r7, #20]
 800e9ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9f0:	f003 0304 	and.w	r3, r3, #4
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d023      	beq.n	800ea40 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	699a      	ldr	r2, [r3, #24]
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	18d1      	adds	r1, r2, r3
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	683a      	ldr	r2, [r7, #0]
 800ea04:	6978      	ldr	r0, [r7, #20]
 800ea06:	f000 f8d5 	bl	800ebb4 <prvInsertTimerInActiveList>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d020      	beq.n	800ea52 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ea10:	2300      	movs	r3, #0
 800ea12:	9300      	str	r3, [sp, #0]
 800ea14:	2300      	movs	r3, #0
 800ea16:	687a      	ldr	r2, [r7, #4]
 800ea18:	2100      	movs	r1, #0
 800ea1a:	6978      	ldr	r0, [r7, #20]
 800ea1c:	f7ff ff88 	bl	800e930 <xTimerGenericCommand>
 800ea20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d114      	bne.n	800ea52 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ea28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea2c:	f383 8811 	msr	BASEPRI, r3
 800ea30:	f3bf 8f6f 	isb	sy
 800ea34:	f3bf 8f4f 	dsb	sy
 800ea38:	60fb      	str	r3, [r7, #12]
}
 800ea3a:	bf00      	nop
 800ea3c:	bf00      	nop
 800ea3e:	e7fd      	b.n	800ea3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea46:	f023 0301 	bic.w	r3, r3, #1
 800ea4a:	b2da      	uxtb	r2, r3
 800ea4c:	697b      	ldr	r3, [r7, #20]
 800ea4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	6a1b      	ldr	r3, [r3, #32]
 800ea56:	6978      	ldr	r0, [r7, #20]
 800ea58:	4798      	blx	r3
}
 800ea5a:	bf00      	nop
 800ea5c:	3718      	adds	r7, #24
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	240010f4 	.word	0x240010f4

0800ea68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ea70:	f107 0308 	add.w	r3, r7, #8
 800ea74:	4618      	mov	r0, r3
 800ea76:	f000 f859 	bl	800eb2c <prvGetNextExpireTime>
 800ea7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ea7c:	68bb      	ldr	r3, [r7, #8]
 800ea7e:	4619      	mov	r1, r3
 800ea80:	68f8      	ldr	r0, [r7, #12]
 800ea82:	f000 f805 	bl	800ea90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ea86:	f000 f8d7 	bl	800ec38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ea8a:	bf00      	nop
 800ea8c:	e7f0      	b.n	800ea70 <prvTimerTask+0x8>
	...

0800ea90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
 800ea98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ea9a:	f7ff f871 	bl	800db80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ea9e:	f107 0308 	add.w	r3, r7, #8
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f000 f866 	bl	800eb74 <prvSampleTimeNow>
 800eaa8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d130      	bne.n	800eb12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d10a      	bne.n	800eacc <prvProcessTimerOrBlockTask+0x3c>
 800eab6:	687a      	ldr	r2, [r7, #4]
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d806      	bhi.n	800eacc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800eabe:	f7ff f8a5 	bl	800dc0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eac2:	68f9      	ldr	r1, [r7, #12]
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f7ff ff81 	bl	800e9cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eaca:	e024      	b.n	800eb16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d008      	beq.n	800eae4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ead2:	4b13      	ldr	r3, [pc, #76]	@ (800eb20 <prvProcessTimerOrBlockTask+0x90>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d101      	bne.n	800eae0 <prvProcessTimerOrBlockTask+0x50>
 800eadc:	2301      	movs	r3, #1
 800eade:	e000      	b.n	800eae2 <prvProcessTimerOrBlockTask+0x52>
 800eae0:	2300      	movs	r3, #0
 800eae2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800eae4:	4b0f      	ldr	r3, [pc, #60]	@ (800eb24 <prvProcessTimerOrBlockTask+0x94>)
 800eae6:	6818      	ldr	r0, [r3, #0]
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	1ad3      	subs	r3, r2, r3
 800eaee:	683a      	ldr	r2, [r7, #0]
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	f7fe fdad 	bl	800d650 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800eaf6:	f7ff f889 	bl	800dc0c <xTaskResumeAll>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d10a      	bne.n	800eb16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800eb00:	4b09      	ldr	r3, [pc, #36]	@ (800eb28 <prvProcessTimerOrBlockTask+0x98>)
 800eb02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb06:	601a      	str	r2, [r3, #0]
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	f3bf 8f6f 	isb	sy
}
 800eb10:	e001      	b.n	800eb16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800eb12:	f7ff f87b 	bl	800dc0c <xTaskResumeAll>
}
 800eb16:	bf00      	nop
 800eb18:	3710      	adds	r7, #16
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	240010f8 	.word	0x240010f8
 800eb24:	240010fc 	.word	0x240010fc
 800eb28:	e000ed04 	.word	0xe000ed04

0800eb2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b085      	sub	sp, #20
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eb34:	4b0e      	ldr	r3, [pc, #56]	@ (800eb70 <prvGetNextExpireTime+0x44>)
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d101      	bne.n	800eb42 <prvGetNextExpireTime+0x16>
 800eb3e:	2201      	movs	r2, #1
 800eb40:	e000      	b.n	800eb44 <prvGetNextExpireTime+0x18>
 800eb42:	2200      	movs	r2, #0
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d105      	bne.n	800eb5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb50:	4b07      	ldr	r3, [pc, #28]	@ (800eb70 <prvGetNextExpireTime+0x44>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	68db      	ldr	r3, [r3, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	60fb      	str	r3, [r7, #12]
 800eb5a:	e001      	b.n	800eb60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800eb60:	68fb      	ldr	r3, [r7, #12]
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3714      	adds	r7, #20
 800eb66:	46bd      	mov	sp, r7
 800eb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6c:	4770      	bx	lr
 800eb6e:	bf00      	nop
 800eb70:	240010f4 	.word	0x240010f4

0800eb74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b084      	sub	sp, #16
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800eb7c:	f7ff f8e4 	bl	800dd48 <xTaskGetTickCount>
 800eb80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800eb82:	4b0b      	ldr	r3, [pc, #44]	@ (800ebb0 <prvSampleTimeNow+0x3c>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	68fa      	ldr	r2, [r7, #12]
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d205      	bcs.n	800eb98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800eb8c:	f000 f93a 	bl	800ee04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2201      	movs	r2, #1
 800eb94:	601a      	str	r2, [r3, #0]
 800eb96:	e002      	b.n	800eb9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800eb9e:	4a04      	ldr	r2, [pc, #16]	@ (800ebb0 <prvSampleTimeNow+0x3c>)
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800eba4:	68fb      	ldr	r3, [r7, #12]
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3710      	adds	r7, #16
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	bd80      	pop	{r7, pc}
 800ebae:	bf00      	nop
 800ebb0:	24001104 	.word	0x24001104

0800ebb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b086      	sub	sp, #24
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	60f8      	str	r0, [r7, #12]
 800ebbc:	60b9      	str	r1, [r7, #8]
 800ebbe:	607a      	str	r2, [r7, #4]
 800ebc0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	68ba      	ldr	r2, [r7, #8]
 800ebca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	68fa      	ldr	r2, [r7, #12]
 800ebd0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ebd2:	68ba      	ldr	r2, [r7, #8]
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d812      	bhi.n	800ec00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebda:	687a      	ldr	r2, [r7, #4]
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	1ad2      	subs	r2, r2, r3
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	699b      	ldr	r3, [r3, #24]
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d302      	bcc.n	800ebee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ebe8:	2301      	movs	r3, #1
 800ebea:	617b      	str	r3, [r7, #20]
 800ebec:	e01b      	b.n	800ec26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ebee:	4b10      	ldr	r3, [pc, #64]	@ (800ec30 <prvInsertTimerInActiveList+0x7c>)
 800ebf0:	681a      	ldr	r2, [r3, #0]
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	3304      	adds	r3, #4
 800ebf6:	4619      	mov	r1, r3
 800ebf8:	4610      	mov	r0, r2
 800ebfa:	f7fd fd6a 	bl	800c6d2 <vListInsert>
 800ebfe:	e012      	b.n	800ec26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	429a      	cmp	r2, r3
 800ec06:	d206      	bcs.n	800ec16 <prvInsertTimerInActiveList+0x62>
 800ec08:	68ba      	ldr	r2, [r7, #8]
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d302      	bcc.n	800ec16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ec10:	2301      	movs	r3, #1
 800ec12:	617b      	str	r3, [r7, #20]
 800ec14:	e007      	b.n	800ec26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ec16:	4b07      	ldr	r3, [pc, #28]	@ (800ec34 <prvInsertTimerInActiveList+0x80>)
 800ec18:	681a      	ldr	r2, [r3, #0]
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	3304      	adds	r3, #4
 800ec1e:	4619      	mov	r1, r3
 800ec20:	4610      	mov	r0, r2
 800ec22:	f7fd fd56 	bl	800c6d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ec26:	697b      	ldr	r3, [r7, #20]
}
 800ec28:	4618      	mov	r0, r3
 800ec2a:	3718      	adds	r7, #24
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	240010f8 	.word	0x240010f8
 800ec34:	240010f4 	.word	0x240010f4

0800ec38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b08e      	sub	sp, #56	@ 0x38
 800ec3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ec3e:	e0ce      	b.n	800edde <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	da19      	bge.n	800ec7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ec46:	1d3b      	adds	r3, r7, #4
 800ec48:	3304      	adds	r3, #4
 800ec4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ec4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d10b      	bne.n	800ec6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ec52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec56:	f383 8811 	msr	BASEPRI, r3
 800ec5a:	f3bf 8f6f 	isb	sy
 800ec5e:	f3bf 8f4f 	dsb	sy
 800ec62:	61fb      	str	r3, [r7, #28]
}
 800ec64:	bf00      	nop
 800ec66:	bf00      	nop
 800ec68:	e7fd      	b.n	800ec66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ec6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec70:	6850      	ldr	r0, [r2, #4]
 800ec72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec74:	6892      	ldr	r2, [r2, #8]
 800ec76:	4611      	mov	r1, r2
 800ec78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	f2c0 80ae 	blt.w	800edde <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ec86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec88:	695b      	ldr	r3, [r3, #20]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d004      	beq.n	800ec98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ec8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec90:	3304      	adds	r3, #4
 800ec92:	4618      	mov	r0, r3
 800ec94:	f7fd fd56 	bl	800c744 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ec98:	463b      	mov	r3, r7
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f7ff ff6a 	bl	800eb74 <prvSampleTimeNow>
 800eca0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	2b09      	cmp	r3, #9
 800eca6:	f200 8097 	bhi.w	800edd8 <prvProcessReceivedCommands+0x1a0>
 800ecaa:	a201      	add	r2, pc, #4	@ (adr r2, 800ecb0 <prvProcessReceivedCommands+0x78>)
 800ecac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecb0:	0800ecd9 	.word	0x0800ecd9
 800ecb4:	0800ecd9 	.word	0x0800ecd9
 800ecb8:	0800ecd9 	.word	0x0800ecd9
 800ecbc:	0800ed4f 	.word	0x0800ed4f
 800ecc0:	0800ed63 	.word	0x0800ed63
 800ecc4:	0800edaf 	.word	0x0800edaf
 800ecc8:	0800ecd9 	.word	0x0800ecd9
 800eccc:	0800ecd9 	.word	0x0800ecd9
 800ecd0:	0800ed4f 	.word	0x0800ed4f
 800ecd4:	0800ed63 	.word	0x0800ed63
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ecd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ecde:	f043 0301 	orr.w	r3, r3, #1
 800ece2:	b2da      	uxtb	r2, r3
 800ece4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ecea:	68ba      	ldr	r2, [r7, #8]
 800ecec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecee:	699b      	ldr	r3, [r3, #24]
 800ecf0:	18d1      	adds	r1, r2, r3
 800ecf2:	68bb      	ldr	r3, [r7, #8]
 800ecf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ecf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ecf8:	f7ff ff5c 	bl	800ebb4 <prvInsertTimerInActiveList>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d06c      	beq.n	800eddc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ed02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed04:	6a1b      	ldr	r3, [r3, #32]
 800ed06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed10:	f003 0304 	and.w	r3, r3, #4
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d061      	beq.n	800eddc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ed18:	68ba      	ldr	r2, [r7, #8]
 800ed1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed1c:	699b      	ldr	r3, [r3, #24]
 800ed1e:	441a      	add	r2, r3
 800ed20:	2300      	movs	r3, #0
 800ed22:	9300      	str	r3, [sp, #0]
 800ed24:	2300      	movs	r3, #0
 800ed26:	2100      	movs	r1, #0
 800ed28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed2a:	f7ff fe01 	bl	800e930 <xTimerGenericCommand>
 800ed2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ed30:	6a3b      	ldr	r3, [r7, #32]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d152      	bne.n	800eddc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ed36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed3a:	f383 8811 	msr	BASEPRI, r3
 800ed3e:	f3bf 8f6f 	isb	sy
 800ed42:	f3bf 8f4f 	dsb	sy
 800ed46:	61bb      	str	r3, [r7, #24]
}
 800ed48:	bf00      	nop
 800ed4a:	bf00      	nop
 800ed4c:	e7fd      	b.n	800ed4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ed4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed54:	f023 0301 	bic.w	r3, r3, #1
 800ed58:	b2da      	uxtb	r2, r3
 800ed5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ed60:	e03d      	b.n	800edde <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed68:	f043 0301 	orr.w	r3, r3, #1
 800ed6c:	b2da      	uxtb	r2, r3
 800ed6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ed74:	68ba      	ldr	r2, [r7, #8]
 800ed76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ed7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed7c:	699b      	ldr	r3, [r3, #24]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d10b      	bne.n	800ed9a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ed82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed86:	f383 8811 	msr	BASEPRI, r3
 800ed8a:	f3bf 8f6f 	isb	sy
 800ed8e:	f3bf 8f4f 	dsb	sy
 800ed92:	617b      	str	r3, [r7, #20]
}
 800ed94:	bf00      	nop
 800ed96:	bf00      	nop
 800ed98:	e7fd      	b.n	800ed96 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ed9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed9c:	699a      	ldr	r2, [r3, #24]
 800ed9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda0:	18d1      	adds	r1, r2, r3
 800eda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eda6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eda8:	f7ff ff04 	bl	800ebb4 <prvInsertTimerInActiveList>
					break;
 800edac:	e017      	b.n	800edde <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800edae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edb4:	f003 0302 	and.w	r3, r3, #2
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d103      	bne.n	800edc4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800edbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800edbe:	f000 fccf 	bl	800f760 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800edc2:	e00c      	b.n	800edde <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800edc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edca:	f023 0301 	bic.w	r3, r3, #1
 800edce:	b2da      	uxtb	r2, r3
 800edd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800edd6:	e002      	b.n	800edde <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800edd8:	bf00      	nop
 800edda:	e000      	b.n	800edde <prvProcessReceivedCommands+0x1a6>
					break;
 800eddc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800edde:	4b08      	ldr	r3, [pc, #32]	@ (800ee00 <prvProcessReceivedCommands+0x1c8>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	1d39      	adds	r1, r7, #4
 800ede4:	2200      	movs	r2, #0
 800ede6:	4618      	mov	r0, r3
 800ede8:	f7fe f880 	bl	800ceec <xQueueReceive>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	f47f af26 	bne.w	800ec40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800edf4:	bf00      	nop
 800edf6:	bf00      	nop
 800edf8:	3730      	adds	r7, #48	@ 0x30
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	240010fc 	.word	0x240010fc

0800ee04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b088      	sub	sp, #32
 800ee08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ee0a:	e049      	b.n	800eea0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ee0c:	4b2e      	ldr	r3, [pc, #184]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	68db      	ldr	r3, [r3, #12]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee16:	4b2c      	ldr	r3, [pc, #176]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	68db      	ldr	r3, [r3, #12]
 800ee1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	3304      	adds	r3, #4
 800ee24:	4618      	mov	r0, r3
 800ee26:	f7fd fc8d 	bl	800c744 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	6a1b      	ldr	r3, [r3, #32]
 800ee2e:	68f8      	ldr	r0, [r7, #12]
 800ee30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee38:	f003 0304 	and.w	r3, r3, #4
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d02f      	beq.n	800eea0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	699b      	ldr	r3, [r3, #24]
 800ee44:	693a      	ldr	r2, [r7, #16]
 800ee46:	4413      	add	r3, r2
 800ee48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ee4a:	68ba      	ldr	r2, [r7, #8]
 800ee4c:	693b      	ldr	r3, [r7, #16]
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d90e      	bls.n	800ee70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	68ba      	ldr	r2, [r7, #8]
 800ee56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	68fa      	ldr	r2, [r7, #12]
 800ee5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ee5e:	4b1a      	ldr	r3, [pc, #104]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800ee60:	681a      	ldr	r2, [r3, #0]
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	3304      	adds	r3, #4
 800ee66:	4619      	mov	r1, r3
 800ee68:	4610      	mov	r0, r2
 800ee6a:	f7fd fc32 	bl	800c6d2 <vListInsert>
 800ee6e:	e017      	b.n	800eea0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ee70:	2300      	movs	r3, #0
 800ee72:	9300      	str	r3, [sp, #0]
 800ee74:	2300      	movs	r3, #0
 800ee76:	693a      	ldr	r2, [r7, #16]
 800ee78:	2100      	movs	r1, #0
 800ee7a:	68f8      	ldr	r0, [r7, #12]
 800ee7c:	f7ff fd58 	bl	800e930 <xTimerGenericCommand>
 800ee80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d10b      	bne.n	800eea0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ee88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee8c:	f383 8811 	msr	BASEPRI, r3
 800ee90:	f3bf 8f6f 	isb	sy
 800ee94:	f3bf 8f4f 	dsb	sy
 800ee98:	603b      	str	r3, [r7, #0]
}
 800ee9a:	bf00      	nop
 800ee9c:	bf00      	nop
 800ee9e:	e7fd      	b.n	800ee9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eea0:	4b09      	ldr	r3, [pc, #36]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d1b0      	bne.n	800ee0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eeaa:	4b07      	ldr	r3, [pc, #28]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eeb0:	4b06      	ldr	r3, [pc, #24]	@ (800eecc <prvSwitchTimerLists+0xc8>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	4a04      	ldr	r2, [pc, #16]	@ (800eec8 <prvSwitchTimerLists+0xc4>)
 800eeb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eeb8:	4a04      	ldr	r2, [pc, #16]	@ (800eecc <prvSwitchTimerLists+0xc8>)
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	6013      	str	r3, [r2, #0]
}
 800eebe:	bf00      	nop
 800eec0:	3718      	adds	r7, #24
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop
 800eec8:	240010f4 	.word	0x240010f4
 800eecc:	240010f8 	.word	0x240010f8

0800eed0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b082      	sub	sp, #8
 800eed4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800eed6:	f000 f96f 	bl	800f1b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800eeda:	4b15      	ldr	r3, [pc, #84]	@ (800ef30 <prvCheckForValidListAndQueue+0x60>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d120      	bne.n	800ef24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800eee2:	4814      	ldr	r0, [pc, #80]	@ (800ef34 <prvCheckForValidListAndQueue+0x64>)
 800eee4:	f7fd fba4 	bl	800c630 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800eee8:	4813      	ldr	r0, [pc, #76]	@ (800ef38 <prvCheckForValidListAndQueue+0x68>)
 800eeea:	f7fd fba1 	bl	800c630 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800eeee:	4b13      	ldr	r3, [pc, #76]	@ (800ef3c <prvCheckForValidListAndQueue+0x6c>)
 800eef0:	4a10      	ldr	r2, [pc, #64]	@ (800ef34 <prvCheckForValidListAndQueue+0x64>)
 800eef2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800eef4:	4b12      	ldr	r3, [pc, #72]	@ (800ef40 <prvCheckForValidListAndQueue+0x70>)
 800eef6:	4a10      	ldr	r2, [pc, #64]	@ (800ef38 <prvCheckForValidListAndQueue+0x68>)
 800eef8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800eefa:	2300      	movs	r3, #0
 800eefc:	9300      	str	r3, [sp, #0]
 800eefe:	4b11      	ldr	r3, [pc, #68]	@ (800ef44 <prvCheckForValidListAndQueue+0x74>)
 800ef00:	4a11      	ldr	r2, [pc, #68]	@ (800ef48 <prvCheckForValidListAndQueue+0x78>)
 800ef02:	2110      	movs	r1, #16
 800ef04:	200a      	movs	r0, #10
 800ef06:	f7fd fcb1 	bl	800c86c <xQueueGenericCreateStatic>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	4a08      	ldr	r2, [pc, #32]	@ (800ef30 <prvCheckForValidListAndQueue+0x60>)
 800ef0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ef10:	4b07      	ldr	r3, [pc, #28]	@ (800ef30 <prvCheckForValidListAndQueue+0x60>)
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d005      	beq.n	800ef24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ef18:	4b05      	ldr	r3, [pc, #20]	@ (800ef30 <prvCheckForValidListAndQueue+0x60>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	490b      	ldr	r1, [pc, #44]	@ (800ef4c <prvCheckForValidListAndQueue+0x7c>)
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7fe fb42 	bl	800d5a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef24:	f000 f97a 	bl	800f21c <vPortExitCritical>
}
 800ef28:	bf00      	nop
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd80      	pop	{r7, pc}
 800ef2e:	bf00      	nop
 800ef30:	240010fc 	.word	0x240010fc
 800ef34:	240010cc 	.word	0x240010cc
 800ef38:	240010e0 	.word	0x240010e0
 800ef3c:	240010f4 	.word	0x240010f4
 800ef40:	240010f8 	.word	0x240010f8
 800ef44:	240011a8 	.word	0x240011a8
 800ef48:	24001108 	.word	0x24001108
 800ef4c:	080143e4 	.word	0x080143e4

0800ef50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ef50:	b480      	push	{r7}
 800ef52:	b085      	sub	sp, #20
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	60f8      	str	r0, [r7, #12]
 800ef58:	60b9      	str	r1, [r7, #8]
 800ef5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	3b04      	subs	r3, #4
 800ef60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ef68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	3b04      	subs	r3, #4
 800ef6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ef70:	68bb      	ldr	r3, [r7, #8]
 800ef72:	f023 0201 	bic.w	r2, r3, #1
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	3b04      	subs	r3, #4
 800ef7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ef80:	4a0c      	ldr	r2, [pc, #48]	@ (800efb4 <pxPortInitialiseStack+0x64>)
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	3b14      	subs	r3, #20
 800ef8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	3b04      	subs	r3, #4
 800ef96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f06f 0202 	mvn.w	r2, #2
 800ef9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	3b20      	subs	r3, #32
 800efa4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800efa6:	68fb      	ldr	r3, [r7, #12]
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	3714      	adds	r7, #20
 800efac:	46bd      	mov	sp, r7
 800efae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb2:	4770      	bx	lr
 800efb4:	0800efb9 	.word	0x0800efb9

0800efb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800efb8:	b480      	push	{r7}
 800efba:	b085      	sub	sp, #20
 800efbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800efbe:	2300      	movs	r3, #0
 800efc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800efc2:	4b13      	ldr	r3, [pc, #76]	@ (800f010 <prvTaskExitError+0x58>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efca:	d00b      	beq.n	800efe4 <prvTaskExitError+0x2c>
	__asm volatile
 800efcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efd0:	f383 8811 	msr	BASEPRI, r3
 800efd4:	f3bf 8f6f 	isb	sy
 800efd8:	f3bf 8f4f 	dsb	sy
 800efdc:	60fb      	str	r3, [r7, #12]
}
 800efde:	bf00      	nop
 800efe0:	bf00      	nop
 800efe2:	e7fd      	b.n	800efe0 <prvTaskExitError+0x28>
	__asm volatile
 800efe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efe8:	f383 8811 	msr	BASEPRI, r3
 800efec:	f3bf 8f6f 	isb	sy
 800eff0:	f3bf 8f4f 	dsb	sy
 800eff4:	60bb      	str	r3, [r7, #8]
}
 800eff6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800eff8:	bf00      	nop
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d0fc      	beq.n	800effa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f000:	bf00      	nop
 800f002:	bf00      	nop
 800f004:	3714      	adds	r7, #20
 800f006:	46bd      	mov	sp, r7
 800f008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00c:	4770      	bx	lr
 800f00e:	bf00      	nop
 800f010:	24000010 	.word	0x24000010
	...

0800f020 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f020:	4b07      	ldr	r3, [pc, #28]	@ (800f040 <pxCurrentTCBConst2>)
 800f022:	6819      	ldr	r1, [r3, #0]
 800f024:	6808      	ldr	r0, [r1, #0]
 800f026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f02a:	f380 8809 	msr	PSP, r0
 800f02e:	f3bf 8f6f 	isb	sy
 800f032:	f04f 0000 	mov.w	r0, #0
 800f036:	f380 8811 	msr	BASEPRI, r0
 800f03a:	4770      	bx	lr
 800f03c:	f3af 8000 	nop.w

0800f040 <pxCurrentTCBConst2>:
 800f040:	24000bcc 	.word	0x24000bcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f044:	bf00      	nop
 800f046:	bf00      	nop

0800f048 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f048:	4808      	ldr	r0, [pc, #32]	@ (800f06c <prvPortStartFirstTask+0x24>)
 800f04a:	6800      	ldr	r0, [r0, #0]
 800f04c:	6800      	ldr	r0, [r0, #0]
 800f04e:	f380 8808 	msr	MSP, r0
 800f052:	f04f 0000 	mov.w	r0, #0
 800f056:	f380 8814 	msr	CONTROL, r0
 800f05a:	b662      	cpsie	i
 800f05c:	b661      	cpsie	f
 800f05e:	f3bf 8f4f 	dsb	sy
 800f062:	f3bf 8f6f 	isb	sy
 800f066:	df00      	svc	0
 800f068:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f06a:	bf00      	nop
 800f06c:	e000ed08 	.word	0xe000ed08

0800f070 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f070:	b580      	push	{r7, lr}
 800f072:	b086      	sub	sp, #24
 800f074:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f076:	4b47      	ldr	r3, [pc, #284]	@ (800f194 <xPortStartScheduler+0x124>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	4a47      	ldr	r2, [pc, #284]	@ (800f198 <xPortStartScheduler+0x128>)
 800f07c:	4293      	cmp	r3, r2
 800f07e:	d10b      	bne.n	800f098 <xPortStartScheduler+0x28>
	__asm volatile
 800f080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f084:	f383 8811 	msr	BASEPRI, r3
 800f088:	f3bf 8f6f 	isb	sy
 800f08c:	f3bf 8f4f 	dsb	sy
 800f090:	613b      	str	r3, [r7, #16]
}
 800f092:	bf00      	nop
 800f094:	bf00      	nop
 800f096:	e7fd      	b.n	800f094 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f098:	4b3e      	ldr	r3, [pc, #248]	@ (800f194 <xPortStartScheduler+0x124>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	4a3f      	ldr	r2, [pc, #252]	@ (800f19c <xPortStartScheduler+0x12c>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d10b      	bne.n	800f0ba <xPortStartScheduler+0x4a>
	__asm volatile
 800f0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0a6:	f383 8811 	msr	BASEPRI, r3
 800f0aa:	f3bf 8f6f 	isb	sy
 800f0ae:	f3bf 8f4f 	dsb	sy
 800f0b2:	60fb      	str	r3, [r7, #12]
}
 800f0b4:	bf00      	nop
 800f0b6:	bf00      	nop
 800f0b8:	e7fd      	b.n	800f0b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f0ba:	4b39      	ldr	r3, [pc, #228]	@ (800f1a0 <xPortStartScheduler+0x130>)
 800f0bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	781b      	ldrb	r3, [r3, #0]
 800f0c2:	b2db      	uxtb	r3, r3
 800f0c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f0c6:	697b      	ldr	r3, [r7, #20]
 800f0c8:	22ff      	movs	r2, #255	@ 0xff
 800f0ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f0cc:	697b      	ldr	r3, [r7, #20]
 800f0ce:	781b      	ldrb	r3, [r3, #0]
 800f0d0:	b2db      	uxtb	r3, r3
 800f0d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f0d4:	78fb      	ldrb	r3, [r7, #3]
 800f0d6:	b2db      	uxtb	r3, r3
 800f0d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f0dc:	b2da      	uxtb	r2, r3
 800f0de:	4b31      	ldr	r3, [pc, #196]	@ (800f1a4 <xPortStartScheduler+0x134>)
 800f0e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f0e2:	4b31      	ldr	r3, [pc, #196]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f0e4:	2207      	movs	r2, #7
 800f0e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f0e8:	e009      	b.n	800f0fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f0ea:	4b2f      	ldr	r3, [pc, #188]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	3b01      	subs	r3, #1
 800f0f0:	4a2d      	ldr	r2, [pc, #180]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f0f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f0f4:	78fb      	ldrb	r3, [r7, #3]
 800f0f6:	b2db      	uxtb	r3, r3
 800f0f8:	005b      	lsls	r3, r3, #1
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f0fe:	78fb      	ldrb	r3, [r7, #3]
 800f100:	b2db      	uxtb	r3, r3
 800f102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f106:	2b80      	cmp	r3, #128	@ 0x80
 800f108:	d0ef      	beq.n	800f0ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f10a:	4b27      	ldr	r3, [pc, #156]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	f1c3 0307 	rsb	r3, r3, #7
 800f112:	2b04      	cmp	r3, #4
 800f114:	d00b      	beq.n	800f12e <xPortStartScheduler+0xbe>
	__asm volatile
 800f116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f11a:	f383 8811 	msr	BASEPRI, r3
 800f11e:	f3bf 8f6f 	isb	sy
 800f122:	f3bf 8f4f 	dsb	sy
 800f126:	60bb      	str	r3, [r7, #8]
}
 800f128:	bf00      	nop
 800f12a:	bf00      	nop
 800f12c:	e7fd      	b.n	800f12a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f12e:	4b1e      	ldr	r3, [pc, #120]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	021b      	lsls	r3, r3, #8
 800f134:	4a1c      	ldr	r2, [pc, #112]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f136:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f138:	4b1b      	ldr	r3, [pc, #108]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f140:	4a19      	ldr	r2, [pc, #100]	@ (800f1a8 <xPortStartScheduler+0x138>)
 800f142:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	b2da      	uxtb	r2, r3
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f14c:	4b17      	ldr	r3, [pc, #92]	@ (800f1ac <xPortStartScheduler+0x13c>)
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	4a16      	ldr	r2, [pc, #88]	@ (800f1ac <xPortStartScheduler+0x13c>)
 800f152:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f156:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f158:	4b14      	ldr	r3, [pc, #80]	@ (800f1ac <xPortStartScheduler+0x13c>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	4a13      	ldr	r2, [pc, #76]	@ (800f1ac <xPortStartScheduler+0x13c>)
 800f15e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f162:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f164:	f000 f9a6 	bl	800f4b4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f168:	4b11      	ldr	r3, [pc, #68]	@ (800f1b0 <xPortStartScheduler+0x140>)
 800f16a:	2200      	movs	r2, #0
 800f16c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f16e:	f000 f9dd 	bl	800f52c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f172:	4b10      	ldr	r3, [pc, #64]	@ (800f1b4 <xPortStartScheduler+0x144>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	4a0f      	ldr	r2, [pc, #60]	@ (800f1b4 <xPortStartScheduler+0x144>)
 800f178:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f17c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f17e:	f7ff ff63 	bl	800f048 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f182:	f7fe fed3 	bl	800df2c <vTaskSwitchContext>
	prvTaskExitError();
 800f186:	f7ff ff17 	bl	800efb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f18a:	2300      	movs	r3, #0
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3718      	adds	r7, #24
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}
 800f194:	e000ed00 	.word	0xe000ed00
 800f198:	410fc271 	.word	0x410fc271
 800f19c:	410fc270 	.word	0x410fc270
 800f1a0:	e000e400 	.word	0xe000e400
 800f1a4:	24001204 	.word	0x24001204
 800f1a8:	24001208 	.word	0x24001208
 800f1ac:	e000ed20 	.word	0xe000ed20
 800f1b0:	24000010 	.word	0x24000010
 800f1b4:	e000ef34 	.word	0xe000ef34

0800f1b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b083      	sub	sp, #12
 800f1bc:	af00      	add	r7, sp, #0
	__asm volatile
 800f1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1c2:	f383 8811 	msr	BASEPRI, r3
 800f1c6:	f3bf 8f6f 	isb	sy
 800f1ca:	f3bf 8f4f 	dsb	sy
 800f1ce:	607b      	str	r3, [r7, #4]
}
 800f1d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f1d2:	4b10      	ldr	r3, [pc, #64]	@ (800f214 <vPortEnterCritical+0x5c>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	3301      	adds	r3, #1
 800f1d8:	4a0e      	ldr	r2, [pc, #56]	@ (800f214 <vPortEnterCritical+0x5c>)
 800f1da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f1dc:	4b0d      	ldr	r3, [pc, #52]	@ (800f214 <vPortEnterCritical+0x5c>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	2b01      	cmp	r3, #1
 800f1e2:	d110      	bne.n	800f206 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800f218 <vPortEnterCritical+0x60>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	b2db      	uxtb	r3, r3
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d00b      	beq.n	800f206 <vPortEnterCritical+0x4e>
	__asm volatile
 800f1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1f2:	f383 8811 	msr	BASEPRI, r3
 800f1f6:	f3bf 8f6f 	isb	sy
 800f1fa:	f3bf 8f4f 	dsb	sy
 800f1fe:	603b      	str	r3, [r7, #0]
}
 800f200:	bf00      	nop
 800f202:	bf00      	nop
 800f204:	e7fd      	b.n	800f202 <vPortEnterCritical+0x4a>
	}
}
 800f206:	bf00      	nop
 800f208:	370c      	adds	r7, #12
 800f20a:	46bd      	mov	sp, r7
 800f20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f210:	4770      	bx	lr
 800f212:	bf00      	nop
 800f214:	24000010 	.word	0x24000010
 800f218:	e000ed04 	.word	0xe000ed04

0800f21c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f21c:	b480      	push	{r7}
 800f21e:	b083      	sub	sp, #12
 800f220:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f222:	4b12      	ldr	r3, [pc, #72]	@ (800f26c <vPortExitCritical+0x50>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d10b      	bne.n	800f242 <vPortExitCritical+0x26>
	__asm volatile
 800f22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f22e:	f383 8811 	msr	BASEPRI, r3
 800f232:	f3bf 8f6f 	isb	sy
 800f236:	f3bf 8f4f 	dsb	sy
 800f23a:	607b      	str	r3, [r7, #4]
}
 800f23c:	bf00      	nop
 800f23e:	bf00      	nop
 800f240:	e7fd      	b.n	800f23e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f242:	4b0a      	ldr	r3, [pc, #40]	@ (800f26c <vPortExitCritical+0x50>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3b01      	subs	r3, #1
 800f248:	4a08      	ldr	r2, [pc, #32]	@ (800f26c <vPortExitCritical+0x50>)
 800f24a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f24c:	4b07      	ldr	r3, [pc, #28]	@ (800f26c <vPortExitCritical+0x50>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d105      	bne.n	800f260 <vPortExitCritical+0x44>
 800f254:	2300      	movs	r3, #0
 800f256:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	f383 8811 	msr	BASEPRI, r3
}
 800f25e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f260:	bf00      	nop
 800f262:	370c      	adds	r7, #12
 800f264:	46bd      	mov	sp, r7
 800f266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26a:	4770      	bx	lr
 800f26c:	24000010 	.word	0x24000010

0800f270 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f270:	f3ef 8009 	mrs	r0, PSP
 800f274:	f3bf 8f6f 	isb	sy
 800f278:	4b15      	ldr	r3, [pc, #84]	@ (800f2d0 <pxCurrentTCBConst>)
 800f27a:	681a      	ldr	r2, [r3, #0]
 800f27c:	f01e 0f10 	tst.w	lr, #16
 800f280:	bf08      	it	eq
 800f282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f28a:	6010      	str	r0, [r2, #0]
 800f28c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f290:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f294:	f380 8811 	msr	BASEPRI, r0
 800f298:	f3bf 8f4f 	dsb	sy
 800f29c:	f3bf 8f6f 	isb	sy
 800f2a0:	f7fe fe44 	bl	800df2c <vTaskSwitchContext>
 800f2a4:	f04f 0000 	mov.w	r0, #0
 800f2a8:	f380 8811 	msr	BASEPRI, r0
 800f2ac:	bc09      	pop	{r0, r3}
 800f2ae:	6819      	ldr	r1, [r3, #0]
 800f2b0:	6808      	ldr	r0, [r1, #0]
 800f2b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2b6:	f01e 0f10 	tst.w	lr, #16
 800f2ba:	bf08      	it	eq
 800f2bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f2c0:	f380 8809 	msr	PSP, r0
 800f2c4:	f3bf 8f6f 	isb	sy
 800f2c8:	4770      	bx	lr
 800f2ca:	bf00      	nop
 800f2cc:	f3af 8000 	nop.w

0800f2d0 <pxCurrentTCBConst>:
 800f2d0:	24000bcc 	.word	0x24000bcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f2d4:	bf00      	nop
 800f2d6:	bf00      	nop

0800f2d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b082      	sub	sp, #8
 800f2dc:	af00      	add	r7, sp, #0
	__asm volatile
 800f2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2e2:	f383 8811 	msr	BASEPRI, r3
 800f2e6:	f3bf 8f6f 	isb	sy
 800f2ea:	f3bf 8f4f 	dsb	sy
 800f2ee:	607b      	str	r3, [r7, #4]
}
 800f2f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f2f2:	f7fe fd61 	bl	800ddb8 <xTaskIncrementTick>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d003      	beq.n	800f304 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f2fc:	4b06      	ldr	r3, [pc, #24]	@ (800f318 <xPortSysTickHandler+0x40>)
 800f2fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f302:	601a      	str	r2, [r3, #0]
 800f304:	2300      	movs	r3, #0
 800f306:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	f383 8811 	msr	BASEPRI, r3
}
 800f30e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f310:	bf00      	nop
 800f312:	3708      	adds	r7, #8
 800f314:	46bd      	mov	sp, r7
 800f316:	bd80      	pop	{r7, pc}
 800f318:	e000ed04 	.word	0xe000ed04

0800f31c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800f31c:	b580      	push	{r7, lr}
 800f31e:	b088      	sub	sp, #32
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800f324:	4b5d      	ldr	r3, [pc, #372]	@ (800f49c <vPortSuppressTicksAndSleep+0x180>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	687a      	ldr	r2, [r7, #4]
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d902      	bls.n	800f334 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800f32e:	4b5b      	ldr	r3, [pc, #364]	@ (800f49c <vPortSuppressTicksAndSleep+0x180>)
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800f334:	4b5a      	ldr	r3, [pc, #360]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4a59      	ldr	r2, [pc, #356]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f33a:	f023 0301 	bic.w	r3, r3, #1
 800f33e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800f340:	4b58      	ldr	r3, [pc, #352]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f342:	681a      	ldr	r2, [r3, #0]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	3b01      	subs	r3, #1
 800f348:	4957      	ldr	r1, [pc, #348]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f34a:	6809      	ldr	r1, [r1, #0]
 800f34c:	fb01 f303 	mul.w	r3, r1, r3
 800f350:	4413      	add	r3, r2
 800f352:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800f354:	4b55      	ldr	r3, [pc, #340]	@ (800f4ac <vPortSuppressTicksAndSleep+0x190>)
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	69fa      	ldr	r2, [r7, #28]
 800f35a:	429a      	cmp	r2, r3
 800f35c:	d904      	bls.n	800f368 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800f35e:	4b53      	ldr	r3, [pc, #332]	@ (800f4ac <vPortSuppressTicksAndSleep+0x190>)
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	69fa      	ldr	r2, [r7, #28]
 800f364:	1ad3      	subs	r3, r2, r3
 800f366:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800f368:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800f36a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800f36e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800f372:	f7fe ffbf 	bl	800e2f4 <eTaskConfirmSleepModeStatus>
 800f376:	4603      	mov	r3, r0
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d110      	bne.n	800f39e <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f37c:	4b49      	ldr	r3, [pc, #292]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f37e:	4a4c      	ldr	r2, [pc, #304]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f384:	4b46      	ldr	r3, [pc, #280]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	4a45      	ldr	r2, [pc, #276]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f38a:	f043 0301 	orr.w	r3, r3, #1
 800f38e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f390:	4b45      	ldr	r3, [pc, #276]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	4a46      	ldr	r2, [pc, #280]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f396:	3b01      	subs	r3, #1
 800f398:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800f39a:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800f39c:	e079      	b.n	800f492 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800f39e:	4a44      	ldr	r2, [pc, #272]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f3a0:	69fb      	ldr	r3, [r7, #28]
 800f3a2:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f3a4:	4b3f      	ldr	r3, [pc, #252]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f3aa:	4b3d      	ldr	r3, [pc, #244]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	4a3c      	ldr	r2, [pc, #240]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f3b0:	f043 0301 	orr.w	r3, r3, #1
 800f3b4:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	613b      	str	r3, [r7, #16]
 800f3be:	6938      	ldr	r0, [r7, #16]
 800f3c0:	f7f1 fd1e 	bl	8000e00 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800f3c4:	693b      	ldr	r3, [r7, #16]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d004      	beq.n	800f3d4 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800f3ca:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800f3ce:	bf30      	wfi
				__asm volatile( "isb" );
 800f3d0:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f7f1 fd1d 	bl	8000e14 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800f3da:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800f3dc:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f3e0:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800f3e4:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800f3e6:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f3ea:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800f3ee:	4b2c      	ldr	r3, [pc, #176]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f3f0:	2206      	movs	r2, #6
 800f3f2:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800f3f4:	4b2a      	ldr	r3, [pc, #168]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d01d      	beq.n	800f43c <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800f400:	4b29      	ldr	r3, [pc, #164]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f402:	681a      	ldr	r2, [r3, #0]
 800f404:	4b27      	ldr	r3, [pc, #156]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f406:	6819      	ldr	r1, [r3, #0]
 800f408:	69fb      	ldr	r3, [r7, #28]
 800f40a:	1acb      	subs	r3, r1, r3
 800f40c:	4413      	add	r3, r2
 800f40e:	3b01      	subs	r3, #1
 800f410:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800f412:	4b26      	ldr	r3, [pc, #152]	@ (800f4ac <vPortSuppressTicksAndSleep+0x190>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	697a      	ldr	r2, [r7, #20]
 800f418:	429a      	cmp	r2, r3
 800f41a:	d304      	bcc.n	800f426 <vPortSuppressTicksAndSleep+0x10a>
 800f41c:	4b22      	ldr	r3, [pc, #136]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	697a      	ldr	r2, [r7, #20]
 800f422:	429a      	cmp	r2, r3
 800f424:	d903      	bls.n	800f42e <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800f426:	4b20      	ldr	r3, [pc, #128]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	3b01      	subs	r3, #1
 800f42c:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800f42e:	4a20      	ldr	r2, [pc, #128]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f430:	697b      	ldr	r3, [r7, #20]
 800f432:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	3b01      	subs	r3, #1
 800f438:	61bb      	str	r3, [r7, #24]
 800f43a:	e018      	b.n	800f46e <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f43c:	4b1a      	ldr	r3, [pc, #104]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	687a      	ldr	r2, [r7, #4]
 800f442:	fb03 f202 	mul.w	r2, r3, r2
 800f446:	4b17      	ldr	r3, [pc, #92]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	1ad3      	subs	r3, r2, r3
 800f44c:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800f44e:	4b16      	ldr	r3, [pc, #88]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	68fa      	ldr	r2, [r7, #12]
 800f454:	fbb2 f3f3 	udiv	r3, r2, r3
 800f458:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800f45a:	69bb      	ldr	r3, [r7, #24]
 800f45c:	3301      	adds	r3, #1
 800f45e:	4a12      	ldr	r2, [pc, #72]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f460:	6812      	ldr	r2, [r2, #0]
 800f462:	fb03 f202 	mul.w	r2, r3, r2
 800f466:	4912      	ldr	r1, [pc, #72]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	1ad3      	subs	r3, r2, r3
 800f46c:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f46e:	4b0d      	ldr	r3, [pc, #52]	@ (800f4a4 <vPortSuppressTicksAndSleep+0x188>)
 800f470:	2200      	movs	r2, #0
 800f472:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f474:	4b0a      	ldr	r3, [pc, #40]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	4a09      	ldr	r2, [pc, #36]	@ (800f4a0 <vPortSuppressTicksAndSleep+0x184>)
 800f47a:	f043 0301 	orr.w	r3, r3, #1
 800f47e:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800f480:	69b8      	ldr	r0, [r7, #24]
 800f482:	f7fe fc71 	bl	800dd68 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f486:	4b08      	ldr	r3, [pc, #32]	@ (800f4a8 <vPortSuppressTicksAndSleep+0x18c>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	4a09      	ldr	r2, [pc, #36]	@ (800f4b0 <vPortSuppressTicksAndSleep+0x194>)
 800f48c:	3b01      	subs	r3, #1
 800f48e:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800f490:	b662      	cpsie	i
	}
 800f492:	bf00      	nop
 800f494:	3720      	adds	r7, #32
 800f496:	46bd      	mov	sp, r7
 800f498:	bd80      	pop	{r7, pc}
 800f49a:	bf00      	nop
 800f49c:	240011fc 	.word	0x240011fc
 800f4a0:	e000e010 	.word	0xe000e010
 800f4a4:	e000e018 	.word	0xe000e018
 800f4a8:	240011f8 	.word	0x240011f8
 800f4ac:	24001200 	.word	0x24001200
 800f4b0:	e000e014 	.word	0xe000e014

0800f4b4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f4b4:	b480      	push	{r7}
 800f4b6:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800f4b8:	4b14      	ldr	r3, [pc, #80]	@ (800f50c <vPortSetupTimerInterrupt+0x58>)
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	4a14      	ldr	r2, [pc, #80]	@ (800f510 <vPortSetupTimerInterrupt+0x5c>)
 800f4be:	fba2 2303 	umull	r2, r3, r2, r3
 800f4c2:	099b      	lsrs	r3, r3, #6
 800f4c4:	4a13      	ldr	r2, [pc, #76]	@ (800f514 <vPortSetupTimerInterrupt+0x60>)
 800f4c6:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800f4c8:	4b12      	ldr	r3, [pc, #72]	@ (800f514 <vPortSetupTimerInterrupt+0x60>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800f4d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4d4:	4a10      	ldr	r2, [pc, #64]	@ (800f518 <vPortSetupTimerInterrupt+0x64>)
 800f4d6:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800f4d8:	4b10      	ldr	r3, [pc, #64]	@ (800f51c <vPortSetupTimerInterrupt+0x68>)
 800f4da:	222d      	movs	r2, #45	@ 0x2d
 800f4dc:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f4de:	4b10      	ldr	r3, [pc, #64]	@ (800f520 <vPortSetupTimerInterrupt+0x6c>)
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f4e4:	4b0f      	ldr	r3, [pc, #60]	@ (800f524 <vPortSetupTimerInterrupt+0x70>)
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f4ea:	4b08      	ldr	r3, [pc, #32]	@ (800f50c <vPortSetupTimerInterrupt+0x58>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	4a08      	ldr	r2, [pc, #32]	@ (800f510 <vPortSetupTimerInterrupt+0x5c>)
 800f4f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f4f4:	099b      	lsrs	r3, r3, #6
 800f4f6:	4a0c      	ldr	r2, [pc, #48]	@ (800f528 <vPortSetupTimerInterrupt+0x74>)
 800f4f8:	3b01      	subs	r3, #1
 800f4fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f4fc:	4b08      	ldr	r3, [pc, #32]	@ (800f520 <vPortSetupTimerInterrupt+0x6c>)
 800f4fe:	2207      	movs	r2, #7
 800f500:	601a      	str	r2, [r3, #0]
}
 800f502:	bf00      	nop
 800f504:	46bd      	mov	sp, r7
 800f506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50a:	4770      	bx	lr
 800f50c:	24000000 	.word	0x24000000
 800f510:	10624dd3 	.word	0x10624dd3
 800f514:	240011f8 	.word	0x240011f8
 800f518:	240011fc 	.word	0x240011fc
 800f51c:	24001200 	.word	0x24001200
 800f520:	e000e010 	.word	0xe000e010
 800f524:	e000e018 	.word	0xe000e018
 800f528:	e000e014 	.word	0xe000e014

0800f52c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f52c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f53c <vPortEnableVFP+0x10>
 800f530:	6801      	ldr	r1, [r0, #0]
 800f532:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f536:	6001      	str	r1, [r0, #0]
 800f538:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f53a:	bf00      	nop
 800f53c:	e000ed88 	.word	0xe000ed88

0800f540 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f540:	b480      	push	{r7}
 800f542:	b085      	sub	sp, #20
 800f544:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f546:	f3ef 8305 	mrs	r3, IPSR
 800f54a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	2b0f      	cmp	r3, #15
 800f550:	d915      	bls.n	800f57e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f552:	4a18      	ldr	r2, [pc, #96]	@ (800f5b4 <vPortValidateInterruptPriority+0x74>)
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	4413      	add	r3, r2
 800f558:	781b      	ldrb	r3, [r3, #0]
 800f55a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f55c:	4b16      	ldr	r3, [pc, #88]	@ (800f5b8 <vPortValidateInterruptPriority+0x78>)
 800f55e:	781b      	ldrb	r3, [r3, #0]
 800f560:	7afa      	ldrb	r2, [r7, #11]
 800f562:	429a      	cmp	r2, r3
 800f564:	d20b      	bcs.n	800f57e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f56a:	f383 8811 	msr	BASEPRI, r3
 800f56e:	f3bf 8f6f 	isb	sy
 800f572:	f3bf 8f4f 	dsb	sy
 800f576:	607b      	str	r3, [r7, #4]
}
 800f578:	bf00      	nop
 800f57a:	bf00      	nop
 800f57c:	e7fd      	b.n	800f57a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f57e:	4b0f      	ldr	r3, [pc, #60]	@ (800f5bc <vPortValidateInterruptPriority+0x7c>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f586:	4b0e      	ldr	r3, [pc, #56]	@ (800f5c0 <vPortValidateInterruptPriority+0x80>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d90b      	bls.n	800f5a6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f592:	f383 8811 	msr	BASEPRI, r3
 800f596:	f3bf 8f6f 	isb	sy
 800f59a:	f3bf 8f4f 	dsb	sy
 800f59e:	603b      	str	r3, [r7, #0]
}
 800f5a0:	bf00      	nop
 800f5a2:	bf00      	nop
 800f5a4:	e7fd      	b.n	800f5a2 <vPortValidateInterruptPriority+0x62>
	}
 800f5a6:	bf00      	nop
 800f5a8:	3714      	adds	r7, #20
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	e000e3f0 	.word	0xe000e3f0
 800f5b8:	24001204 	.word	0x24001204
 800f5bc:	e000ed0c 	.word	0xe000ed0c
 800f5c0:	24001208 	.word	0x24001208

0800f5c4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b08a      	sub	sp, #40	@ 0x28
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f5d0:	f7fe fad6 	bl	800db80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f5d4:	4b5c      	ldr	r3, [pc, #368]	@ (800f748 <pvPortMalloc+0x184>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d101      	bne.n	800f5e0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f5dc:	f000 f924 	bl	800f828 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f5e0:	4b5a      	ldr	r3, [pc, #360]	@ (800f74c <pvPortMalloc+0x188>)
 800f5e2:	681a      	ldr	r2, [r3, #0]
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	4013      	ands	r3, r2
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	f040 8095 	bne.w	800f718 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d01e      	beq.n	800f632 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f5f4:	2208      	movs	r2, #8
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	4413      	add	r3, r2
 800f5fa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f003 0307 	and.w	r3, r3, #7
 800f602:	2b00      	cmp	r3, #0
 800f604:	d015      	beq.n	800f632 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	f023 0307 	bic.w	r3, r3, #7
 800f60c:	3308      	adds	r3, #8
 800f60e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f003 0307 	and.w	r3, r3, #7
 800f616:	2b00      	cmp	r3, #0
 800f618:	d00b      	beq.n	800f632 <pvPortMalloc+0x6e>
	__asm volatile
 800f61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f61e:	f383 8811 	msr	BASEPRI, r3
 800f622:	f3bf 8f6f 	isb	sy
 800f626:	f3bf 8f4f 	dsb	sy
 800f62a:	617b      	str	r3, [r7, #20]
}
 800f62c:	bf00      	nop
 800f62e:	bf00      	nop
 800f630:	e7fd      	b.n	800f62e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d06f      	beq.n	800f718 <pvPortMalloc+0x154>
 800f638:	4b45      	ldr	r3, [pc, #276]	@ (800f750 <pvPortMalloc+0x18c>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	687a      	ldr	r2, [r7, #4]
 800f63e:	429a      	cmp	r2, r3
 800f640:	d86a      	bhi.n	800f718 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f642:	4b44      	ldr	r3, [pc, #272]	@ (800f754 <pvPortMalloc+0x190>)
 800f644:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f646:	4b43      	ldr	r3, [pc, #268]	@ (800f754 <pvPortMalloc+0x190>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f64c:	e004      	b.n	800f658 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f650:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f65a:	685b      	ldr	r3, [r3, #4]
 800f65c:	687a      	ldr	r2, [r7, #4]
 800f65e:	429a      	cmp	r2, r3
 800f660:	d903      	bls.n	800f66a <pvPortMalloc+0xa6>
 800f662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d1f1      	bne.n	800f64e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f66a:	4b37      	ldr	r3, [pc, #220]	@ (800f748 <pvPortMalloc+0x184>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f670:	429a      	cmp	r2, r3
 800f672:	d051      	beq.n	800f718 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f674:	6a3b      	ldr	r3, [r7, #32]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	2208      	movs	r2, #8
 800f67a:	4413      	add	r3, r2
 800f67c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f680:	681a      	ldr	r2, [r3, #0]
 800f682:	6a3b      	ldr	r3, [r7, #32]
 800f684:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f688:	685a      	ldr	r2, [r3, #4]
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	1ad2      	subs	r2, r2, r3
 800f68e:	2308      	movs	r3, #8
 800f690:	005b      	lsls	r3, r3, #1
 800f692:	429a      	cmp	r2, r3
 800f694:	d920      	bls.n	800f6d8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	4413      	add	r3, r2
 800f69c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f69e:	69bb      	ldr	r3, [r7, #24]
 800f6a0:	f003 0307 	and.w	r3, r3, #7
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d00b      	beq.n	800f6c0 <pvPortMalloc+0xfc>
	__asm volatile
 800f6a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ac:	f383 8811 	msr	BASEPRI, r3
 800f6b0:	f3bf 8f6f 	isb	sy
 800f6b4:	f3bf 8f4f 	dsb	sy
 800f6b8:	613b      	str	r3, [r7, #16]
}
 800f6ba:	bf00      	nop
 800f6bc:	bf00      	nop
 800f6be:	e7fd      	b.n	800f6bc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6c2:	685a      	ldr	r2, [r3, #4]
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	1ad2      	subs	r2, r2, r3
 800f6c8:	69bb      	ldr	r3, [r7, #24]
 800f6ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ce:	687a      	ldr	r2, [r7, #4]
 800f6d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f6d2:	69b8      	ldr	r0, [r7, #24]
 800f6d4:	f000 f90a 	bl	800f8ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f6d8:	4b1d      	ldr	r3, [pc, #116]	@ (800f750 <pvPortMalloc+0x18c>)
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	1ad3      	subs	r3, r2, r3
 800f6e2:	4a1b      	ldr	r2, [pc, #108]	@ (800f750 <pvPortMalloc+0x18c>)
 800f6e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f6e6:	4b1a      	ldr	r3, [pc, #104]	@ (800f750 <pvPortMalloc+0x18c>)
 800f6e8:	681a      	ldr	r2, [r3, #0]
 800f6ea:	4b1b      	ldr	r3, [pc, #108]	@ (800f758 <pvPortMalloc+0x194>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	429a      	cmp	r2, r3
 800f6f0:	d203      	bcs.n	800f6fa <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f6f2:	4b17      	ldr	r3, [pc, #92]	@ (800f750 <pvPortMalloc+0x18c>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	4a18      	ldr	r2, [pc, #96]	@ (800f758 <pvPortMalloc+0x194>)
 800f6f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fc:	685a      	ldr	r2, [r3, #4]
 800f6fe:	4b13      	ldr	r3, [pc, #76]	@ (800f74c <pvPortMalloc+0x188>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	431a      	orrs	r2, r3
 800f704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f706:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f70a:	2200      	movs	r2, #0
 800f70c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f70e:	4b13      	ldr	r3, [pc, #76]	@ (800f75c <pvPortMalloc+0x198>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	3301      	adds	r3, #1
 800f714:	4a11      	ldr	r2, [pc, #68]	@ (800f75c <pvPortMalloc+0x198>)
 800f716:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f718:	f7fe fa78 	bl	800dc0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f71c:	69fb      	ldr	r3, [r7, #28]
 800f71e:	f003 0307 	and.w	r3, r3, #7
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00b      	beq.n	800f73e <pvPortMalloc+0x17a>
	__asm volatile
 800f726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f72a:	f383 8811 	msr	BASEPRI, r3
 800f72e:	f3bf 8f6f 	isb	sy
 800f732:	f3bf 8f4f 	dsb	sy
 800f736:	60fb      	str	r3, [r7, #12]
}
 800f738:	bf00      	nop
 800f73a:	bf00      	nop
 800f73c:	e7fd      	b.n	800f73a <pvPortMalloc+0x176>
	return pvReturn;
 800f73e:	69fb      	ldr	r3, [r7, #28]
}
 800f740:	4618      	mov	r0, r3
 800f742:	3728      	adds	r7, #40	@ 0x28
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}
 800f748:	24004e14 	.word	0x24004e14
 800f74c:	24004e28 	.word	0x24004e28
 800f750:	24004e18 	.word	0x24004e18
 800f754:	24004e0c 	.word	0x24004e0c
 800f758:	24004e1c 	.word	0x24004e1c
 800f75c:	24004e20 	.word	0x24004e20

0800f760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b086      	sub	sp, #24
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d04f      	beq.n	800f812 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f772:	2308      	movs	r3, #8
 800f774:	425b      	negs	r3, r3
 800f776:	697a      	ldr	r2, [r7, #20]
 800f778:	4413      	add	r3, r2
 800f77a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	685a      	ldr	r2, [r3, #4]
 800f784:	4b25      	ldr	r3, [pc, #148]	@ (800f81c <vPortFree+0xbc>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4013      	ands	r3, r2
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d10b      	bne.n	800f7a6 <vPortFree+0x46>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	60fb      	str	r3, [r7, #12]
}
 800f7a0:	bf00      	nop
 800f7a2:	bf00      	nop
 800f7a4:	e7fd      	b.n	800f7a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d00b      	beq.n	800f7c6 <vPortFree+0x66>
	__asm volatile
 800f7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7b2:	f383 8811 	msr	BASEPRI, r3
 800f7b6:	f3bf 8f6f 	isb	sy
 800f7ba:	f3bf 8f4f 	dsb	sy
 800f7be:	60bb      	str	r3, [r7, #8]
}
 800f7c0:	bf00      	nop
 800f7c2:	bf00      	nop
 800f7c4:	e7fd      	b.n	800f7c2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f7c6:	693b      	ldr	r3, [r7, #16]
 800f7c8:	685a      	ldr	r2, [r3, #4]
 800f7ca:	4b14      	ldr	r3, [pc, #80]	@ (800f81c <vPortFree+0xbc>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	4013      	ands	r3, r2
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d01e      	beq.n	800f812 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d11a      	bne.n	800f812 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f7dc:	693b      	ldr	r3, [r7, #16]
 800f7de:	685a      	ldr	r2, [r3, #4]
 800f7e0:	4b0e      	ldr	r3, [pc, #56]	@ (800f81c <vPortFree+0xbc>)
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	43db      	mvns	r3, r3
 800f7e6:	401a      	ands	r2, r3
 800f7e8:	693b      	ldr	r3, [r7, #16]
 800f7ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f7ec:	f7fe f9c8 	bl	800db80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f7f0:	693b      	ldr	r3, [r7, #16]
 800f7f2:	685a      	ldr	r2, [r3, #4]
 800f7f4:	4b0a      	ldr	r3, [pc, #40]	@ (800f820 <vPortFree+0xc0>)
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	4413      	add	r3, r2
 800f7fa:	4a09      	ldr	r2, [pc, #36]	@ (800f820 <vPortFree+0xc0>)
 800f7fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f7fe:	6938      	ldr	r0, [r7, #16]
 800f800:	f000 f874 	bl	800f8ec <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f804:	4b07      	ldr	r3, [pc, #28]	@ (800f824 <vPortFree+0xc4>)
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	3301      	adds	r3, #1
 800f80a:	4a06      	ldr	r2, [pc, #24]	@ (800f824 <vPortFree+0xc4>)
 800f80c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f80e:	f7fe f9fd 	bl	800dc0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f812:	bf00      	nop
 800f814:	3718      	adds	r7, #24
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}
 800f81a:	bf00      	nop
 800f81c:	24004e28 	.word	0x24004e28
 800f820:	24004e18 	.word	0x24004e18
 800f824:	24004e24 	.word	0x24004e24

0800f828 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f828:	b480      	push	{r7}
 800f82a:	b085      	sub	sp, #20
 800f82c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f82e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f832:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f834:	4b27      	ldr	r3, [pc, #156]	@ (800f8d4 <prvHeapInit+0xac>)
 800f836:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	f003 0307 	and.w	r3, r3, #7
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00c      	beq.n	800f85c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	3307      	adds	r3, #7
 800f846:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	f023 0307 	bic.w	r3, r3, #7
 800f84e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f850:	68ba      	ldr	r2, [r7, #8]
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	1ad3      	subs	r3, r2, r3
 800f856:	4a1f      	ldr	r2, [pc, #124]	@ (800f8d4 <prvHeapInit+0xac>)
 800f858:	4413      	add	r3, r2
 800f85a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f860:	4a1d      	ldr	r2, [pc, #116]	@ (800f8d8 <prvHeapInit+0xb0>)
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f866:	4b1c      	ldr	r3, [pc, #112]	@ (800f8d8 <prvHeapInit+0xb0>)
 800f868:	2200      	movs	r2, #0
 800f86a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	68ba      	ldr	r2, [r7, #8]
 800f870:	4413      	add	r3, r2
 800f872:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f874:	2208      	movs	r2, #8
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	1a9b      	subs	r3, r3, r2
 800f87a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	f023 0307 	bic.w	r3, r3, #7
 800f882:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	4a15      	ldr	r2, [pc, #84]	@ (800f8dc <prvHeapInit+0xb4>)
 800f888:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f88a:	4b14      	ldr	r3, [pc, #80]	@ (800f8dc <prvHeapInit+0xb4>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	2200      	movs	r2, #0
 800f890:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f892:	4b12      	ldr	r3, [pc, #72]	@ (800f8dc <prvHeapInit+0xb4>)
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	2200      	movs	r2, #0
 800f898:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	68fa      	ldr	r2, [r7, #12]
 800f8a2:	1ad2      	subs	r2, r2, r3
 800f8a4:	683b      	ldr	r3, [r7, #0]
 800f8a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f8a8:	4b0c      	ldr	r3, [pc, #48]	@ (800f8dc <prvHeapInit+0xb4>)
 800f8aa:	681a      	ldr	r2, [r3, #0]
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8b0:	683b      	ldr	r3, [r7, #0]
 800f8b2:	685b      	ldr	r3, [r3, #4]
 800f8b4:	4a0a      	ldr	r2, [pc, #40]	@ (800f8e0 <prvHeapInit+0xb8>)
 800f8b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	685b      	ldr	r3, [r3, #4]
 800f8bc:	4a09      	ldr	r2, [pc, #36]	@ (800f8e4 <prvHeapInit+0xbc>)
 800f8be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f8c0:	4b09      	ldr	r3, [pc, #36]	@ (800f8e8 <prvHeapInit+0xc0>)
 800f8c2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f8c6:	601a      	str	r2, [r3, #0]
}
 800f8c8:	bf00      	nop
 800f8ca:	3714      	adds	r7, #20
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d2:	4770      	bx	lr
 800f8d4:	2400120c 	.word	0x2400120c
 800f8d8:	24004e0c 	.word	0x24004e0c
 800f8dc:	24004e14 	.word	0x24004e14
 800f8e0:	24004e1c 	.word	0x24004e1c
 800f8e4:	24004e18 	.word	0x24004e18
 800f8e8:	24004e28 	.word	0x24004e28

0800f8ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b085      	sub	sp, #20
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f8f4:	4b28      	ldr	r3, [pc, #160]	@ (800f998 <prvInsertBlockIntoFreeList+0xac>)
 800f8f6:	60fb      	str	r3, [r7, #12]
 800f8f8:	e002      	b.n	800f900 <prvInsertBlockIntoFreeList+0x14>
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	60fb      	str	r3, [r7, #12]
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	687a      	ldr	r2, [r7, #4]
 800f906:	429a      	cmp	r2, r3
 800f908:	d8f7      	bhi.n	800f8fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	685b      	ldr	r3, [r3, #4]
 800f912:	68ba      	ldr	r2, [r7, #8]
 800f914:	4413      	add	r3, r2
 800f916:	687a      	ldr	r2, [r7, #4]
 800f918:	429a      	cmp	r2, r3
 800f91a:	d108      	bne.n	800f92e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	685a      	ldr	r2, [r3, #4]
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	685b      	ldr	r3, [r3, #4]
 800f924:	441a      	add	r2, r3
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	685b      	ldr	r3, [r3, #4]
 800f936:	68ba      	ldr	r2, [r7, #8]
 800f938:	441a      	add	r2, r3
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d118      	bne.n	800f974 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681a      	ldr	r2, [r3, #0]
 800f946:	4b15      	ldr	r3, [pc, #84]	@ (800f99c <prvInsertBlockIntoFreeList+0xb0>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	429a      	cmp	r2, r3
 800f94c:	d00d      	beq.n	800f96a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	685a      	ldr	r2, [r3, #4]
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	685b      	ldr	r3, [r3, #4]
 800f958:	441a      	add	r2, r3
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	681a      	ldr	r2, [r3, #0]
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	601a      	str	r2, [r3, #0]
 800f968:	e008      	b.n	800f97c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f96a:	4b0c      	ldr	r3, [pc, #48]	@ (800f99c <prvInsertBlockIntoFreeList+0xb0>)
 800f96c:	681a      	ldr	r2, [r3, #0]
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	601a      	str	r2, [r3, #0]
 800f972:	e003      	b.n	800f97c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	681a      	ldr	r2, [r3, #0]
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f97c:	68fa      	ldr	r2, [r7, #12]
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	429a      	cmp	r2, r3
 800f982:	d002      	beq.n	800f98a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	687a      	ldr	r2, [r7, #4]
 800f988:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f98a:	bf00      	nop
 800f98c:	3714      	adds	r7, #20
 800f98e:	46bd      	mov	sp, r7
 800f990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f994:	4770      	bx	lr
 800f996:	bf00      	nop
 800f998:	24004e0c 	.word	0x24004e0c
 800f99c:	24004e14 	.word	0x24004e14

0800f9a0 <_ZdlPvj>:
 800f9a0:	f000 b815 	b.w	800f9ce <_ZdlPv>

0800f9a4 <_ZdaPv>:
 800f9a4:	f000 b813 	b.w	800f9ce <_ZdlPv>

0800f9a8 <_Znwj>:
 800f9a8:	2801      	cmp	r0, #1
 800f9aa:	bf38      	it	cc
 800f9ac:	2001      	movcc	r0, #1
 800f9ae:	b510      	push	{r4, lr}
 800f9b0:	4604      	mov	r4, r0
 800f9b2:	4620      	mov	r0, r4
 800f9b4:	f000 f83c 	bl	800fa30 <malloc>
 800f9b8:	b100      	cbz	r0, 800f9bc <_Znwj+0x14>
 800f9ba:	bd10      	pop	{r4, pc}
 800f9bc:	f000 f80a 	bl	800f9d4 <_ZSt15get_new_handlerv>
 800f9c0:	b908      	cbnz	r0, 800f9c6 <_Znwj+0x1e>
 800f9c2:	f000 f80f 	bl	800f9e4 <abort>
 800f9c6:	4780      	blx	r0
 800f9c8:	e7f3      	b.n	800f9b2 <_Znwj+0xa>

0800f9ca <_Znaj>:
 800f9ca:	f7ff bfed 	b.w	800f9a8 <_Znwj>

0800f9ce <_ZdlPv>:
 800f9ce:	f000 b837 	b.w	800fa40 <free>
	...

0800f9d4 <_ZSt15get_new_handlerv>:
 800f9d4:	4b02      	ldr	r3, [pc, #8]	@ (800f9e0 <_ZSt15get_new_handlerv+0xc>)
 800f9d6:	6818      	ldr	r0, [r3, #0]
 800f9d8:	f3bf 8f5b 	dmb	ish
 800f9dc:	4770      	bx	lr
 800f9de:	bf00      	nop
 800f9e0:	24004e2c 	.word	0x24004e2c

0800f9e4 <abort>:
 800f9e4:	b508      	push	{r3, lr}
 800f9e6:	2006      	movs	r0, #6
 800f9e8:	f001 f98e 	bl	8010d08 <raise>
 800f9ec:	2001      	movs	r0, #1
 800f9ee:	f7f1 ff4b 	bl	8001888 <_exit>
	...

0800f9f4 <__assert_func>:
 800f9f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f9f6:	4614      	mov	r4, r2
 800f9f8:	461a      	mov	r2, r3
 800f9fa:	4b09      	ldr	r3, [pc, #36]	@ (800fa20 <__assert_func+0x2c>)
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	4605      	mov	r5, r0
 800fa00:	68d8      	ldr	r0, [r3, #12]
 800fa02:	b954      	cbnz	r4, 800fa1a <__assert_func+0x26>
 800fa04:	4b07      	ldr	r3, [pc, #28]	@ (800fa24 <__assert_func+0x30>)
 800fa06:	461c      	mov	r4, r3
 800fa08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fa0c:	9100      	str	r1, [sp, #0]
 800fa0e:	462b      	mov	r3, r5
 800fa10:	4905      	ldr	r1, [pc, #20]	@ (800fa28 <__assert_func+0x34>)
 800fa12:	f000 ffb1 	bl	8010978 <fiprintf>
 800fa16:	f7ff ffe5 	bl	800f9e4 <abort>
 800fa1a:	4b04      	ldr	r3, [pc, #16]	@ (800fa2c <__assert_func+0x38>)
 800fa1c:	e7f4      	b.n	800fa08 <__assert_func+0x14>
 800fa1e:	bf00      	nop
 800fa20:	24000020 	.word	0x24000020
 800fa24:	080144ab 	.word	0x080144ab
 800fa28:	0801447d 	.word	0x0801447d
 800fa2c:	08014470 	.word	0x08014470

0800fa30 <malloc>:
 800fa30:	4b02      	ldr	r3, [pc, #8]	@ (800fa3c <malloc+0xc>)
 800fa32:	4601      	mov	r1, r0
 800fa34:	6818      	ldr	r0, [r3, #0]
 800fa36:	f000 b82d 	b.w	800fa94 <_malloc_r>
 800fa3a:	bf00      	nop
 800fa3c:	24000020 	.word	0x24000020

0800fa40 <free>:
 800fa40:	4b02      	ldr	r3, [pc, #8]	@ (800fa4c <free+0xc>)
 800fa42:	4601      	mov	r1, r0
 800fa44:	6818      	ldr	r0, [r3, #0]
 800fa46:	f002 b84d 	b.w	8011ae4 <_free_r>
 800fa4a:	bf00      	nop
 800fa4c:	24000020 	.word	0x24000020

0800fa50 <sbrk_aligned>:
 800fa50:	b570      	push	{r4, r5, r6, lr}
 800fa52:	4e0f      	ldr	r6, [pc, #60]	@ (800fa90 <sbrk_aligned+0x40>)
 800fa54:	460c      	mov	r4, r1
 800fa56:	6831      	ldr	r1, [r6, #0]
 800fa58:	4605      	mov	r5, r0
 800fa5a:	b911      	cbnz	r1, 800fa62 <sbrk_aligned+0x12>
 800fa5c:	f001 f9fe 	bl	8010e5c <_sbrk_r>
 800fa60:	6030      	str	r0, [r6, #0]
 800fa62:	4621      	mov	r1, r4
 800fa64:	4628      	mov	r0, r5
 800fa66:	f001 f9f9 	bl	8010e5c <_sbrk_r>
 800fa6a:	1c43      	adds	r3, r0, #1
 800fa6c:	d103      	bne.n	800fa76 <sbrk_aligned+0x26>
 800fa6e:	f04f 34ff 	mov.w	r4, #4294967295
 800fa72:	4620      	mov	r0, r4
 800fa74:	bd70      	pop	{r4, r5, r6, pc}
 800fa76:	1cc4      	adds	r4, r0, #3
 800fa78:	f024 0403 	bic.w	r4, r4, #3
 800fa7c:	42a0      	cmp	r0, r4
 800fa7e:	d0f8      	beq.n	800fa72 <sbrk_aligned+0x22>
 800fa80:	1a21      	subs	r1, r4, r0
 800fa82:	4628      	mov	r0, r5
 800fa84:	f001 f9ea 	bl	8010e5c <_sbrk_r>
 800fa88:	3001      	adds	r0, #1
 800fa8a:	d1f2      	bne.n	800fa72 <sbrk_aligned+0x22>
 800fa8c:	e7ef      	b.n	800fa6e <sbrk_aligned+0x1e>
 800fa8e:	bf00      	nop
 800fa90:	24004e30 	.word	0x24004e30

0800fa94 <_malloc_r>:
 800fa94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa98:	1ccd      	adds	r5, r1, #3
 800fa9a:	f025 0503 	bic.w	r5, r5, #3
 800fa9e:	3508      	adds	r5, #8
 800faa0:	2d0c      	cmp	r5, #12
 800faa2:	bf38      	it	cc
 800faa4:	250c      	movcc	r5, #12
 800faa6:	2d00      	cmp	r5, #0
 800faa8:	4606      	mov	r6, r0
 800faaa:	db01      	blt.n	800fab0 <_malloc_r+0x1c>
 800faac:	42a9      	cmp	r1, r5
 800faae:	d904      	bls.n	800faba <_malloc_r+0x26>
 800fab0:	230c      	movs	r3, #12
 800fab2:	6033      	str	r3, [r6, #0]
 800fab4:	2000      	movs	r0, #0
 800fab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800faba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fb90 <_malloc_r+0xfc>
 800fabe:	f000 f869 	bl	800fb94 <__malloc_lock>
 800fac2:	f8d8 3000 	ldr.w	r3, [r8]
 800fac6:	461c      	mov	r4, r3
 800fac8:	bb44      	cbnz	r4, 800fb1c <_malloc_r+0x88>
 800faca:	4629      	mov	r1, r5
 800facc:	4630      	mov	r0, r6
 800face:	f7ff ffbf 	bl	800fa50 <sbrk_aligned>
 800fad2:	1c43      	adds	r3, r0, #1
 800fad4:	4604      	mov	r4, r0
 800fad6:	d158      	bne.n	800fb8a <_malloc_r+0xf6>
 800fad8:	f8d8 4000 	ldr.w	r4, [r8]
 800fadc:	4627      	mov	r7, r4
 800fade:	2f00      	cmp	r7, #0
 800fae0:	d143      	bne.n	800fb6a <_malloc_r+0xd6>
 800fae2:	2c00      	cmp	r4, #0
 800fae4:	d04b      	beq.n	800fb7e <_malloc_r+0xea>
 800fae6:	6823      	ldr	r3, [r4, #0]
 800fae8:	4639      	mov	r1, r7
 800faea:	4630      	mov	r0, r6
 800faec:	eb04 0903 	add.w	r9, r4, r3
 800faf0:	f001 f9b4 	bl	8010e5c <_sbrk_r>
 800faf4:	4581      	cmp	r9, r0
 800faf6:	d142      	bne.n	800fb7e <_malloc_r+0xea>
 800faf8:	6821      	ldr	r1, [r4, #0]
 800fafa:	1a6d      	subs	r5, r5, r1
 800fafc:	4629      	mov	r1, r5
 800fafe:	4630      	mov	r0, r6
 800fb00:	f7ff ffa6 	bl	800fa50 <sbrk_aligned>
 800fb04:	3001      	adds	r0, #1
 800fb06:	d03a      	beq.n	800fb7e <_malloc_r+0xea>
 800fb08:	6823      	ldr	r3, [r4, #0]
 800fb0a:	442b      	add	r3, r5
 800fb0c:	6023      	str	r3, [r4, #0]
 800fb0e:	f8d8 3000 	ldr.w	r3, [r8]
 800fb12:	685a      	ldr	r2, [r3, #4]
 800fb14:	bb62      	cbnz	r2, 800fb70 <_malloc_r+0xdc>
 800fb16:	f8c8 7000 	str.w	r7, [r8]
 800fb1a:	e00f      	b.n	800fb3c <_malloc_r+0xa8>
 800fb1c:	6822      	ldr	r2, [r4, #0]
 800fb1e:	1b52      	subs	r2, r2, r5
 800fb20:	d420      	bmi.n	800fb64 <_malloc_r+0xd0>
 800fb22:	2a0b      	cmp	r2, #11
 800fb24:	d917      	bls.n	800fb56 <_malloc_r+0xc2>
 800fb26:	1961      	adds	r1, r4, r5
 800fb28:	42a3      	cmp	r3, r4
 800fb2a:	6025      	str	r5, [r4, #0]
 800fb2c:	bf18      	it	ne
 800fb2e:	6059      	strne	r1, [r3, #4]
 800fb30:	6863      	ldr	r3, [r4, #4]
 800fb32:	bf08      	it	eq
 800fb34:	f8c8 1000 	streq.w	r1, [r8]
 800fb38:	5162      	str	r2, [r4, r5]
 800fb3a:	604b      	str	r3, [r1, #4]
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	f000 f82f 	bl	800fba0 <__malloc_unlock>
 800fb42:	f104 000b 	add.w	r0, r4, #11
 800fb46:	1d23      	adds	r3, r4, #4
 800fb48:	f020 0007 	bic.w	r0, r0, #7
 800fb4c:	1ac2      	subs	r2, r0, r3
 800fb4e:	bf1c      	itt	ne
 800fb50:	1a1b      	subne	r3, r3, r0
 800fb52:	50a3      	strne	r3, [r4, r2]
 800fb54:	e7af      	b.n	800fab6 <_malloc_r+0x22>
 800fb56:	6862      	ldr	r2, [r4, #4]
 800fb58:	42a3      	cmp	r3, r4
 800fb5a:	bf0c      	ite	eq
 800fb5c:	f8c8 2000 	streq.w	r2, [r8]
 800fb60:	605a      	strne	r2, [r3, #4]
 800fb62:	e7eb      	b.n	800fb3c <_malloc_r+0xa8>
 800fb64:	4623      	mov	r3, r4
 800fb66:	6864      	ldr	r4, [r4, #4]
 800fb68:	e7ae      	b.n	800fac8 <_malloc_r+0x34>
 800fb6a:	463c      	mov	r4, r7
 800fb6c:	687f      	ldr	r7, [r7, #4]
 800fb6e:	e7b6      	b.n	800fade <_malloc_r+0x4a>
 800fb70:	461a      	mov	r2, r3
 800fb72:	685b      	ldr	r3, [r3, #4]
 800fb74:	42a3      	cmp	r3, r4
 800fb76:	d1fb      	bne.n	800fb70 <_malloc_r+0xdc>
 800fb78:	2300      	movs	r3, #0
 800fb7a:	6053      	str	r3, [r2, #4]
 800fb7c:	e7de      	b.n	800fb3c <_malloc_r+0xa8>
 800fb7e:	230c      	movs	r3, #12
 800fb80:	6033      	str	r3, [r6, #0]
 800fb82:	4630      	mov	r0, r6
 800fb84:	f000 f80c 	bl	800fba0 <__malloc_unlock>
 800fb88:	e794      	b.n	800fab4 <_malloc_r+0x20>
 800fb8a:	6005      	str	r5, [r0, #0]
 800fb8c:	e7d6      	b.n	800fb3c <_malloc_r+0xa8>
 800fb8e:	bf00      	nop
 800fb90:	24004e34 	.word	0x24004e34

0800fb94 <__malloc_lock>:
 800fb94:	4801      	ldr	r0, [pc, #4]	@ (800fb9c <__malloc_lock+0x8>)
 800fb96:	f001 b9ae 	b.w	8010ef6 <__retarget_lock_acquire_recursive>
 800fb9a:	bf00      	nop
 800fb9c:	24004f78 	.word	0x24004f78

0800fba0 <__malloc_unlock>:
 800fba0:	4801      	ldr	r0, [pc, #4]	@ (800fba8 <__malloc_unlock+0x8>)
 800fba2:	f001 b9a9 	b.w	8010ef8 <__retarget_lock_release_recursive>
 800fba6:	bf00      	nop
 800fba8:	24004f78 	.word	0x24004f78

0800fbac <__cvt>:
 800fbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbae:	ed2d 8b02 	vpush	{d8}
 800fbb2:	eeb0 8b40 	vmov.f64	d8, d0
 800fbb6:	b085      	sub	sp, #20
 800fbb8:	4617      	mov	r7, r2
 800fbba:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800fbbc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fbbe:	ee18 2a90 	vmov	r2, s17
 800fbc2:	f025 0520 	bic.w	r5, r5, #32
 800fbc6:	2a00      	cmp	r2, #0
 800fbc8:	bfb6      	itet	lt
 800fbca:	222d      	movlt	r2, #45	@ 0x2d
 800fbcc:	2200      	movge	r2, #0
 800fbce:	eeb1 8b40 	vneglt.f64	d8, d0
 800fbd2:	2d46      	cmp	r5, #70	@ 0x46
 800fbd4:	460c      	mov	r4, r1
 800fbd6:	701a      	strb	r2, [r3, #0]
 800fbd8:	d004      	beq.n	800fbe4 <__cvt+0x38>
 800fbda:	2d45      	cmp	r5, #69	@ 0x45
 800fbdc:	d100      	bne.n	800fbe0 <__cvt+0x34>
 800fbde:	3401      	adds	r4, #1
 800fbe0:	2102      	movs	r1, #2
 800fbe2:	e000      	b.n	800fbe6 <__cvt+0x3a>
 800fbe4:	2103      	movs	r1, #3
 800fbe6:	ab03      	add	r3, sp, #12
 800fbe8:	9301      	str	r3, [sp, #4]
 800fbea:	ab02      	add	r3, sp, #8
 800fbec:	9300      	str	r3, [sp, #0]
 800fbee:	4622      	mov	r2, r4
 800fbf0:	4633      	mov	r3, r6
 800fbf2:	eeb0 0b48 	vmov.f64	d0, d8
 800fbf6:	f001 fa1f 	bl	8011038 <_dtoa_r>
 800fbfa:	2d47      	cmp	r5, #71	@ 0x47
 800fbfc:	d114      	bne.n	800fc28 <__cvt+0x7c>
 800fbfe:	07fb      	lsls	r3, r7, #31
 800fc00:	d50a      	bpl.n	800fc18 <__cvt+0x6c>
 800fc02:	1902      	adds	r2, r0, r4
 800fc04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc0c:	bf08      	it	eq
 800fc0e:	9203      	streq	r2, [sp, #12]
 800fc10:	2130      	movs	r1, #48	@ 0x30
 800fc12:	9b03      	ldr	r3, [sp, #12]
 800fc14:	4293      	cmp	r3, r2
 800fc16:	d319      	bcc.n	800fc4c <__cvt+0xa0>
 800fc18:	9b03      	ldr	r3, [sp, #12]
 800fc1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc1c:	1a1b      	subs	r3, r3, r0
 800fc1e:	6013      	str	r3, [r2, #0]
 800fc20:	b005      	add	sp, #20
 800fc22:	ecbd 8b02 	vpop	{d8}
 800fc26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc28:	2d46      	cmp	r5, #70	@ 0x46
 800fc2a:	eb00 0204 	add.w	r2, r0, r4
 800fc2e:	d1e9      	bne.n	800fc04 <__cvt+0x58>
 800fc30:	7803      	ldrb	r3, [r0, #0]
 800fc32:	2b30      	cmp	r3, #48	@ 0x30
 800fc34:	d107      	bne.n	800fc46 <__cvt+0x9a>
 800fc36:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800fc3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc3e:	bf1c      	itt	ne
 800fc40:	f1c4 0401 	rsbne	r4, r4, #1
 800fc44:	6034      	strne	r4, [r6, #0]
 800fc46:	6833      	ldr	r3, [r6, #0]
 800fc48:	441a      	add	r2, r3
 800fc4a:	e7db      	b.n	800fc04 <__cvt+0x58>
 800fc4c:	1c5c      	adds	r4, r3, #1
 800fc4e:	9403      	str	r4, [sp, #12]
 800fc50:	7019      	strb	r1, [r3, #0]
 800fc52:	e7de      	b.n	800fc12 <__cvt+0x66>

0800fc54 <__exponent>:
 800fc54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc56:	2900      	cmp	r1, #0
 800fc58:	bfba      	itte	lt
 800fc5a:	4249      	neglt	r1, r1
 800fc5c:	232d      	movlt	r3, #45	@ 0x2d
 800fc5e:	232b      	movge	r3, #43	@ 0x2b
 800fc60:	2909      	cmp	r1, #9
 800fc62:	7002      	strb	r2, [r0, #0]
 800fc64:	7043      	strb	r3, [r0, #1]
 800fc66:	dd29      	ble.n	800fcbc <__exponent+0x68>
 800fc68:	f10d 0307 	add.w	r3, sp, #7
 800fc6c:	461d      	mov	r5, r3
 800fc6e:	270a      	movs	r7, #10
 800fc70:	461a      	mov	r2, r3
 800fc72:	fbb1 f6f7 	udiv	r6, r1, r7
 800fc76:	fb07 1416 	mls	r4, r7, r6, r1
 800fc7a:	3430      	adds	r4, #48	@ 0x30
 800fc7c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fc80:	460c      	mov	r4, r1
 800fc82:	2c63      	cmp	r4, #99	@ 0x63
 800fc84:	f103 33ff 	add.w	r3, r3, #4294967295
 800fc88:	4631      	mov	r1, r6
 800fc8a:	dcf1      	bgt.n	800fc70 <__exponent+0x1c>
 800fc8c:	3130      	adds	r1, #48	@ 0x30
 800fc8e:	1e94      	subs	r4, r2, #2
 800fc90:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fc94:	1c41      	adds	r1, r0, #1
 800fc96:	4623      	mov	r3, r4
 800fc98:	42ab      	cmp	r3, r5
 800fc9a:	d30a      	bcc.n	800fcb2 <__exponent+0x5e>
 800fc9c:	f10d 0309 	add.w	r3, sp, #9
 800fca0:	1a9b      	subs	r3, r3, r2
 800fca2:	42ac      	cmp	r4, r5
 800fca4:	bf88      	it	hi
 800fca6:	2300      	movhi	r3, #0
 800fca8:	3302      	adds	r3, #2
 800fcaa:	4403      	add	r3, r0
 800fcac:	1a18      	subs	r0, r3, r0
 800fcae:	b003      	add	sp, #12
 800fcb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcb2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fcb6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fcba:	e7ed      	b.n	800fc98 <__exponent+0x44>
 800fcbc:	2330      	movs	r3, #48	@ 0x30
 800fcbe:	3130      	adds	r1, #48	@ 0x30
 800fcc0:	7083      	strb	r3, [r0, #2]
 800fcc2:	70c1      	strb	r1, [r0, #3]
 800fcc4:	1d03      	adds	r3, r0, #4
 800fcc6:	e7f1      	b.n	800fcac <__exponent+0x58>

0800fcc8 <_printf_float>:
 800fcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fccc:	b08d      	sub	sp, #52	@ 0x34
 800fcce:	460c      	mov	r4, r1
 800fcd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fcd4:	4616      	mov	r6, r2
 800fcd6:	461f      	mov	r7, r3
 800fcd8:	4605      	mov	r5, r0
 800fcda:	f001 f81d 	bl	8010d18 <_localeconv_r>
 800fcde:	f8d0 b000 	ldr.w	fp, [r0]
 800fce2:	4658      	mov	r0, fp
 800fce4:	f7f0 fb54 	bl	8000390 <strlen>
 800fce8:	2300      	movs	r3, #0
 800fcea:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcec:	f8d8 3000 	ldr.w	r3, [r8]
 800fcf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800fcf4:	6822      	ldr	r2, [r4, #0]
 800fcf6:	9005      	str	r0, [sp, #20]
 800fcf8:	3307      	adds	r3, #7
 800fcfa:	f023 0307 	bic.w	r3, r3, #7
 800fcfe:	f103 0108 	add.w	r1, r3, #8
 800fd02:	f8c8 1000 	str.w	r1, [r8]
 800fd06:	ed93 0b00 	vldr	d0, [r3]
 800fd0a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800ff68 <_printf_float+0x2a0>
 800fd0e:	eeb0 7bc0 	vabs.f64	d7, d0
 800fd12:	eeb4 7b46 	vcmp.f64	d7, d6
 800fd16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd1a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800fd1e:	dd24      	ble.n	800fd6a <_printf_float+0xa2>
 800fd20:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800fd24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd28:	d502      	bpl.n	800fd30 <_printf_float+0x68>
 800fd2a:	232d      	movs	r3, #45	@ 0x2d
 800fd2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd30:	498f      	ldr	r1, [pc, #572]	@ (800ff70 <_printf_float+0x2a8>)
 800fd32:	4b90      	ldr	r3, [pc, #576]	@ (800ff74 <_printf_float+0x2ac>)
 800fd34:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800fd38:	bf94      	ite	ls
 800fd3a:	4688      	movls	r8, r1
 800fd3c:	4698      	movhi	r8, r3
 800fd3e:	f022 0204 	bic.w	r2, r2, #4
 800fd42:	2303      	movs	r3, #3
 800fd44:	6123      	str	r3, [r4, #16]
 800fd46:	6022      	str	r2, [r4, #0]
 800fd48:	f04f 0a00 	mov.w	sl, #0
 800fd4c:	9700      	str	r7, [sp, #0]
 800fd4e:	4633      	mov	r3, r6
 800fd50:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fd52:	4621      	mov	r1, r4
 800fd54:	4628      	mov	r0, r5
 800fd56:	f000 f9d1 	bl	80100fc <_printf_common>
 800fd5a:	3001      	adds	r0, #1
 800fd5c:	f040 8089 	bne.w	800fe72 <_printf_float+0x1aa>
 800fd60:	f04f 30ff 	mov.w	r0, #4294967295
 800fd64:	b00d      	add	sp, #52	@ 0x34
 800fd66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd6a:	eeb4 0b40 	vcmp.f64	d0, d0
 800fd6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd72:	d709      	bvc.n	800fd88 <_printf_float+0xc0>
 800fd74:	ee10 3a90 	vmov	r3, s1
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	bfbc      	itt	lt
 800fd7c:	232d      	movlt	r3, #45	@ 0x2d
 800fd7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fd82:	497d      	ldr	r1, [pc, #500]	@ (800ff78 <_printf_float+0x2b0>)
 800fd84:	4b7d      	ldr	r3, [pc, #500]	@ (800ff7c <_printf_float+0x2b4>)
 800fd86:	e7d5      	b.n	800fd34 <_printf_float+0x6c>
 800fd88:	6863      	ldr	r3, [r4, #4]
 800fd8a:	1c59      	adds	r1, r3, #1
 800fd8c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800fd90:	d139      	bne.n	800fe06 <_printf_float+0x13e>
 800fd92:	2306      	movs	r3, #6
 800fd94:	6063      	str	r3, [r4, #4]
 800fd96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	6022      	str	r2, [r4, #0]
 800fd9e:	9303      	str	r3, [sp, #12]
 800fda0:	ab0a      	add	r3, sp, #40	@ 0x28
 800fda2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800fda6:	ab09      	add	r3, sp, #36	@ 0x24
 800fda8:	9300      	str	r3, [sp, #0]
 800fdaa:	6861      	ldr	r1, [r4, #4]
 800fdac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	f7ff fefb 	bl	800fbac <__cvt>
 800fdb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fdba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fdbc:	4680      	mov	r8, r0
 800fdbe:	d129      	bne.n	800fe14 <_printf_float+0x14c>
 800fdc0:	1cc8      	adds	r0, r1, #3
 800fdc2:	db02      	blt.n	800fdca <_printf_float+0x102>
 800fdc4:	6863      	ldr	r3, [r4, #4]
 800fdc6:	4299      	cmp	r1, r3
 800fdc8:	dd41      	ble.n	800fe4e <_printf_float+0x186>
 800fdca:	f1a9 0902 	sub.w	r9, r9, #2
 800fdce:	fa5f f989 	uxtb.w	r9, r9
 800fdd2:	3901      	subs	r1, #1
 800fdd4:	464a      	mov	r2, r9
 800fdd6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fdda:	9109      	str	r1, [sp, #36]	@ 0x24
 800fddc:	f7ff ff3a 	bl	800fc54 <__exponent>
 800fde0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fde2:	1813      	adds	r3, r2, r0
 800fde4:	2a01      	cmp	r2, #1
 800fde6:	4682      	mov	sl, r0
 800fde8:	6123      	str	r3, [r4, #16]
 800fdea:	dc02      	bgt.n	800fdf2 <_printf_float+0x12a>
 800fdec:	6822      	ldr	r2, [r4, #0]
 800fdee:	07d2      	lsls	r2, r2, #31
 800fdf0:	d501      	bpl.n	800fdf6 <_printf_float+0x12e>
 800fdf2:	3301      	adds	r3, #1
 800fdf4:	6123      	str	r3, [r4, #16]
 800fdf6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d0a6      	beq.n	800fd4c <_printf_float+0x84>
 800fdfe:	232d      	movs	r3, #45	@ 0x2d
 800fe00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe04:	e7a2      	b.n	800fd4c <_printf_float+0x84>
 800fe06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fe0a:	d1c4      	bne.n	800fd96 <_printf_float+0xce>
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d1c2      	bne.n	800fd96 <_printf_float+0xce>
 800fe10:	2301      	movs	r3, #1
 800fe12:	e7bf      	b.n	800fd94 <_printf_float+0xcc>
 800fe14:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fe18:	d9db      	bls.n	800fdd2 <_printf_float+0x10a>
 800fe1a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800fe1e:	d118      	bne.n	800fe52 <_printf_float+0x18a>
 800fe20:	2900      	cmp	r1, #0
 800fe22:	6863      	ldr	r3, [r4, #4]
 800fe24:	dd0b      	ble.n	800fe3e <_printf_float+0x176>
 800fe26:	6121      	str	r1, [r4, #16]
 800fe28:	b913      	cbnz	r3, 800fe30 <_printf_float+0x168>
 800fe2a:	6822      	ldr	r2, [r4, #0]
 800fe2c:	07d0      	lsls	r0, r2, #31
 800fe2e:	d502      	bpl.n	800fe36 <_printf_float+0x16e>
 800fe30:	3301      	adds	r3, #1
 800fe32:	440b      	add	r3, r1
 800fe34:	6123      	str	r3, [r4, #16]
 800fe36:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fe38:	f04f 0a00 	mov.w	sl, #0
 800fe3c:	e7db      	b.n	800fdf6 <_printf_float+0x12e>
 800fe3e:	b913      	cbnz	r3, 800fe46 <_printf_float+0x17e>
 800fe40:	6822      	ldr	r2, [r4, #0]
 800fe42:	07d2      	lsls	r2, r2, #31
 800fe44:	d501      	bpl.n	800fe4a <_printf_float+0x182>
 800fe46:	3302      	adds	r3, #2
 800fe48:	e7f4      	b.n	800fe34 <_printf_float+0x16c>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	e7f2      	b.n	800fe34 <_printf_float+0x16c>
 800fe4e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800fe52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe54:	4299      	cmp	r1, r3
 800fe56:	db05      	blt.n	800fe64 <_printf_float+0x19c>
 800fe58:	6823      	ldr	r3, [r4, #0]
 800fe5a:	6121      	str	r1, [r4, #16]
 800fe5c:	07d8      	lsls	r0, r3, #31
 800fe5e:	d5ea      	bpl.n	800fe36 <_printf_float+0x16e>
 800fe60:	1c4b      	adds	r3, r1, #1
 800fe62:	e7e7      	b.n	800fe34 <_printf_float+0x16c>
 800fe64:	2900      	cmp	r1, #0
 800fe66:	bfd4      	ite	le
 800fe68:	f1c1 0202 	rsble	r2, r1, #2
 800fe6c:	2201      	movgt	r2, #1
 800fe6e:	4413      	add	r3, r2
 800fe70:	e7e0      	b.n	800fe34 <_printf_float+0x16c>
 800fe72:	6823      	ldr	r3, [r4, #0]
 800fe74:	055a      	lsls	r2, r3, #21
 800fe76:	d407      	bmi.n	800fe88 <_printf_float+0x1c0>
 800fe78:	6923      	ldr	r3, [r4, #16]
 800fe7a:	4642      	mov	r2, r8
 800fe7c:	4631      	mov	r1, r6
 800fe7e:	4628      	mov	r0, r5
 800fe80:	47b8      	blx	r7
 800fe82:	3001      	adds	r0, #1
 800fe84:	d12a      	bne.n	800fedc <_printf_float+0x214>
 800fe86:	e76b      	b.n	800fd60 <_printf_float+0x98>
 800fe88:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fe8c:	f240 80e0 	bls.w	8010050 <_printf_float+0x388>
 800fe90:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fe94:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fe98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe9c:	d133      	bne.n	800ff06 <_printf_float+0x23e>
 800fe9e:	4a38      	ldr	r2, [pc, #224]	@ (800ff80 <_printf_float+0x2b8>)
 800fea0:	2301      	movs	r3, #1
 800fea2:	4631      	mov	r1, r6
 800fea4:	4628      	mov	r0, r5
 800fea6:	47b8      	blx	r7
 800fea8:	3001      	adds	r0, #1
 800feaa:	f43f af59 	beq.w	800fd60 <_printf_float+0x98>
 800feae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800feb2:	4543      	cmp	r3, r8
 800feb4:	db02      	blt.n	800febc <_printf_float+0x1f4>
 800feb6:	6823      	ldr	r3, [r4, #0]
 800feb8:	07d8      	lsls	r0, r3, #31
 800feba:	d50f      	bpl.n	800fedc <_printf_float+0x214>
 800febc:	9b05      	ldr	r3, [sp, #20]
 800febe:	465a      	mov	r2, fp
 800fec0:	4631      	mov	r1, r6
 800fec2:	4628      	mov	r0, r5
 800fec4:	47b8      	blx	r7
 800fec6:	3001      	adds	r0, #1
 800fec8:	f43f af4a 	beq.w	800fd60 <_printf_float+0x98>
 800fecc:	f04f 0900 	mov.w	r9, #0
 800fed0:	f108 38ff 	add.w	r8, r8, #4294967295
 800fed4:	f104 0a1a 	add.w	sl, r4, #26
 800fed8:	45c8      	cmp	r8, r9
 800feda:	dc09      	bgt.n	800fef0 <_printf_float+0x228>
 800fedc:	6823      	ldr	r3, [r4, #0]
 800fede:	079b      	lsls	r3, r3, #30
 800fee0:	f100 8107 	bmi.w	80100f2 <_printf_float+0x42a>
 800fee4:	68e0      	ldr	r0, [r4, #12]
 800fee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fee8:	4298      	cmp	r0, r3
 800feea:	bfb8      	it	lt
 800feec:	4618      	movlt	r0, r3
 800feee:	e739      	b.n	800fd64 <_printf_float+0x9c>
 800fef0:	2301      	movs	r3, #1
 800fef2:	4652      	mov	r2, sl
 800fef4:	4631      	mov	r1, r6
 800fef6:	4628      	mov	r0, r5
 800fef8:	47b8      	blx	r7
 800fefa:	3001      	adds	r0, #1
 800fefc:	f43f af30 	beq.w	800fd60 <_printf_float+0x98>
 800ff00:	f109 0901 	add.w	r9, r9, #1
 800ff04:	e7e8      	b.n	800fed8 <_printf_float+0x210>
 800ff06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	dc3b      	bgt.n	800ff84 <_printf_float+0x2bc>
 800ff0c:	4a1c      	ldr	r2, [pc, #112]	@ (800ff80 <_printf_float+0x2b8>)
 800ff0e:	2301      	movs	r3, #1
 800ff10:	4631      	mov	r1, r6
 800ff12:	4628      	mov	r0, r5
 800ff14:	47b8      	blx	r7
 800ff16:	3001      	adds	r0, #1
 800ff18:	f43f af22 	beq.w	800fd60 <_printf_float+0x98>
 800ff1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ff20:	ea59 0303 	orrs.w	r3, r9, r3
 800ff24:	d102      	bne.n	800ff2c <_printf_float+0x264>
 800ff26:	6823      	ldr	r3, [r4, #0]
 800ff28:	07d9      	lsls	r1, r3, #31
 800ff2a:	d5d7      	bpl.n	800fedc <_printf_float+0x214>
 800ff2c:	9b05      	ldr	r3, [sp, #20]
 800ff2e:	465a      	mov	r2, fp
 800ff30:	4631      	mov	r1, r6
 800ff32:	4628      	mov	r0, r5
 800ff34:	47b8      	blx	r7
 800ff36:	3001      	adds	r0, #1
 800ff38:	f43f af12 	beq.w	800fd60 <_printf_float+0x98>
 800ff3c:	f04f 0a00 	mov.w	sl, #0
 800ff40:	f104 0b1a 	add.w	fp, r4, #26
 800ff44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff46:	425b      	negs	r3, r3
 800ff48:	4553      	cmp	r3, sl
 800ff4a:	dc01      	bgt.n	800ff50 <_printf_float+0x288>
 800ff4c:	464b      	mov	r3, r9
 800ff4e:	e794      	b.n	800fe7a <_printf_float+0x1b2>
 800ff50:	2301      	movs	r3, #1
 800ff52:	465a      	mov	r2, fp
 800ff54:	4631      	mov	r1, r6
 800ff56:	4628      	mov	r0, r5
 800ff58:	47b8      	blx	r7
 800ff5a:	3001      	adds	r0, #1
 800ff5c:	f43f af00 	beq.w	800fd60 <_printf_float+0x98>
 800ff60:	f10a 0a01 	add.w	sl, sl, #1
 800ff64:	e7ee      	b.n	800ff44 <_printf_float+0x27c>
 800ff66:	bf00      	nop
 800ff68:	ffffffff 	.word	0xffffffff
 800ff6c:	7fefffff 	.word	0x7fefffff
 800ff70:	080144ac 	.word	0x080144ac
 800ff74:	080144b0 	.word	0x080144b0
 800ff78:	080144b4 	.word	0x080144b4
 800ff7c:	080144b8 	.word	0x080144b8
 800ff80:	080144bc 	.word	0x080144bc
 800ff84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ff86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff8a:	4553      	cmp	r3, sl
 800ff8c:	bfa8      	it	ge
 800ff8e:	4653      	movge	r3, sl
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	4699      	mov	r9, r3
 800ff94:	dc37      	bgt.n	8010006 <_printf_float+0x33e>
 800ff96:	2300      	movs	r3, #0
 800ff98:	9307      	str	r3, [sp, #28]
 800ff9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ff9e:	f104 021a 	add.w	r2, r4, #26
 800ffa2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ffa4:	9907      	ldr	r1, [sp, #28]
 800ffa6:	9306      	str	r3, [sp, #24]
 800ffa8:	eba3 0309 	sub.w	r3, r3, r9
 800ffac:	428b      	cmp	r3, r1
 800ffae:	dc31      	bgt.n	8010014 <_printf_float+0x34c>
 800ffb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffb2:	459a      	cmp	sl, r3
 800ffb4:	dc3b      	bgt.n	801002e <_printf_float+0x366>
 800ffb6:	6823      	ldr	r3, [r4, #0]
 800ffb8:	07da      	lsls	r2, r3, #31
 800ffba:	d438      	bmi.n	801002e <_printf_float+0x366>
 800ffbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffbe:	ebaa 0903 	sub.w	r9, sl, r3
 800ffc2:	9b06      	ldr	r3, [sp, #24]
 800ffc4:	ebaa 0303 	sub.w	r3, sl, r3
 800ffc8:	4599      	cmp	r9, r3
 800ffca:	bfa8      	it	ge
 800ffcc:	4699      	movge	r9, r3
 800ffce:	f1b9 0f00 	cmp.w	r9, #0
 800ffd2:	dc34      	bgt.n	801003e <_printf_float+0x376>
 800ffd4:	f04f 0800 	mov.w	r8, #0
 800ffd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ffdc:	f104 0b1a 	add.w	fp, r4, #26
 800ffe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffe2:	ebaa 0303 	sub.w	r3, sl, r3
 800ffe6:	eba3 0309 	sub.w	r3, r3, r9
 800ffea:	4543      	cmp	r3, r8
 800ffec:	f77f af76 	ble.w	800fedc <_printf_float+0x214>
 800fff0:	2301      	movs	r3, #1
 800fff2:	465a      	mov	r2, fp
 800fff4:	4631      	mov	r1, r6
 800fff6:	4628      	mov	r0, r5
 800fff8:	47b8      	blx	r7
 800fffa:	3001      	adds	r0, #1
 800fffc:	f43f aeb0 	beq.w	800fd60 <_printf_float+0x98>
 8010000:	f108 0801 	add.w	r8, r8, #1
 8010004:	e7ec      	b.n	800ffe0 <_printf_float+0x318>
 8010006:	4642      	mov	r2, r8
 8010008:	4631      	mov	r1, r6
 801000a:	4628      	mov	r0, r5
 801000c:	47b8      	blx	r7
 801000e:	3001      	adds	r0, #1
 8010010:	d1c1      	bne.n	800ff96 <_printf_float+0x2ce>
 8010012:	e6a5      	b.n	800fd60 <_printf_float+0x98>
 8010014:	2301      	movs	r3, #1
 8010016:	4631      	mov	r1, r6
 8010018:	4628      	mov	r0, r5
 801001a:	9206      	str	r2, [sp, #24]
 801001c:	47b8      	blx	r7
 801001e:	3001      	adds	r0, #1
 8010020:	f43f ae9e 	beq.w	800fd60 <_printf_float+0x98>
 8010024:	9b07      	ldr	r3, [sp, #28]
 8010026:	9a06      	ldr	r2, [sp, #24]
 8010028:	3301      	adds	r3, #1
 801002a:	9307      	str	r3, [sp, #28]
 801002c:	e7b9      	b.n	800ffa2 <_printf_float+0x2da>
 801002e:	9b05      	ldr	r3, [sp, #20]
 8010030:	465a      	mov	r2, fp
 8010032:	4631      	mov	r1, r6
 8010034:	4628      	mov	r0, r5
 8010036:	47b8      	blx	r7
 8010038:	3001      	adds	r0, #1
 801003a:	d1bf      	bne.n	800ffbc <_printf_float+0x2f4>
 801003c:	e690      	b.n	800fd60 <_printf_float+0x98>
 801003e:	9a06      	ldr	r2, [sp, #24]
 8010040:	464b      	mov	r3, r9
 8010042:	4442      	add	r2, r8
 8010044:	4631      	mov	r1, r6
 8010046:	4628      	mov	r0, r5
 8010048:	47b8      	blx	r7
 801004a:	3001      	adds	r0, #1
 801004c:	d1c2      	bne.n	800ffd4 <_printf_float+0x30c>
 801004e:	e687      	b.n	800fd60 <_printf_float+0x98>
 8010050:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8010054:	f1b9 0f01 	cmp.w	r9, #1
 8010058:	dc01      	bgt.n	801005e <_printf_float+0x396>
 801005a:	07db      	lsls	r3, r3, #31
 801005c:	d536      	bpl.n	80100cc <_printf_float+0x404>
 801005e:	2301      	movs	r3, #1
 8010060:	4642      	mov	r2, r8
 8010062:	4631      	mov	r1, r6
 8010064:	4628      	mov	r0, r5
 8010066:	47b8      	blx	r7
 8010068:	3001      	adds	r0, #1
 801006a:	f43f ae79 	beq.w	800fd60 <_printf_float+0x98>
 801006e:	9b05      	ldr	r3, [sp, #20]
 8010070:	465a      	mov	r2, fp
 8010072:	4631      	mov	r1, r6
 8010074:	4628      	mov	r0, r5
 8010076:	47b8      	blx	r7
 8010078:	3001      	adds	r0, #1
 801007a:	f43f ae71 	beq.w	800fd60 <_printf_float+0x98>
 801007e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010082:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801008a:	f109 39ff 	add.w	r9, r9, #4294967295
 801008e:	d018      	beq.n	80100c2 <_printf_float+0x3fa>
 8010090:	464b      	mov	r3, r9
 8010092:	f108 0201 	add.w	r2, r8, #1
 8010096:	4631      	mov	r1, r6
 8010098:	4628      	mov	r0, r5
 801009a:	47b8      	blx	r7
 801009c:	3001      	adds	r0, #1
 801009e:	d10c      	bne.n	80100ba <_printf_float+0x3f2>
 80100a0:	e65e      	b.n	800fd60 <_printf_float+0x98>
 80100a2:	2301      	movs	r3, #1
 80100a4:	465a      	mov	r2, fp
 80100a6:	4631      	mov	r1, r6
 80100a8:	4628      	mov	r0, r5
 80100aa:	47b8      	blx	r7
 80100ac:	3001      	adds	r0, #1
 80100ae:	f43f ae57 	beq.w	800fd60 <_printf_float+0x98>
 80100b2:	f108 0801 	add.w	r8, r8, #1
 80100b6:	45c8      	cmp	r8, r9
 80100b8:	dbf3      	blt.n	80100a2 <_printf_float+0x3da>
 80100ba:	4653      	mov	r3, sl
 80100bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80100c0:	e6dc      	b.n	800fe7c <_printf_float+0x1b4>
 80100c2:	f04f 0800 	mov.w	r8, #0
 80100c6:	f104 0b1a 	add.w	fp, r4, #26
 80100ca:	e7f4      	b.n	80100b6 <_printf_float+0x3ee>
 80100cc:	2301      	movs	r3, #1
 80100ce:	4642      	mov	r2, r8
 80100d0:	e7e1      	b.n	8010096 <_printf_float+0x3ce>
 80100d2:	2301      	movs	r3, #1
 80100d4:	464a      	mov	r2, r9
 80100d6:	4631      	mov	r1, r6
 80100d8:	4628      	mov	r0, r5
 80100da:	47b8      	blx	r7
 80100dc:	3001      	adds	r0, #1
 80100de:	f43f ae3f 	beq.w	800fd60 <_printf_float+0x98>
 80100e2:	f108 0801 	add.w	r8, r8, #1
 80100e6:	68e3      	ldr	r3, [r4, #12]
 80100e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80100ea:	1a5b      	subs	r3, r3, r1
 80100ec:	4543      	cmp	r3, r8
 80100ee:	dcf0      	bgt.n	80100d2 <_printf_float+0x40a>
 80100f0:	e6f8      	b.n	800fee4 <_printf_float+0x21c>
 80100f2:	f04f 0800 	mov.w	r8, #0
 80100f6:	f104 0919 	add.w	r9, r4, #25
 80100fa:	e7f4      	b.n	80100e6 <_printf_float+0x41e>

080100fc <_printf_common>:
 80100fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010100:	4616      	mov	r6, r2
 8010102:	4698      	mov	r8, r3
 8010104:	688a      	ldr	r2, [r1, #8]
 8010106:	690b      	ldr	r3, [r1, #16]
 8010108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801010c:	4293      	cmp	r3, r2
 801010e:	bfb8      	it	lt
 8010110:	4613      	movlt	r3, r2
 8010112:	6033      	str	r3, [r6, #0]
 8010114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010118:	4607      	mov	r7, r0
 801011a:	460c      	mov	r4, r1
 801011c:	b10a      	cbz	r2, 8010122 <_printf_common+0x26>
 801011e:	3301      	adds	r3, #1
 8010120:	6033      	str	r3, [r6, #0]
 8010122:	6823      	ldr	r3, [r4, #0]
 8010124:	0699      	lsls	r1, r3, #26
 8010126:	bf42      	ittt	mi
 8010128:	6833      	ldrmi	r3, [r6, #0]
 801012a:	3302      	addmi	r3, #2
 801012c:	6033      	strmi	r3, [r6, #0]
 801012e:	6825      	ldr	r5, [r4, #0]
 8010130:	f015 0506 	ands.w	r5, r5, #6
 8010134:	d106      	bne.n	8010144 <_printf_common+0x48>
 8010136:	f104 0a19 	add.w	sl, r4, #25
 801013a:	68e3      	ldr	r3, [r4, #12]
 801013c:	6832      	ldr	r2, [r6, #0]
 801013e:	1a9b      	subs	r3, r3, r2
 8010140:	42ab      	cmp	r3, r5
 8010142:	dc26      	bgt.n	8010192 <_printf_common+0x96>
 8010144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010148:	6822      	ldr	r2, [r4, #0]
 801014a:	3b00      	subs	r3, #0
 801014c:	bf18      	it	ne
 801014e:	2301      	movne	r3, #1
 8010150:	0692      	lsls	r2, r2, #26
 8010152:	d42b      	bmi.n	80101ac <_printf_common+0xb0>
 8010154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010158:	4641      	mov	r1, r8
 801015a:	4638      	mov	r0, r7
 801015c:	47c8      	blx	r9
 801015e:	3001      	adds	r0, #1
 8010160:	d01e      	beq.n	80101a0 <_printf_common+0xa4>
 8010162:	6823      	ldr	r3, [r4, #0]
 8010164:	6922      	ldr	r2, [r4, #16]
 8010166:	f003 0306 	and.w	r3, r3, #6
 801016a:	2b04      	cmp	r3, #4
 801016c:	bf02      	ittt	eq
 801016e:	68e5      	ldreq	r5, [r4, #12]
 8010170:	6833      	ldreq	r3, [r6, #0]
 8010172:	1aed      	subeq	r5, r5, r3
 8010174:	68a3      	ldr	r3, [r4, #8]
 8010176:	bf0c      	ite	eq
 8010178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801017c:	2500      	movne	r5, #0
 801017e:	4293      	cmp	r3, r2
 8010180:	bfc4      	itt	gt
 8010182:	1a9b      	subgt	r3, r3, r2
 8010184:	18ed      	addgt	r5, r5, r3
 8010186:	2600      	movs	r6, #0
 8010188:	341a      	adds	r4, #26
 801018a:	42b5      	cmp	r5, r6
 801018c:	d11a      	bne.n	80101c4 <_printf_common+0xc8>
 801018e:	2000      	movs	r0, #0
 8010190:	e008      	b.n	80101a4 <_printf_common+0xa8>
 8010192:	2301      	movs	r3, #1
 8010194:	4652      	mov	r2, sl
 8010196:	4641      	mov	r1, r8
 8010198:	4638      	mov	r0, r7
 801019a:	47c8      	blx	r9
 801019c:	3001      	adds	r0, #1
 801019e:	d103      	bne.n	80101a8 <_printf_common+0xac>
 80101a0:	f04f 30ff 	mov.w	r0, #4294967295
 80101a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101a8:	3501      	adds	r5, #1
 80101aa:	e7c6      	b.n	801013a <_printf_common+0x3e>
 80101ac:	18e1      	adds	r1, r4, r3
 80101ae:	1c5a      	adds	r2, r3, #1
 80101b0:	2030      	movs	r0, #48	@ 0x30
 80101b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80101b6:	4422      	add	r2, r4
 80101b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80101bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80101c0:	3302      	adds	r3, #2
 80101c2:	e7c7      	b.n	8010154 <_printf_common+0x58>
 80101c4:	2301      	movs	r3, #1
 80101c6:	4622      	mov	r2, r4
 80101c8:	4641      	mov	r1, r8
 80101ca:	4638      	mov	r0, r7
 80101cc:	47c8      	blx	r9
 80101ce:	3001      	adds	r0, #1
 80101d0:	d0e6      	beq.n	80101a0 <_printf_common+0xa4>
 80101d2:	3601      	adds	r6, #1
 80101d4:	e7d9      	b.n	801018a <_printf_common+0x8e>
	...

080101d8 <_printf_i>:
 80101d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80101dc:	7e0f      	ldrb	r7, [r1, #24]
 80101de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80101e0:	2f78      	cmp	r7, #120	@ 0x78
 80101e2:	4691      	mov	r9, r2
 80101e4:	4680      	mov	r8, r0
 80101e6:	460c      	mov	r4, r1
 80101e8:	469a      	mov	sl, r3
 80101ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80101ee:	d807      	bhi.n	8010200 <_printf_i+0x28>
 80101f0:	2f62      	cmp	r7, #98	@ 0x62
 80101f2:	d80a      	bhi.n	801020a <_printf_i+0x32>
 80101f4:	2f00      	cmp	r7, #0
 80101f6:	f000 80d2 	beq.w	801039e <_printf_i+0x1c6>
 80101fa:	2f58      	cmp	r7, #88	@ 0x58
 80101fc:	f000 80b9 	beq.w	8010372 <_printf_i+0x19a>
 8010200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010208:	e03a      	b.n	8010280 <_printf_i+0xa8>
 801020a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801020e:	2b15      	cmp	r3, #21
 8010210:	d8f6      	bhi.n	8010200 <_printf_i+0x28>
 8010212:	a101      	add	r1, pc, #4	@ (adr r1, 8010218 <_printf_i+0x40>)
 8010214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010218:	08010271 	.word	0x08010271
 801021c:	08010285 	.word	0x08010285
 8010220:	08010201 	.word	0x08010201
 8010224:	08010201 	.word	0x08010201
 8010228:	08010201 	.word	0x08010201
 801022c:	08010201 	.word	0x08010201
 8010230:	08010285 	.word	0x08010285
 8010234:	08010201 	.word	0x08010201
 8010238:	08010201 	.word	0x08010201
 801023c:	08010201 	.word	0x08010201
 8010240:	08010201 	.word	0x08010201
 8010244:	08010385 	.word	0x08010385
 8010248:	080102af 	.word	0x080102af
 801024c:	0801033f 	.word	0x0801033f
 8010250:	08010201 	.word	0x08010201
 8010254:	08010201 	.word	0x08010201
 8010258:	080103a7 	.word	0x080103a7
 801025c:	08010201 	.word	0x08010201
 8010260:	080102af 	.word	0x080102af
 8010264:	08010201 	.word	0x08010201
 8010268:	08010201 	.word	0x08010201
 801026c:	08010347 	.word	0x08010347
 8010270:	6833      	ldr	r3, [r6, #0]
 8010272:	1d1a      	adds	r2, r3, #4
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	6032      	str	r2, [r6, #0]
 8010278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801027c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010280:	2301      	movs	r3, #1
 8010282:	e09d      	b.n	80103c0 <_printf_i+0x1e8>
 8010284:	6833      	ldr	r3, [r6, #0]
 8010286:	6820      	ldr	r0, [r4, #0]
 8010288:	1d19      	adds	r1, r3, #4
 801028a:	6031      	str	r1, [r6, #0]
 801028c:	0606      	lsls	r6, r0, #24
 801028e:	d501      	bpl.n	8010294 <_printf_i+0xbc>
 8010290:	681d      	ldr	r5, [r3, #0]
 8010292:	e003      	b.n	801029c <_printf_i+0xc4>
 8010294:	0645      	lsls	r5, r0, #25
 8010296:	d5fb      	bpl.n	8010290 <_printf_i+0xb8>
 8010298:	f9b3 5000 	ldrsh.w	r5, [r3]
 801029c:	2d00      	cmp	r5, #0
 801029e:	da03      	bge.n	80102a8 <_printf_i+0xd0>
 80102a0:	232d      	movs	r3, #45	@ 0x2d
 80102a2:	426d      	negs	r5, r5
 80102a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102a8:	4859      	ldr	r0, [pc, #356]	@ (8010410 <_printf_i+0x238>)
 80102aa:	230a      	movs	r3, #10
 80102ac:	e011      	b.n	80102d2 <_printf_i+0xfa>
 80102ae:	6821      	ldr	r1, [r4, #0]
 80102b0:	6833      	ldr	r3, [r6, #0]
 80102b2:	0608      	lsls	r0, r1, #24
 80102b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80102b8:	d402      	bmi.n	80102c0 <_printf_i+0xe8>
 80102ba:	0649      	lsls	r1, r1, #25
 80102bc:	bf48      	it	mi
 80102be:	b2ad      	uxthmi	r5, r5
 80102c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80102c2:	4853      	ldr	r0, [pc, #332]	@ (8010410 <_printf_i+0x238>)
 80102c4:	6033      	str	r3, [r6, #0]
 80102c6:	bf14      	ite	ne
 80102c8:	230a      	movne	r3, #10
 80102ca:	2308      	moveq	r3, #8
 80102cc:	2100      	movs	r1, #0
 80102ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80102d2:	6866      	ldr	r6, [r4, #4]
 80102d4:	60a6      	str	r6, [r4, #8]
 80102d6:	2e00      	cmp	r6, #0
 80102d8:	bfa2      	ittt	ge
 80102da:	6821      	ldrge	r1, [r4, #0]
 80102dc:	f021 0104 	bicge.w	r1, r1, #4
 80102e0:	6021      	strge	r1, [r4, #0]
 80102e2:	b90d      	cbnz	r5, 80102e8 <_printf_i+0x110>
 80102e4:	2e00      	cmp	r6, #0
 80102e6:	d04b      	beq.n	8010380 <_printf_i+0x1a8>
 80102e8:	4616      	mov	r6, r2
 80102ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80102ee:	fb03 5711 	mls	r7, r3, r1, r5
 80102f2:	5dc7      	ldrb	r7, [r0, r7]
 80102f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80102f8:	462f      	mov	r7, r5
 80102fa:	42bb      	cmp	r3, r7
 80102fc:	460d      	mov	r5, r1
 80102fe:	d9f4      	bls.n	80102ea <_printf_i+0x112>
 8010300:	2b08      	cmp	r3, #8
 8010302:	d10b      	bne.n	801031c <_printf_i+0x144>
 8010304:	6823      	ldr	r3, [r4, #0]
 8010306:	07df      	lsls	r7, r3, #31
 8010308:	d508      	bpl.n	801031c <_printf_i+0x144>
 801030a:	6923      	ldr	r3, [r4, #16]
 801030c:	6861      	ldr	r1, [r4, #4]
 801030e:	4299      	cmp	r1, r3
 8010310:	bfde      	ittt	le
 8010312:	2330      	movle	r3, #48	@ 0x30
 8010314:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010318:	f106 36ff 	addle.w	r6, r6, #4294967295
 801031c:	1b92      	subs	r2, r2, r6
 801031e:	6122      	str	r2, [r4, #16]
 8010320:	f8cd a000 	str.w	sl, [sp]
 8010324:	464b      	mov	r3, r9
 8010326:	aa03      	add	r2, sp, #12
 8010328:	4621      	mov	r1, r4
 801032a:	4640      	mov	r0, r8
 801032c:	f7ff fee6 	bl	80100fc <_printf_common>
 8010330:	3001      	adds	r0, #1
 8010332:	d14a      	bne.n	80103ca <_printf_i+0x1f2>
 8010334:	f04f 30ff 	mov.w	r0, #4294967295
 8010338:	b004      	add	sp, #16
 801033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801033e:	6823      	ldr	r3, [r4, #0]
 8010340:	f043 0320 	orr.w	r3, r3, #32
 8010344:	6023      	str	r3, [r4, #0]
 8010346:	4833      	ldr	r0, [pc, #204]	@ (8010414 <_printf_i+0x23c>)
 8010348:	2778      	movs	r7, #120	@ 0x78
 801034a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801034e:	6823      	ldr	r3, [r4, #0]
 8010350:	6831      	ldr	r1, [r6, #0]
 8010352:	061f      	lsls	r7, r3, #24
 8010354:	f851 5b04 	ldr.w	r5, [r1], #4
 8010358:	d402      	bmi.n	8010360 <_printf_i+0x188>
 801035a:	065f      	lsls	r7, r3, #25
 801035c:	bf48      	it	mi
 801035e:	b2ad      	uxthmi	r5, r5
 8010360:	6031      	str	r1, [r6, #0]
 8010362:	07d9      	lsls	r1, r3, #31
 8010364:	bf44      	itt	mi
 8010366:	f043 0320 	orrmi.w	r3, r3, #32
 801036a:	6023      	strmi	r3, [r4, #0]
 801036c:	b11d      	cbz	r5, 8010376 <_printf_i+0x19e>
 801036e:	2310      	movs	r3, #16
 8010370:	e7ac      	b.n	80102cc <_printf_i+0xf4>
 8010372:	4827      	ldr	r0, [pc, #156]	@ (8010410 <_printf_i+0x238>)
 8010374:	e7e9      	b.n	801034a <_printf_i+0x172>
 8010376:	6823      	ldr	r3, [r4, #0]
 8010378:	f023 0320 	bic.w	r3, r3, #32
 801037c:	6023      	str	r3, [r4, #0]
 801037e:	e7f6      	b.n	801036e <_printf_i+0x196>
 8010380:	4616      	mov	r6, r2
 8010382:	e7bd      	b.n	8010300 <_printf_i+0x128>
 8010384:	6833      	ldr	r3, [r6, #0]
 8010386:	6825      	ldr	r5, [r4, #0]
 8010388:	6961      	ldr	r1, [r4, #20]
 801038a:	1d18      	adds	r0, r3, #4
 801038c:	6030      	str	r0, [r6, #0]
 801038e:	062e      	lsls	r6, r5, #24
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	d501      	bpl.n	8010398 <_printf_i+0x1c0>
 8010394:	6019      	str	r1, [r3, #0]
 8010396:	e002      	b.n	801039e <_printf_i+0x1c6>
 8010398:	0668      	lsls	r0, r5, #25
 801039a:	d5fb      	bpl.n	8010394 <_printf_i+0x1bc>
 801039c:	8019      	strh	r1, [r3, #0]
 801039e:	2300      	movs	r3, #0
 80103a0:	6123      	str	r3, [r4, #16]
 80103a2:	4616      	mov	r6, r2
 80103a4:	e7bc      	b.n	8010320 <_printf_i+0x148>
 80103a6:	6833      	ldr	r3, [r6, #0]
 80103a8:	1d1a      	adds	r2, r3, #4
 80103aa:	6032      	str	r2, [r6, #0]
 80103ac:	681e      	ldr	r6, [r3, #0]
 80103ae:	6862      	ldr	r2, [r4, #4]
 80103b0:	2100      	movs	r1, #0
 80103b2:	4630      	mov	r0, r6
 80103b4:	f7ef ff9c 	bl	80002f0 <memchr>
 80103b8:	b108      	cbz	r0, 80103be <_printf_i+0x1e6>
 80103ba:	1b80      	subs	r0, r0, r6
 80103bc:	6060      	str	r0, [r4, #4]
 80103be:	6863      	ldr	r3, [r4, #4]
 80103c0:	6123      	str	r3, [r4, #16]
 80103c2:	2300      	movs	r3, #0
 80103c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103c8:	e7aa      	b.n	8010320 <_printf_i+0x148>
 80103ca:	6923      	ldr	r3, [r4, #16]
 80103cc:	4632      	mov	r2, r6
 80103ce:	4649      	mov	r1, r9
 80103d0:	4640      	mov	r0, r8
 80103d2:	47d0      	blx	sl
 80103d4:	3001      	adds	r0, #1
 80103d6:	d0ad      	beq.n	8010334 <_printf_i+0x15c>
 80103d8:	6823      	ldr	r3, [r4, #0]
 80103da:	079b      	lsls	r3, r3, #30
 80103dc:	d413      	bmi.n	8010406 <_printf_i+0x22e>
 80103de:	68e0      	ldr	r0, [r4, #12]
 80103e0:	9b03      	ldr	r3, [sp, #12]
 80103e2:	4298      	cmp	r0, r3
 80103e4:	bfb8      	it	lt
 80103e6:	4618      	movlt	r0, r3
 80103e8:	e7a6      	b.n	8010338 <_printf_i+0x160>
 80103ea:	2301      	movs	r3, #1
 80103ec:	4632      	mov	r2, r6
 80103ee:	4649      	mov	r1, r9
 80103f0:	4640      	mov	r0, r8
 80103f2:	47d0      	blx	sl
 80103f4:	3001      	adds	r0, #1
 80103f6:	d09d      	beq.n	8010334 <_printf_i+0x15c>
 80103f8:	3501      	adds	r5, #1
 80103fa:	68e3      	ldr	r3, [r4, #12]
 80103fc:	9903      	ldr	r1, [sp, #12]
 80103fe:	1a5b      	subs	r3, r3, r1
 8010400:	42ab      	cmp	r3, r5
 8010402:	dcf2      	bgt.n	80103ea <_printf_i+0x212>
 8010404:	e7eb      	b.n	80103de <_printf_i+0x206>
 8010406:	2500      	movs	r5, #0
 8010408:	f104 0619 	add.w	r6, r4, #25
 801040c:	e7f5      	b.n	80103fa <_printf_i+0x222>
 801040e:	bf00      	nop
 8010410:	080144be 	.word	0x080144be
 8010414:	080144cf 	.word	0x080144cf

08010418 <_scanf_float>:
 8010418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801041c:	b087      	sub	sp, #28
 801041e:	4617      	mov	r7, r2
 8010420:	9303      	str	r3, [sp, #12]
 8010422:	688b      	ldr	r3, [r1, #8]
 8010424:	1e5a      	subs	r2, r3, #1
 8010426:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801042a:	bf81      	itttt	hi
 801042c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010430:	eb03 0b05 	addhi.w	fp, r3, r5
 8010434:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010438:	608b      	strhi	r3, [r1, #8]
 801043a:	680b      	ldr	r3, [r1, #0]
 801043c:	460a      	mov	r2, r1
 801043e:	f04f 0500 	mov.w	r5, #0
 8010442:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8010446:	f842 3b1c 	str.w	r3, [r2], #28
 801044a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801044e:	4680      	mov	r8, r0
 8010450:	460c      	mov	r4, r1
 8010452:	bf98      	it	ls
 8010454:	f04f 0b00 	movls.w	fp, #0
 8010458:	9201      	str	r2, [sp, #4]
 801045a:	4616      	mov	r6, r2
 801045c:	46aa      	mov	sl, r5
 801045e:	46a9      	mov	r9, r5
 8010460:	9502      	str	r5, [sp, #8]
 8010462:	68a2      	ldr	r2, [r4, #8]
 8010464:	b152      	cbz	r2, 801047c <_scanf_float+0x64>
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	781b      	ldrb	r3, [r3, #0]
 801046a:	2b4e      	cmp	r3, #78	@ 0x4e
 801046c:	d864      	bhi.n	8010538 <_scanf_float+0x120>
 801046e:	2b40      	cmp	r3, #64	@ 0x40
 8010470:	d83c      	bhi.n	80104ec <_scanf_float+0xd4>
 8010472:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8010476:	b2c8      	uxtb	r0, r1
 8010478:	280e      	cmp	r0, #14
 801047a:	d93a      	bls.n	80104f2 <_scanf_float+0xda>
 801047c:	f1b9 0f00 	cmp.w	r9, #0
 8010480:	d003      	beq.n	801048a <_scanf_float+0x72>
 8010482:	6823      	ldr	r3, [r4, #0]
 8010484:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010488:	6023      	str	r3, [r4, #0]
 801048a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801048e:	f1ba 0f01 	cmp.w	sl, #1
 8010492:	f200 8117 	bhi.w	80106c4 <_scanf_float+0x2ac>
 8010496:	9b01      	ldr	r3, [sp, #4]
 8010498:	429e      	cmp	r6, r3
 801049a:	f200 8108 	bhi.w	80106ae <_scanf_float+0x296>
 801049e:	2001      	movs	r0, #1
 80104a0:	b007      	add	sp, #28
 80104a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80104aa:	2a0d      	cmp	r2, #13
 80104ac:	d8e6      	bhi.n	801047c <_scanf_float+0x64>
 80104ae:	a101      	add	r1, pc, #4	@ (adr r1, 80104b4 <_scanf_float+0x9c>)
 80104b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80104b4:	080105fb 	.word	0x080105fb
 80104b8:	0801047d 	.word	0x0801047d
 80104bc:	0801047d 	.word	0x0801047d
 80104c0:	0801047d 	.word	0x0801047d
 80104c4:	0801065b 	.word	0x0801065b
 80104c8:	08010633 	.word	0x08010633
 80104cc:	0801047d 	.word	0x0801047d
 80104d0:	0801047d 	.word	0x0801047d
 80104d4:	08010609 	.word	0x08010609
 80104d8:	0801047d 	.word	0x0801047d
 80104dc:	0801047d 	.word	0x0801047d
 80104e0:	0801047d 	.word	0x0801047d
 80104e4:	0801047d 	.word	0x0801047d
 80104e8:	080105c1 	.word	0x080105c1
 80104ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80104f0:	e7db      	b.n	80104aa <_scanf_float+0x92>
 80104f2:	290e      	cmp	r1, #14
 80104f4:	d8c2      	bhi.n	801047c <_scanf_float+0x64>
 80104f6:	a001      	add	r0, pc, #4	@ (adr r0, 80104fc <_scanf_float+0xe4>)
 80104f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80104fc:	080105b1 	.word	0x080105b1
 8010500:	0801047d 	.word	0x0801047d
 8010504:	080105b1 	.word	0x080105b1
 8010508:	08010647 	.word	0x08010647
 801050c:	0801047d 	.word	0x0801047d
 8010510:	08010559 	.word	0x08010559
 8010514:	08010597 	.word	0x08010597
 8010518:	08010597 	.word	0x08010597
 801051c:	08010597 	.word	0x08010597
 8010520:	08010597 	.word	0x08010597
 8010524:	08010597 	.word	0x08010597
 8010528:	08010597 	.word	0x08010597
 801052c:	08010597 	.word	0x08010597
 8010530:	08010597 	.word	0x08010597
 8010534:	08010597 	.word	0x08010597
 8010538:	2b6e      	cmp	r3, #110	@ 0x6e
 801053a:	d809      	bhi.n	8010550 <_scanf_float+0x138>
 801053c:	2b60      	cmp	r3, #96	@ 0x60
 801053e:	d8b2      	bhi.n	80104a6 <_scanf_float+0x8e>
 8010540:	2b54      	cmp	r3, #84	@ 0x54
 8010542:	d07b      	beq.n	801063c <_scanf_float+0x224>
 8010544:	2b59      	cmp	r3, #89	@ 0x59
 8010546:	d199      	bne.n	801047c <_scanf_float+0x64>
 8010548:	2d07      	cmp	r5, #7
 801054a:	d197      	bne.n	801047c <_scanf_float+0x64>
 801054c:	2508      	movs	r5, #8
 801054e:	e02c      	b.n	80105aa <_scanf_float+0x192>
 8010550:	2b74      	cmp	r3, #116	@ 0x74
 8010552:	d073      	beq.n	801063c <_scanf_float+0x224>
 8010554:	2b79      	cmp	r3, #121	@ 0x79
 8010556:	e7f6      	b.n	8010546 <_scanf_float+0x12e>
 8010558:	6821      	ldr	r1, [r4, #0]
 801055a:	05c8      	lsls	r0, r1, #23
 801055c:	d51b      	bpl.n	8010596 <_scanf_float+0x17e>
 801055e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8010562:	6021      	str	r1, [r4, #0]
 8010564:	f109 0901 	add.w	r9, r9, #1
 8010568:	f1bb 0f00 	cmp.w	fp, #0
 801056c:	d003      	beq.n	8010576 <_scanf_float+0x15e>
 801056e:	3201      	adds	r2, #1
 8010570:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010574:	60a2      	str	r2, [r4, #8]
 8010576:	68a3      	ldr	r3, [r4, #8]
 8010578:	3b01      	subs	r3, #1
 801057a:	60a3      	str	r3, [r4, #8]
 801057c:	6923      	ldr	r3, [r4, #16]
 801057e:	3301      	adds	r3, #1
 8010580:	6123      	str	r3, [r4, #16]
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	3b01      	subs	r3, #1
 8010586:	2b00      	cmp	r3, #0
 8010588:	607b      	str	r3, [r7, #4]
 801058a:	f340 8087 	ble.w	801069c <_scanf_float+0x284>
 801058e:	683b      	ldr	r3, [r7, #0]
 8010590:	3301      	adds	r3, #1
 8010592:	603b      	str	r3, [r7, #0]
 8010594:	e765      	b.n	8010462 <_scanf_float+0x4a>
 8010596:	eb1a 0105 	adds.w	r1, sl, r5
 801059a:	f47f af6f 	bne.w	801047c <_scanf_float+0x64>
 801059e:	6822      	ldr	r2, [r4, #0]
 80105a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80105a4:	6022      	str	r2, [r4, #0]
 80105a6:	460d      	mov	r5, r1
 80105a8:	468a      	mov	sl, r1
 80105aa:	f806 3b01 	strb.w	r3, [r6], #1
 80105ae:	e7e2      	b.n	8010576 <_scanf_float+0x15e>
 80105b0:	6822      	ldr	r2, [r4, #0]
 80105b2:	0610      	lsls	r0, r2, #24
 80105b4:	f57f af62 	bpl.w	801047c <_scanf_float+0x64>
 80105b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80105bc:	6022      	str	r2, [r4, #0]
 80105be:	e7f4      	b.n	80105aa <_scanf_float+0x192>
 80105c0:	f1ba 0f00 	cmp.w	sl, #0
 80105c4:	d10e      	bne.n	80105e4 <_scanf_float+0x1cc>
 80105c6:	f1b9 0f00 	cmp.w	r9, #0
 80105ca:	d10e      	bne.n	80105ea <_scanf_float+0x1d2>
 80105cc:	6822      	ldr	r2, [r4, #0]
 80105ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80105d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80105d6:	d108      	bne.n	80105ea <_scanf_float+0x1d2>
 80105d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80105dc:	6022      	str	r2, [r4, #0]
 80105de:	f04f 0a01 	mov.w	sl, #1
 80105e2:	e7e2      	b.n	80105aa <_scanf_float+0x192>
 80105e4:	f1ba 0f02 	cmp.w	sl, #2
 80105e8:	d055      	beq.n	8010696 <_scanf_float+0x27e>
 80105ea:	2d01      	cmp	r5, #1
 80105ec:	d002      	beq.n	80105f4 <_scanf_float+0x1dc>
 80105ee:	2d04      	cmp	r5, #4
 80105f0:	f47f af44 	bne.w	801047c <_scanf_float+0x64>
 80105f4:	3501      	adds	r5, #1
 80105f6:	b2ed      	uxtb	r5, r5
 80105f8:	e7d7      	b.n	80105aa <_scanf_float+0x192>
 80105fa:	f1ba 0f01 	cmp.w	sl, #1
 80105fe:	f47f af3d 	bne.w	801047c <_scanf_float+0x64>
 8010602:	f04f 0a02 	mov.w	sl, #2
 8010606:	e7d0      	b.n	80105aa <_scanf_float+0x192>
 8010608:	b97d      	cbnz	r5, 801062a <_scanf_float+0x212>
 801060a:	f1b9 0f00 	cmp.w	r9, #0
 801060e:	f47f af38 	bne.w	8010482 <_scanf_float+0x6a>
 8010612:	6822      	ldr	r2, [r4, #0]
 8010614:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010618:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801061c:	f040 8101 	bne.w	8010822 <_scanf_float+0x40a>
 8010620:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010624:	6022      	str	r2, [r4, #0]
 8010626:	2501      	movs	r5, #1
 8010628:	e7bf      	b.n	80105aa <_scanf_float+0x192>
 801062a:	2d03      	cmp	r5, #3
 801062c:	d0e2      	beq.n	80105f4 <_scanf_float+0x1dc>
 801062e:	2d05      	cmp	r5, #5
 8010630:	e7de      	b.n	80105f0 <_scanf_float+0x1d8>
 8010632:	2d02      	cmp	r5, #2
 8010634:	f47f af22 	bne.w	801047c <_scanf_float+0x64>
 8010638:	2503      	movs	r5, #3
 801063a:	e7b6      	b.n	80105aa <_scanf_float+0x192>
 801063c:	2d06      	cmp	r5, #6
 801063e:	f47f af1d 	bne.w	801047c <_scanf_float+0x64>
 8010642:	2507      	movs	r5, #7
 8010644:	e7b1      	b.n	80105aa <_scanf_float+0x192>
 8010646:	6822      	ldr	r2, [r4, #0]
 8010648:	0591      	lsls	r1, r2, #22
 801064a:	f57f af17 	bpl.w	801047c <_scanf_float+0x64>
 801064e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8010652:	6022      	str	r2, [r4, #0]
 8010654:	f8cd 9008 	str.w	r9, [sp, #8]
 8010658:	e7a7      	b.n	80105aa <_scanf_float+0x192>
 801065a:	6822      	ldr	r2, [r4, #0]
 801065c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8010660:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8010664:	d006      	beq.n	8010674 <_scanf_float+0x25c>
 8010666:	0550      	lsls	r0, r2, #21
 8010668:	f57f af08 	bpl.w	801047c <_scanf_float+0x64>
 801066c:	f1b9 0f00 	cmp.w	r9, #0
 8010670:	f000 80d7 	beq.w	8010822 <_scanf_float+0x40a>
 8010674:	0591      	lsls	r1, r2, #22
 8010676:	bf58      	it	pl
 8010678:	9902      	ldrpl	r1, [sp, #8]
 801067a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801067e:	bf58      	it	pl
 8010680:	eba9 0101 	subpl.w	r1, r9, r1
 8010684:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8010688:	bf58      	it	pl
 801068a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801068e:	6022      	str	r2, [r4, #0]
 8010690:	f04f 0900 	mov.w	r9, #0
 8010694:	e789      	b.n	80105aa <_scanf_float+0x192>
 8010696:	f04f 0a03 	mov.w	sl, #3
 801069a:	e786      	b.n	80105aa <_scanf_float+0x192>
 801069c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80106a0:	4639      	mov	r1, r7
 80106a2:	4640      	mov	r0, r8
 80106a4:	4798      	blx	r3
 80106a6:	2800      	cmp	r0, #0
 80106a8:	f43f aedb 	beq.w	8010462 <_scanf_float+0x4a>
 80106ac:	e6e6      	b.n	801047c <_scanf_float+0x64>
 80106ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80106b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80106b6:	463a      	mov	r2, r7
 80106b8:	4640      	mov	r0, r8
 80106ba:	4798      	blx	r3
 80106bc:	6923      	ldr	r3, [r4, #16]
 80106be:	3b01      	subs	r3, #1
 80106c0:	6123      	str	r3, [r4, #16]
 80106c2:	e6e8      	b.n	8010496 <_scanf_float+0x7e>
 80106c4:	1e6b      	subs	r3, r5, #1
 80106c6:	2b06      	cmp	r3, #6
 80106c8:	d824      	bhi.n	8010714 <_scanf_float+0x2fc>
 80106ca:	2d02      	cmp	r5, #2
 80106cc:	d836      	bhi.n	801073c <_scanf_float+0x324>
 80106ce:	9b01      	ldr	r3, [sp, #4]
 80106d0:	429e      	cmp	r6, r3
 80106d2:	f67f aee4 	bls.w	801049e <_scanf_float+0x86>
 80106d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80106da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80106de:	463a      	mov	r2, r7
 80106e0:	4640      	mov	r0, r8
 80106e2:	4798      	blx	r3
 80106e4:	6923      	ldr	r3, [r4, #16]
 80106e6:	3b01      	subs	r3, #1
 80106e8:	6123      	str	r3, [r4, #16]
 80106ea:	e7f0      	b.n	80106ce <_scanf_float+0x2b6>
 80106ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80106f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80106f4:	463a      	mov	r2, r7
 80106f6:	4640      	mov	r0, r8
 80106f8:	4798      	blx	r3
 80106fa:	6923      	ldr	r3, [r4, #16]
 80106fc:	3b01      	subs	r3, #1
 80106fe:	6123      	str	r3, [r4, #16]
 8010700:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010704:	fa5f fa8a 	uxtb.w	sl, sl
 8010708:	f1ba 0f02 	cmp.w	sl, #2
 801070c:	d1ee      	bne.n	80106ec <_scanf_float+0x2d4>
 801070e:	3d03      	subs	r5, #3
 8010710:	b2ed      	uxtb	r5, r5
 8010712:	1b76      	subs	r6, r6, r5
 8010714:	6823      	ldr	r3, [r4, #0]
 8010716:	05da      	lsls	r2, r3, #23
 8010718:	d530      	bpl.n	801077c <_scanf_float+0x364>
 801071a:	055b      	lsls	r3, r3, #21
 801071c:	d511      	bpl.n	8010742 <_scanf_float+0x32a>
 801071e:	9b01      	ldr	r3, [sp, #4]
 8010720:	429e      	cmp	r6, r3
 8010722:	f67f aebc 	bls.w	801049e <_scanf_float+0x86>
 8010726:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801072a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801072e:	463a      	mov	r2, r7
 8010730:	4640      	mov	r0, r8
 8010732:	4798      	blx	r3
 8010734:	6923      	ldr	r3, [r4, #16]
 8010736:	3b01      	subs	r3, #1
 8010738:	6123      	str	r3, [r4, #16]
 801073a:	e7f0      	b.n	801071e <_scanf_float+0x306>
 801073c:	46aa      	mov	sl, r5
 801073e:	46b3      	mov	fp, r6
 8010740:	e7de      	b.n	8010700 <_scanf_float+0x2e8>
 8010742:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010746:	6923      	ldr	r3, [r4, #16]
 8010748:	2965      	cmp	r1, #101	@ 0x65
 801074a:	f103 33ff 	add.w	r3, r3, #4294967295
 801074e:	f106 35ff 	add.w	r5, r6, #4294967295
 8010752:	6123      	str	r3, [r4, #16]
 8010754:	d00c      	beq.n	8010770 <_scanf_float+0x358>
 8010756:	2945      	cmp	r1, #69	@ 0x45
 8010758:	d00a      	beq.n	8010770 <_scanf_float+0x358>
 801075a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801075e:	463a      	mov	r2, r7
 8010760:	4640      	mov	r0, r8
 8010762:	4798      	blx	r3
 8010764:	6923      	ldr	r3, [r4, #16]
 8010766:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801076a:	3b01      	subs	r3, #1
 801076c:	1eb5      	subs	r5, r6, #2
 801076e:	6123      	str	r3, [r4, #16]
 8010770:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010774:	463a      	mov	r2, r7
 8010776:	4640      	mov	r0, r8
 8010778:	4798      	blx	r3
 801077a:	462e      	mov	r6, r5
 801077c:	6822      	ldr	r2, [r4, #0]
 801077e:	f012 0210 	ands.w	r2, r2, #16
 8010782:	d001      	beq.n	8010788 <_scanf_float+0x370>
 8010784:	2000      	movs	r0, #0
 8010786:	e68b      	b.n	80104a0 <_scanf_float+0x88>
 8010788:	7032      	strb	r2, [r6, #0]
 801078a:	6823      	ldr	r3, [r4, #0]
 801078c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010794:	d11a      	bne.n	80107cc <_scanf_float+0x3b4>
 8010796:	9b02      	ldr	r3, [sp, #8]
 8010798:	454b      	cmp	r3, r9
 801079a:	eba3 0209 	sub.w	r2, r3, r9
 801079e:	d121      	bne.n	80107e4 <_scanf_float+0x3cc>
 80107a0:	9901      	ldr	r1, [sp, #4]
 80107a2:	2200      	movs	r2, #0
 80107a4:	4640      	mov	r0, r8
 80107a6:	f002 fc49 	bl	801303c <_strtod_r>
 80107aa:	9b03      	ldr	r3, [sp, #12]
 80107ac:	6821      	ldr	r1, [r4, #0]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	f011 0f02 	tst.w	r1, #2
 80107b4:	f103 0204 	add.w	r2, r3, #4
 80107b8:	d01f      	beq.n	80107fa <_scanf_float+0x3e2>
 80107ba:	9903      	ldr	r1, [sp, #12]
 80107bc:	600a      	str	r2, [r1, #0]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	ed83 0b00 	vstr	d0, [r3]
 80107c4:	68e3      	ldr	r3, [r4, #12]
 80107c6:	3301      	adds	r3, #1
 80107c8:	60e3      	str	r3, [r4, #12]
 80107ca:	e7db      	b.n	8010784 <_scanf_float+0x36c>
 80107cc:	9b04      	ldr	r3, [sp, #16]
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d0e6      	beq.n	80107a0 <_scanf_float+0x388>
 80107d2:	9905      	ldr	r1, [sp, #20]
 80107d4:	230a      	movs	r3, #10
 80107d6:	3101      	adds	r1, #1
 80107d8:	4640      	mov	r0, r8
 80107da:	f002 fcaf 	bl	801313c <_strtol_r>
 80107de:	9b04      	ldr	r3, [sp, #16]
 80107e0:	9e05      	ldr	r6, [sp, #20]
 80107e2:	1ac2      	subs	r2, r0, r3
 80107e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80107e8:	429e      	cmp	r6, r3
 80107ea:	bf28      	it	cs
 80107ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80107f0:	490d      	ldr	r1, [pc, #52]	@ (8010828 <_scanf_float+0x410>)
 80107f2:	4630      	mov	r0, r6
 80107f4:	f000 f960 	bl	8010ab8 <siprintf>
 80107f8:	e7d2      	b.n	80107a0 <_scanf_float+0x388>
 80107fa:	f011 0f04 	tst.w	r1, #4
 80107fe:	9903      	ldr	r1, [sp, #12]
 8010800:	600a      	str	r2, [r1, #0]
 8010802:	d1dc      	bne.n	80107be <_scanf_float+0x3a6>
 8010804:	eeb4 0b40 	vcmp.f64	d0, d0
 8010808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801080c:	681d      	ldr	r5, [r3, #0]
 801080e:	d705      	bvc.n	801081c <_scanf_float+0x404>
 8010810:	4806      	ldr	r0, [pc, #24]	@ (801082c <_scanf_float+0x414>)
 8010812:	f000 fb81 	bl	8010f18 <nanf>
 8010816:	ed85 0a00 	vstr	s0, [r5]
 801081a:	e7d3      	b.n	80107c4 <_scanf_float+0x3ac>
 801081c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010820:	e7f9      	b.n	8010816 <_scanf_float+0x3fe>
 8010822:	f04f 0900 	mov.w	r9, #0
 8010826:	e630      	b.n	801048a <_scanf_float+0x72>
 8010828:	080144e0 	.word	0x080144e0
 801082c:	080144ab 	.word	0x080144ab

08010830 <std>:
 8010830:	2300      	movs	r3, #0
 8010832:	b510      	push	{r4, lr}
 8010834:	4604      	mov	r4, r0
 8010836:	e9c0 3300 	strd	r3, r3, [r0]
 801083a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801083e:	6083      	str	r3, [r0, #8]
 8010840:	8181      	strh	r1, [r0, #12]
 8010842:	6643      	str	r3, [r0, #100]	@ 0x64
 8010844:	81c2      	strh	r2, [r0, #14]
 8010846:	6183      	str	r3, [r0, #24]
 8010848:	4619      	mov	r1, r3
 801084a:	2208      	movs	r2, #8
 801084c:	305c      	adds	r0, #92	@ 0x5c
 801084e:	f000 fa2b 	bl	8010ca8 <memset>
 8010852:	4b0d      	ldr	r3, [pc, #52]	@ (8010888 <std+0x58>)
 8010854:	6263      	str	r3, [r4, #36]	@ 0x24
 8010856:	4b0d      	ldr	r3, [pc, #52]	@ (801088c <std+0x5c>)
 8010858:	62a3      	str	r3, [r4, #40]	@ 0x28
 801085a:	4b0d      	ldr	r3, [pc, #52]	@ (8010890 <std+0x60>)
 801085c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801085e:	4b0d      	ldr	r3, [pc, #52]	@ (8010894 <std+0x64>)
 8010860:	6323      	str	r3, [r4, #48]	@ 0x30
 8010862:	4b0d      	ldr	r3, [pc, #52]	@ (8010898 <std+0x68>)
 8010864:	6224      	str	r4, [r4, #32]
 8010866:	429c      	cmp	r4, r3
 8010868:	d006      	beq.n	8010878 <std+0x48>
 801086a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801086e:	4294      	cmp	r4, r2
 8010870:	d002      	beq.n	8010878 <std+0x48>
 8010872:	33d0      	adds	r3, #208	@ 0xd0
 8010874:	429c      	cmp	r4, r3
 8010876:	d105      	bne.n	8010884 <std+0x54>
 8010878:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801087c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010880:	f000 bb38 	b.w	8010ef4 <__retarget_lock_init_recursive>
 8010884:	bd10      	pop	{r4, pc}
 8010886:	bf00      	nop
 8010888:	08010af9 	.word	0x08010af9
 801088c:	08010b1b 	.word	0x08010b1b
 8010890:	08010b53 	.word	0x08010b53
 8010894:	08010b77 	.word	0x08010b77
 8010898:	24004e38 	.word	0x24004e38

0801089c <stdio_exit_handler>:
 801089c:	4a02      	ldr	r2, [pc, #8]	@ (80108a8 <stdio_exit_handler+0xc>)
 801089e:	4903      	ldr	r1, [pc, #12]	@ (80108ac <stdio_exit_handler+0x10>)
 80108a0:	4803      	ldr	r0, [pc, #12]	@ (80108b0 <stdio_exit_handler+0x14>)
 80108a2:	f000 b87b 	b.w	801099c <_fwalk_sglue>
 80108a6:	bf00      	nop
 80108a8:	24000014 	.word	0x24000014
 80108ac:	0801377d 	.word	0x0801377d
 80108b0:	24000024 	.word	0x24000024

080108b4 <cleanup_stdio>:
 80108b4:	6841      	ldr	r1, [r0, #4]
 80108b6:	4b0c      	ldr	r3, [pc, #48]	@ (80108e8 <cleanup_stdio+0x34>)
 80108b8:	4299      	cmp	r1, r3
 80108ba:	b510      	push	{r4, lr}
 80108bc:	4604      	mov	r4, r0
 80108be:	d001      	beq.n	80108c4 <cleanup_stdio+0x10>
 80108c0:	f002 ff5c 	bl	801377c <_fflush_r>
 80108c4:	68a1      	ldr	r1, [r4, #8]
 80108c6:	4b09      	ldr	r3, [pc, #36]	@ (80108ec <cleanup_stdio+0x38>)
 80108c8:	4299      	cmp	r1, r3
 80108ca:	d002      	beq.n	80108d2 <cleanup_stdio+0x1e>
 80108cc:	4620      	mov	r0, r4
 80108ce:	f002 ff55 	bl	801377c <_fflush_r>
 80108d2:	68e1      	ldr	r1, [r4, #12]
 80108d4:	4b06      	ldr	r3, [pc, #24]	@ (80108f0 <cleanup_stdio+0x3c>)
 80108d6:	4299      	cmp	r1, r3
 80108d8:	d004      	beq.n	80108e4 <cleanup_stdio+0x30>
 80108da:	4620      	mov	r0, r4
 80108dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108e0:	f002 bf4c 	b.w	801377c <_fflush_r>
 80108e4:	bd10      	pop	{r4, pc}
 80108e6:	bf00      	nop
 80108e8:	24004e38 	.word	0x24004e38
 80108ec:	24004ea0 	.word	0x24004ea0
 80108f0:	24004f08 	.word	0x24004f08

080108f4 <global_stdio_init.part.0>:
 80108f4:	b510      	push	{r4, lr}
 80108f6:	4b0b      	ldr	r3, [pc, #44]	@ (8010924 <global_stdio_init.part.0+0x30>)
 80108f8:	4c0b      	ldr	r4, [pc, #44]	@ (8010928 <global_stdio_init.part.0+0x34>)
 80108fa:	4a0c      	ldr	r2, [pc, #48]	@ (801092c <global_stdio_init.part.0+0x38>)
 80108fc:	601a      	str	r2, [r3, #0]
 80108fe:	4620      	mov	r0, r4
 8010900:	2200      	movs	r2, #0
 8010902:	2104      	movs	r1, #4
 8010904:	f7ff ff94 	bl	8010830 <std>
 8010908:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801090c:	2201      	movs	r2, #1
 801090e:	2109      	movs	r1, #9
 8010910:	f7ff ff8e 	bl	8010830 <std>
 8010914:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010918:	2202      	movs	r2, #2
 801091a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801091e:	2112      	movs	r1, #18
 8010920:	f7ff bf86 	b.w	8010830 <std>
 8010924:	24004f70 	.word	0x24004f70
 8010928:	24004e38 	.word	0x24004e38
 801092c:	0801089d 	.word	0x0801089d

08010930 <__sfp_lock_acquire>:
 8010930:	4801      	ldr	r0, [pc, #4]	@ (8010938 <__sfp_lock_acquire+0x8>)
 8010932:	f000 bae0 	b.w	8010ef6 <__retarget_lock_acquire_recursive>
 8010936:	bf00      	nop
 8010938:	24004f79 	.word	0x24004f79

0801093c <__sfp_lock_release>:
 801093c:	4801      	ldr	r0, [pc, #4]	@ (8010944 <__sfp_lock_release+0x8>)
 801093e:	f000 badb 	b.w	8010ef8 <__retarget_lock_release_recursive>
 8010942:	bf00      	nop
 8010944:	24004f79 	.word	0x24004f79

08010948 <__sinit>:
 8010948:	b510      	push	{r4, lr}
 801094a:	4604      	mov	r4, r0
 801094c:	f7ff fff0 	bl	8010930 <__sfp_lock_acquire>
 8010950:	6a23      	ldr	r3, [r4, #32]
 8010952:	b11b      	cbz	r3, 801095c <__sinit+0x14>
 8010954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010958:	f7ff bff0 	b.w	801093c <__sfp_lock_release>
 801095c:	4b04      	ldr	r3, [pc, #16]	@ (8010970 <__sinit+0x28>)
 801095e:	6223      	str	r3, [r4, #32]
 8010960:	4b04      	ldr	r3, [pc, #16]	@ (8010974 <__sinit+0x2c>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	2b00      	cmp	r3, #0
 8010966:	d1f5      	bne.n	8010954 <__sinit+0xc>
 8010968:	f7ff ffc4 	bl	80108f4 <global_stdio_init.part.0>
 801096c:	e7f2      	b.n	8010954 <__sinit+0xc>
 801096e:	bf00      	nop
 8010970:	080108b5 	.word	0x080108b5
 8010974:	24004f70 	.word	0x24004f70

08010978 <fiprintf>:
 8010978:	b40e      	push	{r1, r2, r3}
 801097a:	b503      	push	{r0, r1, lr}
 801097c:	4601      	mov	r1, r0
 801097e:	ab03      	add	r3, sp, #12
 8010980:	4805      	ldr	r0, [pc, #20]	@ (8010998 <fiprintf+0x20>)
 8010982:	f853 2b04 	ldr.w	r2, [r3], #4
 8010986:	6800      	ldr	r0, [r0, #0]
 8010988:	9301      	str	r3, [sp, #4]
 801098a:	f002 fd5b 	bl	8013444 <_vfiprintf_r>
 801098e:	b002      	add	sp, #8
 8010990:	f85d eb04 	ldr.w	lr, [sp], #4
 8010994:	b003      	add	sp, #12
 8010996:	4770      	bx	lr
 8010998:	24000020 	.word	0x24000020

0801099c <_fwalk_sglue>:
 801099c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109a0:	4607      	mov	r7, r0
 80109a2:	4688      	mov	r8, r1
 80109a4:	4614      	mov	r4, r2
 80109a6:	2600      	movs	r6, #0
 80109a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80109ac:	f1b9 0901 	subs.w	r9, r9, #1
 80109b0:	d505      	bpl.n	80109be <_fwalk_sglue+0x22>
 80109b2:	6824      	ldr	r4, [r4, #0]
 80109b4:	2c00      	cmp	r4, #0
 80109b6:	d1f7      	bne.n	80109a8 <_fwalk_sglue+0xc>
 80109b8:	4630      	mov	r0, r6
 80109ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109be:	89ab      	ldrh	r3, [r5, #12]
 80109c0:	2b01      	cmp	r3, #1
 80109c2:	d907      	bls.n	80109d4 <_fwalk_sglue+0x38>
 80109c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80109c8:	3301      	adds	r3, #1
 80109ca:	d003      	beq.n	80109d4 <_fwalk_sglue+0x38>
 80109cc:	4629      	mov	r1, r5
 80109ce:	4638      	mov	r0, r7
 80109d0:	47c0      	blx	r8
 80109d2:	4306      	orrs	r6, r0
 80109d4:	3568      	adds	r5, #104	@ 0x68
 80109d6:	e7e9      	b.n	80109ac <_fwalk_sglue+0x10>

080109d8 <iprintf>:
 80109d8:	b40f      	push	{r0, r1, r2, r3}
 80109da:	b507      	push	{r0, r1, r2, lr}
 80109dc:	4906      	ldr	r1, [pc, #24]	@ (80109f8 <iprintf+0x20>)
 80109de:	ab04      	add	r3, sp, #16
 80109e0:	6808      	ldr	r0, [r1, #0]
 80109e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80109e6:	6881      	ldr	r1, [r0, #8]
 80109e8:	9301      	str	r3, [sp, #4]
 80109ea:	f002 fd2b 	bl	8013444 <_vfiprintf_r>
 80109ee:	b003      	add	sp, #12
 80109f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80109f4:	b004      	add	sp, #16
 80109f6:	4770      	bx	lr
 80109f8:	24000020 	.word	0x24000020

080109fc <_puts_r>:
 80109fc:	6a03      	ldr	r3, [r0, #32]
 80109fe:	b570      	push	{r4, r5, r6, lr}
 8010a00:	6884      	ldr	r4, [r0, #8]
 8010a02:	4605      	mov	r5, r0
 8010a04:	460e      	mov	r6, r1
 8010a06:	b90b      	cbnz	r3, 8010a0c <_puts_r+0x10>
 8010a08:	f7ff ff9e 	bl	8010948 <__sinit>
 8010a0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a0e:	07db      	lsls	r3, r3, #31
 8010a10:	d405      	bmi.n	8010a1e <_puts_r+0x22>
 8010a12:	89a3      	ldrh	r3, [r4, #12]
 8010a14:	0598      	lsls	r0, r3, #22
 8010a16:	d402      	bmi.n	8010a1e <_puts_r+0x22>
 8010a18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a1a:	f000 fa6c 	bl	8010ef6 <__retarget_lock_acquire_recursive>
 8010a1e:	89a3      	ldrh	r3, [r4, #12]
 8010a20:	0719      	lsls	r1, r3, #28
 8010a22:	d502      	bpl.n	8010a2a <_puts_r+0x2e>
 8010a24:	6923      	ldr	r3, [r4, #16]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d135      	bne.n	8010a96 <_puts_r+0x9a>
 8010a2a:	4621      	mov	r1, r4
 8010a2c:	4628      	mov	r0, r5
 8010a2e:	f000 f8e5 	bl	8010bfc <__swsetup_r>
 8010a32:	b380      	cbz	r0, 8010a96 <_puts_r+0x9a>
 8010a34:	f04f 35ff 	mov.w	r5, #4294967295
 8010a38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a3a:	07da      	lsls	r2, r3, #31
 8010a3c:	d405      	bmi.n	8010a4a <_puts_r+0x4e>
 8010a3e:	89a3      	ldrh	r3, [r4, #12]
 8010a40:	059b      	lsls	r3, r3, #22
 8010a42:	d402      	bmi.n	8010a4a <_puts_r+0x4e>
 8010a44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a46:	f000 fa57 	bl	8010ef8 <__retarget_lock_release_recursive>
 8010a4a:	4628      	mov	r0, r5
 8010a4c:	bd70      	pop	{r4, r5, r6, pc}
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	da04      	bge.n	8010a5c <_puts_r+0x60>
 8010a52:	69a2      	ldr	r2, [r4, #24]
 8010a54:	429a      	cmp	r2, r3
 8010a56:	dc17      	bgt.n	8010a88 <_puts_r+0x8c>
 8010a58:	290a      	cmp	r1, #10
 8010a5a:	d015      	beq.n	8010a88 <_puts_r+0x8c>
 8010a5c:	6823      	ldr	r3, [r4, #0]
 8010a5e:	1c5a      	adds	r2, r3, #1
 8010a60:	6022      	str	r2, [r4, #0]
 8010a62:	7019      	strb	r1, [r3, #0]
 8010a64:	68a3      	ldr	r3, [r4, #8]
 8010a66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010a6a:	3b01      	subs	r3, #1
 8010a6c:	60a3      	str	r3, [r4, #8]
 8010a6e:	2900      	cmp	r1, #0
 8010a70:	d1ed      	bne.n	8010a4e <_puts_r+0x52>
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	da11      	bge.n	8010a9a <_puts_r+0x9e>
 8010a76:	4622      	mov	r2, r4
 8010a78:	210a      	movs	r1, #10
 8010a7a:	4628      	mov	r0, r5
 8010a7c:	f000 f87f 	bl	8010b7e <__swbuf_r>
 8010a80:	3001      	adds	r0, #1
 8010a82:	d0d7      	beq.n	8010a34 <_puts_r+0x38>
 8010a84:	250a      	movs	r5, #10
 8010a86:	e7d7      	b.n	8010a38 <_puts_r+0x3c>
 8010a88:	4622      	mov	r2, r4
 8010a8a:	4628      	mov	r0, r5
 8010a8c:	f000 f877 	bl	8010b7e <__swbuf_r>
 8010a90:	3001      	adds	r0, #1
 8010a92:	d1e7      	bne.n	8010a64 <_puts_r+0x68>
 8010a94:	e7ce      	b.n	8010a34 <_puts_r+0x38>
 8010a96:	3e01      	subs	r6, #1
 8010a98:	e7e4      	b.n	8010a64 <_puts_r+0x68>
 8010a9a:	6823      	ldr	r3, [r4, #0]
 8010a9c:	1c5a      	adds	r2, r3, #1
 8010a9e:	6022      	str	r2, [r4, #0]
 8010aa0:	220a      	movs	r2, #10
 8010aa2:	701a      	strb	r2, [r3, #0]
 8010aa4:	e7ee      	b.n	8010a84 <_puts_r+0x88>
	...

08010aa8 <puts>:
 8010aa8:	4b02      	ldr	r3, [pc, #8]	@ (8010ab4 <puts+0xc>)
 8010aaa:	4601      	mov	r1, r0
 8010aac:	6818      	ldr	r0, [r3, #0]
 8010aae:	f7ff bfa5 	b.w	80109fc <_puts_r>
 8010ab2:	bf00      	nop
 8010ab4:	24000020 	.word	0x24000020

08010ab8 <siprintf>:
 8010ab8:	b40e      	push	{r1, r2, r3}
 8010aba:	b500      	push	{lr}
 8010abc:	b09c      	sub	sp, #112	@ 0x70
 8010abe:	ab1d      	add	r3, sp, #116	@ 0x74
 8010ac0:	9002      	str	r0, [sp, #8]
 8010ac2:	9006      	str	r0, [sp, #24]
 8010ac4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010ac8:	4809      	ldr	r0, [pc, #36]	@ (8010af0 <siprintf+0x38>)
 8010aca:	9107      	str	r1, [sp, #28]
 8010acc:	9104      	str	r1, [sp, #16]
 8010ace:	4909      	ldr	r1, [pc, #36]	@ (8010af4 <siprintf+0x3c>)
 8010ad0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ad4:	9105      	str	r1, [sp, #20]
 8010ad6:	6800      	ldr	r0, [r0, #0]
 8010ad8:	9301      	str	r3, [sp, #4]
 8010ada:	a902      	add	r1, sp, #8
 8010adc:	f002 fb8c 	bl	80131f8 <_svfiprintf_r>
 8010ae0:	9b02      	ldr	r3, [sp, #8]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	701a      	strb	r2, [r3, #0]
 8010ae6:	b01c      	add	sp, #112	@ 0x70
 8010ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010aec:	b003      	add	sp, #12
 8010aee:	4770      	bx	lr
 8010af0:	24000020 	.word	0x24000020
 8010af4:	ffff0208 	.word	0xffff0208

08010af8 <__sread>:
 8010af8:	b510      	push	{r4, lr}
 8010afa:	460c      	mov	r4, r1
 8010afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b00:	f000 f986 	bl	8010e10 <_read_r>
 8010b04:	2800      	cmp	r0, #0
 8010b06:	bfab      	itete	ge
 8010b08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8010b0c:	181b      	addge	r3, r3, r0
 8010b0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010b12:	bfac      	ite	ge
 8010b14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010b16:	81a3      	strhlt	r3, [r4, #12]
 8010b18:	bd10      	pop	{r4, pc}

08010b1a <__swrite>:
 8010b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b1e:	461f      	mov	r7, r3
 8010b20:	898b      	ldrh	r3, [r1, #12]
 8010b22:	05db      	lsls	r3, r3, #23
 8010b24:	4605      	mov	r5, r0
 8010b26:	460c      	mov	r4, r1
 8010b28:	4616      	mov	r6, r2
 8010b2a:	d505      	bpl.n	8010b38 <__swrite+0x1e>
 8010b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b30:	2302      	movs	r3, #2
 8010b32:	2200      	movs	r2, #0
 8010b34:	f000 f95a 	bl	8010dec <_lseek_r>
 8010b38:	89a3      	ldrh	r3, [r4, #12]
 8010b3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010b42:	81a3      	strh	r3, [r4, #12]
 8010b44:	4632      	mov	r2, r6
 8010b46:	463b      	mov	r3, r7
 8010b48:	4628      	mov	r0, r5
 8010b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b4e:	f000 b995 	b.w	8010e7c <_write_r>

08010b52 <__sseek>:
 8010b52:	b510      	push	{r4, lr}
 8010b54:	460c      	mov	r4, r1
 8010b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b5a:	f000 f947 	bl	8010dec <_lseek_r>
 8010b5e:	1c43      	adds	r3, r0, #1
 8010b60:	89a3      	ldrh	r3, [r4, #12]
 8010b62:	bf15      	itete	ne
 8010b64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010b66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010b6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010b6e:	81a3      	strheq	r3, [r4, #12]
 8010b70:	bf18      	it	ne
 8010b72:	81a3      	strhne	r3, [r4, #12]
 8010b74:	bd10      	pop	{r4, pc}

08010b76 <__sclose>:
 8010b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b7a:	f000 b8d1 	b.w	8010d20 <_close_r>

08010b7e <__swbuf_r>:
 8010b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b80:	460e      	mov	r6, r1
 8010b82:	4614      	mov	r4, r2
 8010b84:	4605      	mov	r5, r0
 8010b86:	b118      	cbz	r0, 8010b90 <__swbuf_r+0x12>
 8010b88:	6a03      	ldr	r3, [r0, #32]
 8010b8a:	b90b      	cbnz	r3, 8010b90 <__swbuf_r+0x12>
 8010b8c:	f7ff fedc 	bl	8010948 <__sinit>
 8010b90:	69a3      	ldr	r3, [r4, #24]
 8010b92:	60a3      	str	r3, [r4, #8]
 8010b94:	89a3      	ldrh	r3, [r4, #12]
 8010b96:	071a      	lsls	r2, r3, #28
 8010b98:	d501      	bpl.n	8010b9e <__swbuf_r+0x20>
 8010b9a:	6923      	ldr	r3, [r4, #16]
 8010b9c:	b943      	cbnz	r3, 8010bb0 <__swbuf_r+0x32>
 8010b9e:	4621      	mov	r1, r4
 8010ba0:	4628      	mov	r0, r5
 8010ba2:	f000 f82b 	bl	8010bfc <__swsetup_r>
 8010ba6:	b118      	cbz	r0, 8010bb0 <__swbuf_r+0x32>
 8010ba8:	f04f 37ff 	mov.w	r7, #4294967295
 8010bac:	4638      	mov	r0, r7
 8010bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bb0:	6823      	ldr	r3, [r4, #0]
 8010bb2:	6922      	ldr	r2, [r4, #16]
 8010bb4:	1a98      	subs	r0, r3, r2
 8010bb6:	6963      	ldr	r3, [r4, #20]
 8010bb8:	b2f6      	uxtb	r6, r6
 8010bba:	4283      	cmp	r3, r0
 8010bbc:	4637      	mov	r7, r6
 8010bbe:	dc05      	bgt.n	8010bcc <__swbuf_r+0x4e>
 8010bc0:	4621      	mov	r1, r4
 8010bc2:	4628      	mov	r0, r5
 8010bc4:	f002 fdda 	bl	801377c <_fflush_r>
 8010bc8:	2800      	cmp	r0, #0
 8010bca:	d1ed      	bne.n	8010ba8 <__swbuf_r+0x2a>
 8010bcc:	68a3      	ldr	r3, [r4, #8]
 8010bce:	3b01      	subs	r3, #1
 8010bd0:	60a3      	str	r3, [r4, #8]
 8010bd2:	6823      	ldr	r3, [r4, #0]
 8010bd4:	1c5a      	adds	r2, r3, #1
 8010bd6:	6022      	str	r2, [r4, #0]
 8010bd8:	701e      	strb	r6, [r3, #0]
 8010bda:	6962      	ldr	r2, [r4, #20]
 8010bdc:	1c43      	adds	r3, r0, #1
 8010bde:	429a      	cmp	r2, r3
 8010be0:	d004      	beq.n	8010bec <__swbuf_r+0x6e>
 8010be2:	89a3      	ldrh	r3, [r4, #12]
 8010be4:	07db      	lsls	r3, r3, #31
 8010be6:	d5e1      	bpl.n	8010bac <__swbuf_r+0x2e>
 8010be8:	2e0a      	cmp	r6, #10
 8010bea:	d1df      	bne.n	8010bac <__swbuf_r+0x2e>
 8010bec:	4621      	mov	r1, r4
 8010bee:	4628      	mov	r0, r5
 8010bf0:	f002 fdc4 	bl	801377c <_fflush_r>
 8010bf4:	2800      	cmp	r0, #0
 8010bf6:	d0d9      	beq.n	8010bac <__swbuf_r+0x2e>
 8010bf8:	e7d6      	b.n	8010ba8 <__swbuf_r+0x2a>
	...

08010bfc <__swsetup_r>:
 8010bfc:	b538      	push	{r3, r4, r5, lr}
 8010bfe:	4b29      	ldr	r3, [pc, #164]	@ (8010ca4 <__swsetup_r+0xa8>)
 8010c00:	4605      	mov	r5, r0
 8010c02:	6818      	ldr	r0, [r3, #0]
 8010c04:	460c      	mov	r4, r1
 8010c06:	b118      	cbz	r0, 8010c10 <__swsetup_r+0x14>
 8010c08:	6a03      	ldr	r3, [r0, #32]
 8010c0a:	b90b      	cbnz	r3, 8010c10 <__swsetup_r+0x14>
 8010c0c:	f7ff fe9c 	bl	8010948 <__sinit>
 8010c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c14:	0719      	lsls	r1, r3, #28
 8010c16:	d422      	bmi.n	8010c5e <__swsetup_r+0x62>
 8010c18:	06da      	lsls	r2, r3, #27
 8010c1a:	d407      	bmi.n	8010c2c <__swsetup_r+0x30>
 8010c1c:	2209      	movs	r2, #9
 8010c1e:	602a      	str	r2, [r5, #0]
 8010c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c24:	81a3      	strh	r3, [r4, #12]
 8010c26:	f04f 30ff 	mov.w	r0, #4294967295
 8010c2a:	e033      	b.n	8010c94 <__swsetup_r+0x98>
 8010c2c:	0758      	lsls	r0, r3, #29
 8010c2e:	d512      	bpl.n	8010c56 <__swsetup_r+0x5a>
 8010c30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c32:	b141      	cbz	r1, 8010c46 <__swsetup_r+0x4a>
 8010c34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c38:	4299      	cmp	r1, r3
 8010c3a:	d002      	beq.n	8010c42 <__swsetup_r+0x46>
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	f000 ff51 	bl	8011ae4 <_free_r>
 8010c42:	2300      	movs	r3, #0
 8010c44:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c46:	89a3      	ldrh	r3, [r4, #12]
 8010c48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010c4c:	81a3      	strh	r3, [r4, #12]
 8010c4e:	2300      	movs	r3, #0
 8010c50:	6063      	str	r3, [r4, #4]
 8010c52:	6923      	ldr	r3, [r4, #16]
 8010c54:	6023      	str	r3, [r4, #0]
 8010c56:	89a3      	ldrh	r3, [r4, #12]
 8010c58:	f043 0308 	orr.w	r3, r3, #8
 8010c5c:	81a3      	strh	r3, [r4, #12]
 8010c5e:	6923      	ldr	r3, [r4, #16]
 8010c60:	b94b      	cbnz	r3, 8010c76 <__swsetup_r+0x7a>
 8010c62:	89a3      	ldrh	r3, [r4, #12]
 8010c64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010c6c:	d003      	beq.n	8010c76 <__swsetup_r+0x7a>
 8010c6e:	4621      	mov	r1, r4
 8010c70:	4628      	mov	r0, r5
 8010c72:	f002 fdd1 	bl	8013818 <__smakebuf_r>
 8010c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c7a:	f013 0201 	ands.w	r2, r3, #1
 8010c7e:	d00a      	beq.n	8010c96 <__swsetup_r+0x9a>
 8010c80:	2200      	movs	r2, #0
 8010c82:	60a2      	str	r2, [r4, #8]
 8010c84:	6962      	ldr	r2, [r4, #20]
 8010c86:	4252      	negs	r2, r2
 8010c88:	61a2      	str	r2, [r4, #24]
 8010c8a:	6922      	ldr	r2, [r4, #16]
 8010c8c:	b942      	cbnz	r2, 8010ca0 <__swsetup_r+0xa4>
 8010c8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010c92:	d1c5      	bne.n	8010c20 <__swsetup_r+0x24>
 8010c94:	bd38      	pop	{r3, r4, r5, pc}
 8010c96:	0799      	lsls	r1, r3, #30
 8010c98:	bf58      	it	pl
 8010c9a:	6962      	ldrpl	r2, [r4, #20]
 8010c9c:	60a2      	str	r2, [r4, #8]
 8010c9e:	e7f4      	b.n	8010c8a <__swsetup_r+0x8e>
 8010ca0:	2000      	movs	r0, #0
 8010ca2:	e7f7      	b.n	8010c94 <__swsetup_r+0x98>
 8010ca4:	24000020 	.word	0x24000020

08010ca8 <memset>:
 8010ca8:	4402      	add	r2, r0
 8010caa:	4603      	mov	r3, r0
 8010cac:	4293      	cmp	r3, r2
 8010cae:	d100      	bne.n	8010cb2 <memset+0xa>
 8010cb0:	4770      	bx	lr
 8010cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8010cb6:	e7f9      	b.n	8010cac <memset+0x4>

08010cb8 <_raise_r>:
 8010cb8:	291f      	cmp	r1, #31
 8010cba:	b538      	push	{r3, r4, r5, lr}
 8010cbc:	4605      	mov	r5, r0
 8010cbe:	460c      	mov	r4, r1
 8010cc0:	d904      	bls.n	8010ccc <_raise_r+0x14>
 8010cc2:	2316      	movs	r3, #22
 8010cc4:	6003      	str	r3, [r0, #0]
 8010cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8010cca:	bd38      	pop	{r3, r4, r5, pc}
 8010ccc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010cce:	b112      	cbz	r2, 8010cd6 <_raise_r+0x1e>
 8010cd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010cd4:	b94b      	cbnz	r3, 8010cea <_raise_r+0x32>
 8010cd6:	4628      	mov	r0, r5
 8010cd8:	f000 f8be 	bl	8010e58 <_getpid_r>
 8010cdc:	4622      	mov	r2, r4
 8010cde:	4601      	mov	r1, r0
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ce6:	f000 b8a5 	b.w	8010e34 <_kill_r>
 8010cea:	2b01      	cmp	r3, #1
 8010cec:	d00a      	beq.n	8010d04 <_raise_r+0x4c>
 8010cee:	1c59      	adds	r1, r3, #1
 8010cf0:	d103      	bne.n	8010cfa <_raise_r+0x42>
 8010cf2:	2316      	movs	r3, #22
 8010cf4:	6003      	str	r3, [r0, #0]
 8010cf6:	2001      	movs	r0, #1
 8010cf8:	e7e7      	b.n	8010cca <_raise_r+0x12>
 8010cfa:	2100      	movs	r1, #0
 8010cfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d00:	4620      	mov	r0, r4
 8010d02:	4798      	blx	r3
 8010d04:	2000      	movs	r0, #0
 8010d06:	e7e0      	b.n	8010cca <_raise_r+0x12>

08010d08 <raise>:
 8010d08:	4b02      	ldr	r3, [pc, #8]	@ (8010d14 <raise+0xc>)
 8010d0a:	4601      	mov	r1, r0
 8010d0c:	6818      	ldr	r0, [r3, #0]
 8010d0e:	f7ff bfd3 	b.w	8010cb8 <_raise_r>
 8010d12:	bf00      	nop
 8010d14:	24000020 	.word	0x24000020

08010d18 <_localeconv_r>:
 8010d18:	4800      	ldr	r0, [pc, #0]	@ (8010d1c <_localeconv_r+0x4>)
 8010d1a:	4770      	bx	lr
 8010d1c:	24000160 	.word	0x24000160

08010d20 <_close_r>:
 8010d20:	b538      	push	{r3, r4, r5, lr}
 8010d22:	4d06      	ldr	r5, [pc, #24]	@ (8010d3c <_close_r+0x1c>)
 8010d24:	2300      	movs	r3, #0
 8010d26:	4604      	mov	r4, r0
 8010d28:	4608      	mov	r0, r1
 8010d2a:	602b      	str	r3, [r5, #0]
 8010d2c:	f7f0 fdf0 	bl	8001910 <_close>
 8010d30:	1c43      	adds	r3, r0, #1
 8010d32:	d102      	bne.n	8010d3a <_close_r+0x1a>
 8010d34:	682b      	ldr	r3, [r5, #0]
 8010d36:	b103      	cbz	r3, 8010d3a <_close_r+0x1a>
 8010d38:	6023      	str	r3, [r4, #0]
 8010d3a:	bd38      	pop	{r3, r4, r5, pc}
 8010d3c:	24004f74 	.word	0x24004f74

08010d40 <_reclaim_reent>:
 8010d40:	4b29      	ldr	r3, [pc, #164]	@ (8010de8 <_reclaim_reent+0xa8>)
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	4283      	cmp	r3, r0
 8010d46:	b570      	push	{r4, r5, r6, lr}
 8010d48:	4604      	mov	r4, r0
 8010d4a:	d04b      	beq.n	8010de4 <_reclaim_reent+0xa4>
 8010d4c:	69c3      	ldr	r3, [r0, #28]
 8010d4e:	b1ab      	cbz	r3, 8010d7c <_reclaim_reent+0x3c>
 8010d50:	68db      	ldr	r3, [r3, #12]
 8010d52:	b16b      	cbz	r3, 8010d70 <_reclaim_reent+0x30>
 8010d54:	2500      	movs	r5, #0
 8010d56:	69e3      	ldr	r3, [r4, #28]
 8010d58:	68db      	ldr	r3, [r3, #12]
 8010d5a:	5959      	ldr	r1, [r3, r5]
 8010d5c:	2900      	cmp	r1, #0
 8010d5e:	d13b      	bne.n	8010dd8 <_reclaim_reent+0x98>
 8010d60:	3504      	adds	r5, #4
 8010d62:	2d80      	cmp	r5, #128	@ 0x80
 8010d64:	d1f7      	bne.n	8010d56 <_reclaim_reent+0x16>
 8010d66:	69e3      	ldr	r3, [r4, #28]
 8010d68:	4620      	mov	r0, r4
 8010d6a:	68d9      	ldr	r1, [r3, #12]
 8010d6c:	f000 feba 	bl	8011ae4 <_free_r>
 8010d70:	69e3      	ldr	r3, [r4, #28]
 8010d72:	6819      	ldr	r1, [r3, #0]
 8010d74:	b111      	cbz	r1, 8010d7c <_reclaim_reent+0x3c>
 8010d76:	4620      	mov	r0, r4
 8010d78:	f000 feb4 	bl	8011ae4 <_free_r>
 8010d7c:	6961      	ldr	r1, [r4, #20]
 8010d7e:	b111      	cbz	r1, 8010d86 <_reclaim_reent+0x46>
 8010d80:	4620      	mov	r0, r4
 8010d82:	f000 feaf 	bl	8011ae4 <_free_r>
 8010d86:	69e1      	ldr	r1, [r4, #28]
 8010d88:	b111      	cbz	r1, 8010d90 <_reclaim_reent+0x50>
 8010d8a:	4620      	mov	r0, r4
 8010d8c:	f000 feaa 	bl	8011ae4 <_free_r>
 8010d90:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010d92:	b111      	cbz	r1, 8010d9a <_reclaim_reent+0x5a>
 8010d94:	4620      	mov	r0, r4
 8010d96:	f000 fea5 	bl	8011ae4 <_free_r>
 8010d9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010d9c:	b111      	cbz	r1, 8010da4 <_reclaim_reent+0x64>
 8010d9e:	4620      	mov	r0, r4
 8010da0:	f000 fea0 	bl	8011ae4 <_free_r>
 8010da4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010da6:	b111      	cbz	r1, 8010dae <_reclaim_reent+0x6e>
 8010da8:	4620      	mov	r0, r4
 8010daa:	f000 fe9b 	bl	8011ae4 <_free_r>
 8010dae:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010db0:	b111      	cbz	r1, 8010db8 <_reclaim_reent+0x78>
 8010db2:	4620      	mov	r0, r4
 8010db4:	f000 fe96 	bl	8011ae4 <_free_r>
 8010db8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010dba:	b111      	cbz	r1, 8010dc2 <_reclaim_reent+0x82>
 8010dbc:	4620      	mov	r0, r4
 8010dbe:	f000 fe91 	bl	8011ae4 <_free_r>
 8010dc2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010dc4:	b111      	cbz	r1, 8010dcc <_reclaim_reent+0x8c>
 8010dc6:	4620      	mov	r0, r4
 8010dc8:	f000 fe8c 	bl	8011ae4 <_free_r>
 8010dcc:	6a23      	ldr	r3, [r4, #32]
 8010dce:	b14b      	cbz	r3, 8010de4 <_reclaim_reent+0xa4>
 8010dd0:	4620      	mov	r0, r4
 8010dd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010dd6:	4718      	bx	r3
 8010dd8:	680e      	ldr	r6, [r1, #0]
 8010dda:	4620      	mov	r0, r4
 8010ddc:	f000 fe82 	bl	8011ae4 <_free_r>
 8010de0:	4631      	mov	r1, r6
 8010de2:	e7bb      	b.n	8010d5c <_reclaim_reent+0x1c>
 8010de4:	bd70      	pop	{r4, r5, r6, pc}
 8010de6:	bf00      	nop
 8010de8:	24000020 	.word	0x24000020

08010dec <_lseek_r>:
 8010dec:	b538      	push	{r3, r4, r5, lr}
 8010dee:	4d07      	ldr	r5, [pc, #28]	@ (8010e0c <_lseek_r+0x20>)
 8010df0:	4604      	mov	r4, r0
 8010df2:	4608      	mov	r0, r1
 8010df4:	4611      	mov	r1, r2
 8010df6:	2200      	movs	r2, #0
 8010df8:	602a      	str	r2, [r5, #0]
 8010dfa:	461a      	mov	r2, r3
 8010dfc:	f7f0 fdaf 	bl	800195e <_lseek>
 8010e00:	1c43      	adds	r3, r0, #1
 8010e02:	d102      	bne.n	8010e0a <_lseek_r+0x1e>
 8010e04:	682b      	ldr	r3, [r5, #0]
 8010e06:	b103      	cbz	r3, 8010e0a <_lseek_r+0x1e>
 8010e08:	6023      	str	r3, [r4, #0]
 8010e0a:	bd38      	pop	{r3, r4, r5, pc}
 8010e0c:	24004f74 	.word	0x24004f74

08010e10 <_read_r>:
 8010e10:	b538      	push	{r3, r4, r5, lr}
 8010e12:	4d07      	ldr	r5, [pc, #28]	@ (8010e30 <_read_r+0x20>)
 8010e14:	4604      	mov	r4, r0
 8010e16:	4608      	mov	r0, r1
 8010e18:	4611      	mov	r1, r2
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	602a      	str	r2, [r5, #0]
 8010e1e:	461a      	mov	r2, r3
 8010e20:	f7f0 fd3d 	bl	800189e <_read>
 8010e24:	1c43      	adds	r3, r0, #1
 8010e26:	d102      	bne.n	8010e2e <_read_r+0x1e>
 8010e28:	682b      	ldr	r3, [r5, #0]
 8010e2a:	b103      	cbz	r3, 8010e2e <_read_r+0x1e>
 8010e2c:	6023      	str	r3, [r4, #0]
 8010e2e:	bd38      	pop	{r3, r4, r5, pc}
 8010e30:	24004f74 	.word	0x24004f74

08010e34 <_kill_r>:
 8010e34:	b538      	push	{r3, r4, r5, lr}
 8010e36:	4d07      	ldr	r5, [pc, #28]	@ (8010e54 <_kill_r+0x20>)
 8010e38:	2300      	movs	r3, #0
 8010e3a:	4604      	mov	r4, r0
 8010e3c:	4608      	mov	r0, r1
 8010e3e:	4611      	mov	r1, r2
 8010e40:	602b      	str	r3, [r5, #0]
 8010e42:	f7f0 fd11 	bl	8001868 <_kill>
 8010e46:	1c43      	adds	r3, r0, #1
 8010e48:	d102      	bne.n	8010e50 <_kill_r+0x1c>
 8010e4a:	682b      	ldr	r3, [r5, #0]
 8010e4c:	b103      	cbz	r3, 8010e50 <_kill_r+0x1c>
 8010e4e:	6023      	str	r3, [r4, #0]
 8010e50:	bd38      	pop	{r3, r4, r5, pc}
 8010e52:	bf00      	nop
 8010e54:	24004f74 	.word	0x24004f74

08010e58 <_getpid_r>:
 8010e58:	f7f0 bcfe 	b.w	8001858 <_getpid>

08010e5c <_sbrk_r>:
 8010e5c:	b538      	push	{r3, r4, r5, lr}
 8010e5e:	4d06      	ldr	r5, [pc, #24]	@ (8010e78 <_sbrk_r+0x1c>)
 8010e60:	2300      	movs	r3, #0
 8010e62:	4604      	mov	r4, r0
 8010e64:	4608      	mov	r0, r1
 8010e66:	602b      	str	r3, [r5, #0]
 8010e68:	f7f0 fd86 	bl	8001978 <_sbrk>
 8010e6c:	1c43      	adds	r3, r0, #1
 8010e6e:	d102      	bne.n	8010e76 <_sbrk_r+0x1a>
 8010e70:	682b      	ldr	r3, [r5, #0]
 8010e72:	b103      	cbz	r3, 8010e76 <_sbrk_r+0x1a>
 8010e74:	6023      	str	r3, [r4, #0]
 8010e76:	bd38      	pop	{r3, r4, r5, pc}
 8010e78:	24004f74 	.word	0x24004f74

08010e7c <_write_r>:
 8010e7c:	b538      	push	{r3, r4, r5, lr}
 8010e7e:	4d07      	ldr	r5, [pc, #28]	@ (8010e9c <_write_r+0x20>)
 8010e80:	4604      	mov	r4, r0
 8010e82:	4608      	mov	r0, r1
 8010e84:	4611      	mov	r1, r2
 8010e86:	2200      	movs	r2, #0
 8010e88:	602a      	str	r2, [r5, #0]
 8010e8a:	461a      	mov	r2, r3
 8010e8c:	f7f0 fd24 	bl	80018d8 <_write>
 8010e90:	1c43      	adds	r3, r0, #1
 8010e92:	d102      	bne.n	8010e9a <_write_r+0x1e>
 8010e94:	682b      	ldr	r3, [r5, #0]
 8010e96:	b103      	cbz	r3, 8010e9a <_write_r+0x1e>
 8010e98:	6023      	str	r3, [r4, #0]
 8010e9a:	bd38      	pop	{r3, r4, r5, pc}
 8010e9c:	24004f74 	.word	0x24004f74

08010ea0 <__errno>:
 8010ea0:	4b01      	ldr	r3, [pc, #4]	@ (8010ea8 <__errno+0x8>)
 8010ea2:	6818      	ldr	r0, [r3, #0]
 8010ea4:	4770      	bx	lr
 8010ea6:	bf00      	nop
 8010ea8:	24000020 	.word	0x24000020

08010eac <__libc_init_array>:
 8010eac:	b570      	push	{r4, r5, r6, lr}
 8010eae:	4d0d      	ldr	r5, [pc, #52]	@ (8010ee4 <__libc_init_array+0x38>)
 8010eb0:	4c0d      	ldr	r4, [pc, #52]	@ (8010ee8 <__libc_init_array+0x3c>)
 8010eb2:	1b64      	subs	r4, r4, r5
 8010eb4:	10a4      	asrs	r4, r4, #2
 8010eb6:	2600      	movs	r6, #0
 8010eb8:	42a6      	cmp	r6, r4
 8010eba:	d109      	bne.n	8010ed0 <__libc_init_array+0x24>
 8010ebc:	4d0b      	ldr	r5, [pc, #44]	@ (8010eec <__libc_init_array+0x40>)
 8010ebe:	4c0c      	ldr	r4, [pc, #48]	@ (8010ef0 <__libc_init_array+0x44>)
 8010ec0:	f003 f8e0 	bl	8014084 <_init>
 8010ec4:	1b64      	subs	r4, r4, r5
 8010ec6:	10a4      	asrs	r4, r4, #2
 8010ec8:	2600      	movs	r6, #0
 8010eca:	42a6      	cmp	r6, r4
 8010ecc:	d105      	bne.n	8010eda <__libc_init_array+0x2e>
 8010ece:	bd70      	pop	{r4, r5, r6, pc}
 8010ed0:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ed4:	4798      	blx	r3
 8010ed6:	3601      	adds	r6, #1
 8010ed8:	e7ee      	b.n	8010eb8 <__libc_init_array+0xc>
 8010eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ede:	4798      	blx	r3
 8010ee0:	3601      	adds	r6, #1
 8010ee2:	e7f2      	b.n	8010eca <__libc_init_array+0x1e>
 8010ee4:	080148a4 	.word	0x080148a4
 8010ee8:	080148a4 	.word	0x080148a4
 8010eec:	080148a4 	.word	0x080148a4
 8010ef0:	080148a8 	.word	0x080148a8

08010ef4 <__retarget_lock_init_recursive>:
 8010ef4:	4770      	bx	lr

08010ef6 <__retarget_lock_acquire_recursive>:
 8010ef6:	4770      	bx	lr

08010ef8 <__retarget_lock_release_recursive>:
 8010ef8:	4770      	bx	lr

08010efa <memcpy>:
 8010efa:	440a      	add	r2, r1
 8010efc:	4291      	cmp	r1, r2
 8010efe:	f100 33ff 	add.w	r3, r0, #4294967295
 8010f02:	d100      	bne.n	8010f06 <memcpy+0xc>
 8010f04:	4770      	bx	lr
 8010f06:	b510      	push	{r4, lr}
 8010f08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010f10:	4291      	cmp	r1, r2
 8010f12:	d1f9      	bne.n	8010f08 <memcpy+0xe>
 8010f14:	bd10      	pop	{r4, pc}
	...

08010f18 <nanf>:
 8010f18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010f20 <nanf+0x8>
 8010f1c:	4770      	bx	lr
 8010f1e:	bf00      	nop
 8010f20:	7fc00000 	.word	0x7fc00000

08010f24 <quorem>:
 8010f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f28:	6903      	ldr	r3, [r0, #16]
 8010f2a:	690c      	ldr	r4, [r1, #16]
 8010f2c:	42a3      	cmp	r3, r4
 8010f2e:	4607      	mov	r7, r0
 8010f30:	db7e      	blt.n	8011030 <quorem+0x10c>
 8010f32:	3c01      	subs	r4, #1
 8010f34:	f101 0814 	add.w	r8, r1, #20
 8010f38:	00a3      	lsls	r3, r4, #2
 8010f3a:	f100 0514 	add.w	r5, r0, #20
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010f44:	9301      	str	r3, [sp, #4]
 8010f46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010f4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010f4e:	3301      	adds	r3, #1
 8010f50:	429a      	cmp	r2, r3
 8010f52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010f56:	fbb2 f6f3 	udiv	r6, r2, r3
 8010f5a:	d32e      	bcc.n	8010fba <quorem+0x96>
 8010f5c:	f04f 0a00 	mov.w	sl, #0
 8010f60:	46c4      	mov	ip, r8
 8010f62:	46ae      	mov	lr, r5
 8010f64:	46d3      	mov	fp, sl
 8010f66:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010f6a:	b298      	uxth	r0, r3
 8010f6c:	fb06 a000 	mla	r0, r6, r0, sl
 8010f70:	0c02      	lsrs	r2, r0, #16
 8010f72:	0c1b      	lsrs	r3, r3, #16
 8010f74:	fb06 2303 	mla	r3, r6, r3, r2
 8010f78:	f8de 2000 	ldr.w	r2, [lr]
 8010f7c:	b280      	uxth	r0, r0
 8010f7e:	b292      	uxth	r2, r2
 8010f80:	1a12      	subs	r2, r2, r0
 8010f82:	445a      	add	r2, fp
 8010f84:	f8de 0000 	ldr.w	r0, [lr]
 8010f88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010f8c:	b29b      	uxth	r3, r3
 8010f8e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010f92:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010f96:	b292      	uxth	r2, r2
 8010f98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010f9c:	45e1      	cmp	r9, ip
 8010f9e:	f84e 2b04 	str.w	r2, [lr], #4
 8010fa2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010fa6:	d2de      	bcs.n	8010f66 <quorem+0x42>
 8010fa8:	9b00      	ldr	r3, [sp, #0]
 8010faa:	58eb      	ldr	r3, [r5, r3]
 8010fac:	b92b      	cbnz	r3, 8010fba <quorem+0x96>
 8010fae:	9b01      	ldr	r3, [sp, #4]
 8010fb0:	3b04      	subs	r3, #4
 8010fb2:	429d      	cmp	r5, r3
 8010fb4:	461a      	mov	r2, r3
 8010fb6:	d32f      	bcc.n	8011018 <quorem+0xf4>
 8010fb8:	613c      	str	r4, [r7, #16]
 8010fba:	4638      	mov	r0, r7
 8010fbc:	f001 f8a0 	bl	8012100 <__mcmp>
 8010fc0:	2800      	cmp	r0, #0
 8010fc2:	db25      	blt.n	8011010 <quorem+0xec>
 8010fc4:	4629      	mov	r1, r5
 8010fc6:	2000      	movs	r0, #0
 8010fc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8010fcc:	f8d1 c000 	ldr.w	ip, [r1]
 8010fd0:	fa1f fe82 	uxth.w	lr, r2
 8010fd4:	fa1f f38c 	uxth.w	r3, ip
 8010fd8:	eba3 030e 	sub.w	r3, r3, lr
 8010fdc:	4403      	add	r3, r0
 8010fde:	0c12      	lsrs	r2, r2, #16
 8010fe0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010fe4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010fee:	45c1      	cmp	r9, r8
 8010ff0:	f841 3b04 	str.w	r3, [r1], #4
 8010ff4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010ff8:	d2e6      	bcs.n	8010fc8 <quorem+0xa4>
 8010ffa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ffe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011002:	b922      	cbnz	r2, 801100e <quorem+0xea>
 8011004:	3b04      	subs	r3, #4
 8011006:	429d      	cmp	r5, r3
 8011008:	461a      	mov	r2, r3
 801100a:	d30b      	bcc.n	8011024 <quorem+0x100>
 801100c:	613c      	str	r4, [r7, #16]
 801100e:	3601      	adds	r6, #1
 8011010:	4630      	mov	r0, r6
 8011012:	b003      	add	sp, #12
 8011014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011018:	6812      	ldr	r2, [r2, #0]
 801101a:	3b04      	subs	r3, #4
 801101c:	2a00      	cmp	r2, #0
 801101e:	d1cb      	bne.n	8010fb8 <quorem+0x94>
 8011020:	3c01      	subs	r4, #1
 8011022:	e7c6      	b.n	8010fb2 <quorem+0x8e>
 8011024:	6812      	ldr	r2, [r2, #0]
 8011026:	3b04      	subs	r3, #4
 8011028:	2a00      	cmp	r2, #0
 801102a:	d1ef      	bne.n	801100c <quorem+0xe8>
 801102c:	3c01      	subs	r4, #1
 801102e:	e7ea      	b.n	8011006 <quorem+0xe2>
 8011030:	2000      	movs	r0, #0
 8011032:	e7ee      	b.n	8011012 <quorem+0xee>
 8011034:	0000      	movs	r0, r0
	...

08011038 <_dtoa_r>:
 8011038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801103c:	ed2d 8b02 	vpush	{d8}
 8011040:	69c7      	ldr	r7, [r0, #28]
 8011042:	b091      	sub	sp, #68	@ 0x44
 8011044:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011048:	ec55 4b10 	vmov	r4, r5, d0
 801104c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801104e:	9107      	str	r1, [sp, #28]
 8011050:	4681      	mov	r9, r0
 8011052:	9209      	str	r2, [sp, #36]	@ 0x24
 8011054:	930d      	str	r3, [sp, #52]	@ 0x34
 8011056:	b97f      	cbnz	r7, 8011078 <_dtoa_r+0x40>
 8011058:	2010      	movs	r0, #16
 801105a:	f7fe fce9 	bl	800fa30 <malloc>
 801105e:	4602      	mov	r2, r0
 8011060:	f8c9 001c 	str.w	r0, [r9, #28]
 8011064:	b920      	cbnz	r0, 8011070 <_dtoa_r+0x38>
 8011066:	4ba0      	ldr	r3, [pc, #640]	@ (80112e8 <_dtoa_r+0x2b0>)
 8011068:	21ef      	movs	r1, #239	@ 0xef
 801106a:	48a0      	ldr	r0, [pc, #640]	@ (80112ec <_dtoa_r+0x2b4>)
 801106c:	f7fe fcc2 	bl	800f9f4 <__assert_func>
 8011070:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011074:	6007      	str	r7, [r0, #0]
 8011076:	60c7      	str	r7, [r0, #12]
 8011078:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801107c:	6819      	ldr	r1, [r3, #0]
 801107e:	b159      	cbz	r1, 8011098 <_dtoa_r+0x60>
 8011080:	685a      	ldr	r2, [r3, #4]
 8011082:	604a      	str	r2, [r1, #4]
 8011084:	2301      	movs	r3, #1
 8011086:	4093      	lsls	r3, r2
 8011088:	608b      	str	r3, [r1, #8]
 801108a:	4648      	mov	r0, r9
 801108c:	f000 fdb4 	bl	8011bf8 <_Bfree>
 8011090:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011094:	2200      	movs	r2, #0
 8011096:	601a      	str	r2, [r3, #0]
 8011098:	1e2b      	subs	r3, r5, #0
 801109a:	bfbb      	ittet	lt
 801109c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80110a0:	9303      	strlt	r3, [sp, #12]
 80110a2:	2300      	movge	r3, #0
 80110a4:	2201      	movlt	r2, #1
 80110a6:	bfac      	ite	ge
 80110a8:	6033      	strge	r3, [r6, #0]
 80110aa:	6032      	strlt	r2, [r6, #0]
 80110ac:	4b90      	ldr	r3, [pc, #576]	@ (80112f0 <_dtoa_r+0x2b8>)
 80110ae:	9e03      	ldr	r6, [sp, #12]
 80110b0:	43b3      	bics	r3, r6
 80110b2:	d110      	bne.n	80110d6 <_dtoa_r+0x9e>
 80110b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80110b6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80110ba:	6013      	str	r3, [r2, #0]
 80110bc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80110c0:	4323      	orrs	r3, r4
 80110c2:	f000 84de 	beq.w	8011a82 <_dtoa_r+0xa4a>
 80110c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80110c8:	4f8a      	ldr	r7, [pc, #552]	@ (80112f4 <_dtoa_r+0x2bc>)
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	f000 84e0 	beq.w	8011a90 <_dtoa_r+0xa58>
 80110d0:	1cfb      	adds	r3, r7, #3
 80110d2:	f000 bcdb 	b.w	8011a8c <_dtoa_r+0xa54>
 80110d6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80110da:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80110de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110e2:	d10a      	bne.n	80110fa <_dtoa_r+0xc2>
 80110e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80110e6:	2301      	movs	r3, #1
 80110e8:	6013      	str	r3, [r2, #0]
 80110ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80110ec:	b113      	cbz	r3, 80110f4 <_dtoa_r+0xbc>
 80110ee:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80110f0:	4b81      	ldr	r3, [pc, #516]	@ (80112f8 <_dtoa_r+0x2c0>)
 80110f2:	6013      	str	r3, [r2, #0]
 80110f4:	4f81      	ldr	r7, [pc, #516]	@ (80112fc <_dtoa_r+0x2c4>)
 80110f6:	f000 bccb 	b.w	8011a90 <_dtoa_r+0xa58>
 80110fa:	aa0e      	add	r2, sp, #56	@ 0x38
 80110fc:	a90f      	add	r1, sp, #60	@ 0x3c
 80110fe:	4648      	mov	r0, r9
 8011100:	eeb0 0b48 	vmov.f64	d0, d8
 8011104:	f001 f91c 	bl	8012340 <__d2b>
 8011108:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801110c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801110e:	9001      	str	r0, [sp, #4]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d045      	beq.n	80111a0 <_dtoa_r+0x168>
 8011114:	eeb0 7b48 	vmov.f64	d7, d8
 8011118:	ee18 1a90 	vmov	r1, s17
 801111c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011120:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8011124:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011128:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801112c:	2500      	movs	r5, #0
 801112e:	ee07 1a90 	vmov	s15, r1
 8011132:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8011136:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80112d0 <_dtoa_r+0x298>
 801113a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801113e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80112d8 <_dtoa_r+0x2a0>
 8011142:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011146:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80112e0 <_dtoa_r+0x2a8>
 801114a:	ee07 3a90 	vmov	s15, r3
 801114e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8011152:	eeb0 7b46 	vmov.f64	d7, d6
 8011156:	eea4 7b05 	vfma.f64	d7, d4, d5
 801115a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801115e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011166:	ee16 8a90 	vmov	r8, s13
 801116a:	d508      	bpl.n	801117e <_dtoa_r+0x146>
 801116c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011170:	eeb4 6b47 	vcmp.f64	d6, d7
 8011174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011178:	bf18      	it	ne
 801117a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801117e:	f1b8 0f16 	cmp.w	r8, #22
 8011182:	d82b      	bhi.n	80111dc <_dtoa_r+0x1a4>
 8011184:	495e      	ldr	r1, [pc, #376]	@ (8011300 <_dtoa_r+0x2c8>)
 8011186:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801118a:	ed91 7b00 	vldr	d7, [r1]
 801118e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011196:	d501      	bpl.n	801119c <_dtoa_r+0x164>
 8011198:	f108 38ff 	add.w	r8, r8, #4294967295
 801119c:	2100      	movs	r1, #0
 801119e:	e01e      	b.n	80111de <_dtoa_r+0x1a6>
 80111a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111a2:	4413      	add	r3, r2
 80111a4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80111a8:	2920      	cmp	r1, #32
 80111aa:	bfc1      	itttt	gt
 80111ac:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80111b0:	408e      	lslgt	r6, r1
 80111b2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80111b6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80111ba:	bfd6      	itet	le
 80111bc:	f1c1 0120 	rsble	r1, r1, #32
 80111c0:	4331      	orrgt	r1, r6
 80111c2:	fa04 f101 	lslle.w	r1, r4, r1
 80111c6:	ee07 1a90 	vmov	s15, r1
 80111ca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80111ce:	3b01      	subs	r3, #1
 80111d0:	ee17 1a90 	vmov	r1, s15
 80111d4:	2501      	movs	r5, #1
 80111d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80111da:	e7a8      	b.n	801112e <_dtoa_r+0xf6>
 80111dc:	2101      	movs	r1, #1
 80111de:	1ad2      	subs	r2, r2, r3
 80111e0:	1e53      	subs	r3, r2, #1
 80111e2:	9306      	str	r3, [sp, #24]
 80111e4:	bf45      	ittet	mi
 80111e6:	f1c2 0301 	rsbmi	r3, r2, #1
 80111ea:	9305      	strmi	r3, [sp, #20]
 80111ec:	2300      	movpl	r3, #0
 80111ee:	2300      	movmi	r3, #0
 80111f0:	bf4c      	ite	mi
 80111f2:	9306      	strmi	r3, [sp, #24]
 80111f4:	9305      	strpl	r3, [sp, #20]
 80111f6:	f1b8 0f00 	cmp.w	r8, #0
 80111fa:	910c      	str	r1, [sp, #48]	@ 0x30
 80111fc:	db18      	blt.n	8011230 <_dtoa_r+0x1f8>
 80111fe:	9b06      	ldr	r3, [sp, #24]
 8011200:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011204:	4443      	add	r3, r8
 8011206:	9306      	str	r3, [sp, #24]
 8011208:	2300      	movs	r3, #0
 801120a:	9a07      	ldr	r2, [sp, #28]
 801120c:	2a09      	cmp	r2, #9
 801120e:	d849      	bhi.n	80112a4 <_dtoa_r+0x26c>
 8011210:	2a05      	cmp	r2, #5
 8011212:	bfc4      	itt	gt
 8011214:	3a04      	subgt	r2, #4
 8011216:	9207      	strgt	r2, [sp, #28]
 8011218:	9a07      	ldr	r2, [sp, #28]
 801121a:	f1a2 0202 	sub.w	r2, r2, #2
 801121e:	bfcc      	ite	gt
 8011220:	2400      	movgt	r4, #0
 8011222:	2401      	movle	r4, #1
 8011224:	2a03      	cmp	r2, #3
 8011226:	d848      	bhi.n	80112ba <_dtoa_r+0x282>
 8011228:	e8df f002 	tbb	[pc, r2]
 801122c:	3a2c2e0b 	.word	0x3a2c2e0b
 8011230:	9b05      	ldr	r3, [sp, #20]
 8011232:	2200      	movs	r2, #0
 8011234:	eba3 0308 	sub.w	r3, r3, r8
 8011238:	9305      	str	r3, [sp, #20]
 801123a:	920a      	str	r2, [sp, #40]	@ 0x28
 801123c:	f1c8 0300 	rsb	r3, r8, #0
 8011240:	e7e3      	b.n	801120a <_dtoa_r+0x1d2>
 8011242:	2200      	movs	r2, #0
 8011244:	9208      	str	r2, [sp, #32]
 8011246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011248:	2a00      	cmp	r2, #0
 801124a:	dc39      	bgt.n	80112c0 <_dtoa_r+0x288>
 801124c:	f04f 0b01 	mov.w	fp, #1
 8011250:	46da      	mov	sl, fp
 8011252:	465a      	mov	r2, fp
 8011254:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011258:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801125c:	2100      	movs	r1, #0
 801125e:	2004      	movs	r0, #4
 8011260:	f100 0614 	add.w	r6, r0, #20
 8011264:	4296      	cmp	r6, r2
 8011266:	d930      	bls.n	80112ca <_dtoa_r+0x292>
 8011268:	6079      	str	r1, [r7, #4]
 801126a:	4648      	mov	r0, r9
 801126c:	9304      	str	r3, [sp, #16]
 801126e:	f000 fc83 	bl	8011b78 <_Balloc>
 8011272:	9b04      	ldr	r3, [sp, #16]
 8011274:	4607      	mov	r7, r0
 8011276:	2800      	cmp	r0, #0
 8011278:	d146      	bne.n	8011308 <_dtoa_r+0x2d0>
 801127a:	4b22      	ldr	r3, [pc, #136]	@ (8011304 <_dtoa_r+0x2cc>)
 801127c:	4602      	mov	r2, r0
 801127e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011282:	e6f2      	b.n	801106a <_dtoa_r+0x32>
 8011284:	2201      	movs	r2, #1
 8011286:	e7dd      	b.n	8011244 <_dtoa_r+0x20c>
 8011288:	2200      	movs	r2, #0
 801128a:	9208      	str	r2, [sp, #32]
 801128c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801128e:	eb08 0b02 	add.w	fp, r8, r2
 8011292:	f10b 0a01 	add.w	sl, fp, #1
 8011296:	4652      	mov	r2, sl
 8011298:	2a01      	cmp	r2, #1
 801129a:	bfb8      	it	lt
 801129c:	2201      	movlt	r2, #1
 801129e:	e7db      	b.n	8011258 <_dtoa_r+0x220>
 80112a0:	2201      	movs	r2, #1
 80112a2:	e7f2      	b.n	801128a <_dtoa_r+0x252>
 80112a4:	2401      	movs	r4, #1
 80112a6:	2200      	movs	r2, #0
 80112a8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80112ac:	f04f 3bff 	mov.w	fp, #4294967295
 80112b0:	2100      	movs	r1, #0
 80112b2:	46da      	mov	sl, fp
 80112b4:	2212      	movs	r2, #18
 80112b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80112b8:	e7ce      	b.n	8011258 <_dtoa_r+0x220>
 80112ba:	2201      	movs	r2, #1
 80112bc:	9208      	str	r2, [sp, #32]
 80112be:	e7f5      	b.n	80112ac <_dtoa_r+0x274>
 80112c0:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80112c4:	46da      	mov	sl, fp
 80112c6:	465a      	mov	r2, fp
 80112c8:	e7c6      	b.n	8011258 <_dtoa_r+0x220>
 80112ca:	3101      	adds	r1, #1
 80112cc:	0040      	lsls	r0, r0, #1
 80112ce:	e7c7      	b.n	8011260 <_dtoa_r+0x228>
 80112d0:	636f4361 	.word	0x636f4361
 80112d4:	3fd287a7 	.word	0x3fd287a7
 80112d8:	8b60c8b3 	.word	0x8b60c8b3
 80112dc:	3fc68a28 	.word	0x3fc68a28
 80112e0:	509f79fb 	.word	0x509f79fb
 80112e4:	3fd34413 	.word	0x3fd34413
 80112e8:	080144f2 	.word	0x080144f2
 80112ec:	08014509 	.word	0x08014509
 80112f0:	7ff00000 	.word	0x7ff00000
 80112f4:	080144ee 	.word	0x080144ee
 80112f8:	080144bd 	.word	0x080144bd
 80112fc:	080144bc 	.word	0x080144bc
 8011300:	08014600 	.word	0x08014600
 8011304:	08014561 	.word	0x08014561
 8011308:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801130c:	f1ba 0f0e 	cmp.w	sl, #14
 8011310:	6010      	str	r0, [r2, #0]
 8011312:	d86f      	bhi.n	80113f4 <_dtoa_r+0x3bc>
 8011314:	2c00      	cmp	r4, #0
 8011316:	d06d      	beq.n	80113f4 <_dtoa_r+0x3bc>
 8011318:	f1b8 0f00 	cmp.w	r8, #0
 801131c:	f340 80c2 	ble.w	80114a4 <_dtoa_r+0x46c>
 8011320:	4aca      	ldr	r2, [pc, #808]	@ (801164c <_dtoa_r+0x614>)
 8011322:	f008 010f 	and.w	r1, r8, #15
 8011326:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801132a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801132e:	ed92 7b00 	vldr	d7, [r2]
 8011332:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011336:	f000 80a9 	beq.w	801148c <_dtoa_r+0x454>
 801133a:	4ac5      	ldr	r2, [pc, #788]	@ (8011650 <_dtoa_r+0x618>)
 801133c:	ed92 6b08 	vldr	d6, [r2, #32]
 8011340:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011344:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011348:	f001 010f 	and.w	r1, r1, #15
 801134c:	2203      	movs	r2, #3
 801134e:	48c0      	ldr	r0, [pc, #768]	@ (8011650 <_dtoa_r+0x618>)
 8011350:	2900      	cmp	r1, #0
 8011352:	f040 809d 	bne.w	8011490 <_dtoa_r+0x458>
 8011356:	ed9d 6b02 	vldr	d6, [sp, #8]
 801135a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801135e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011362:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011364:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011368:	2900      	cmp	r1, #0
 801136a:	f000 80c1 	beq.w	80114f0 <_dtoa_r+0x4b8>
 801136e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011372:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801137a:	f140 80b9 	bpl.w	80114f0 <_dtoa_r+0x4b8>
 801137e:	f1ba 0f00 	cmp.w	sl, #0
 8011382:	f000 80b5 	beq.w	80114f0 <_dtoa_r+0x4b8>
 8011386:	f1bb 0f00 	cmp.w	fp, #0
 801138a:	dd31      	ble.n	80113f0 <_dtoa_r+0x3b8>
 801138c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011390:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011394:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011398:	f108 31ff 	add.w	r1, r8, #4294967295
 801139c:	9104      	str	r1, [sp, #16]
 801139e:	3201      	adds	r2, #1
 80113a0:	465c      	mov	r4, fp
 80113a2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80113a6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80113aa:	ee07 2a90 	vmov	s15, r2
 80113ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80113b2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80113b6:	ee15 2a90 	vmov	r2, s11
 80113ba:	ec51 0b15 	vmov	r0, r1, d5
 80113be:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80113c2:	2c00      	cmp	r4, #0
 80113c4:	f040 8098 	bne.w	80114f8 <_dtoa_r+0x4c0>
 80113c8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80113cc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80113d0:	ec41 0b17 	vmov	d7, r0, r1
 80113d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80113d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113dc:	f300 8261 	bgt.w	80118a2 <_dtoa_r+0x86a>
 80113e0:	eeb1 7b47 	vneg.f64	d7, d7
 80113e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80113e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113ec:	f100 80f5 	bmi.w	80115da <_dtoa_r+0x5a2>
 80113f0:	ed8d 8b02 	vstr	d8, [sp, #8]
 80113f4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80113f6:	2a00      	cmp	r2, #0
 80113f8:	f2c0 812c 	blt.w	8011654 <_dtoa_r+0x61c>
 80113fc:	f1b8 0f0e 	cmp.w	r8, #14
 8011400:	f300 8128 	bgt.w	8011654 <_dtoa_r+0x61c>
 8011404:	4b91      	ldr	r3, [pc, #580]	@ (801164c <_dtoa_r+0x614>)
 8011406:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801140a:	ed93 6b00 	vldr	d6, [r3]
 801140e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011410:	2b00      	cmp	r3, #0
 8011412:	da03      	bge.n	801141c <_dtoa_r+0x3e4>
 8011414:	f1ba 0f00 	cmp.w	sl, #0
 8011418:	f340 80d2 	ble.w	80115c0 <_dtoa_r+0x588>
 801141c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011420:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011424:	463e      	mov	r6, r7
 8011426:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801142a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801142e:	ee15 3a10 	vmov	r3, s10
 8011432:	3330      	adds	r3, #48	@ 0x30
 8011434:	f806 3b01 	strb.w	r3, [r6], #1
 8011438:	1bf3      	subs	r3, r6, r7
 801143a:	459a      	cmp	sl, r3
 801143c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011440:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011444:	f040 80f8 	bne.w	8011638 <_dtoa_r+0x600>
 8011448:	ee37 7b07 	vadd.f64	d7, d7, d7
 801144c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011454:	f300 80dd 	bgt.w	8011612 <_dtoa_r+0x5da>
 8011458:	eeb4 7b46 	vcmp.f64	d7, d6
 801145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011460:	d104      	bne.n	801146c <_dtoa_r+0x434>
 8011462:	ee15 3a10 	vmov	r3, s10
 8011466:	07db      	lsls	r3, r3, #31
 8011468:	f100 80d3 	bmi.w	8011612 <_dtoa_r+0x5da>
 801146c:	9901      	ldr	r1, [sp, #4]
 801146e:	4648      	mov	r0, r9
 8011470:	f000 fbc2 	bl	8011bf8 <_Bfree>
 8011474:	2300      	movs	r3, #0
 8011476:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011478:	7033      	strb	r3, [r6, #0]
 801147a:	f108 0301 	add.w	r3, r8, #1
 801147e:	6013      	str	r3, [r2, #0]
 8011480:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011482:	2b00      	cmp	r3, #0
 8011484:	f000 8304 	beq.w	8011a90 <_dtoa_r+0xa58>
 8011488:	601e      	str	r6, [r3, #0]
 801148a:	e301      	b.n	8011a90 <_dtoa_r+0xa58>
 801148c:	2202      	movs	r2, #2
 801148e:	e75e      	b.n	801134e <_dtoa_r+0x316>
 8011490:	07cc      	lsls	r4, r1, #31
 8011492:	d504      	bpl.n	801149e <_dtoa_r+0x466>
 8011494:	ed90 6b00 	vldr	d6, [r0]
 8011498:	3201      	adds	r2, #1
 801149a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801149e:	1049      	asrs	r1, r1, #1
 80114a0:	3008      	adds	r0, #8
 80114a2:	e755      	b.n	8011350 <_dtoa_r+0x318>
 80114a4:	d022      	beq.n	80114ec <_dtoa_r+0x4b4>
 80114a6:	f1c8 0100 	rsb	r1, r8, #0
 80114aa:	4a68      	ldr	r2, [pc, #416]	@ (801164c <_dtoa_r+0x614>)
 80114ac:	f001 000f 	and.w	r0, r1, #15
 80114b0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80114b4:	ed92 7b00 	vldr	d7, [r2]
 80114b8:	ee28 7b07 	vmul.f64	d7, d8, d7
 80114bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80114c0:	4863      	ldr	r0, [pc, #396]	@ (8011650 <_dtoa_r+0x618>)
 80114c2:	1109      	asrs	r1, r1, #4
 80114c4:	2400      	movs	r4, #0
 80114c6:	2202      	movs	r2, #2
 80114c8:	b929      	cbnz	r1, 80114d6 <_dtoa_r+0x49e>
 80114ca:	2c00      	cmp	r4, #0
 80114cc:	f43f af49 	beq.w	8011362 <_dtoa_r+0x32a>
 80114d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80114d4:	e745      	b.n	8011362 <_dtoa_r+0x32a>
 80114d6:	07ce      	lsls	r6, r1, #31
 80114d8:	d505      	bpl.n	80114e6 <_dtoa_r+0x4ae>
 80114da:	ed90 6b00 	vldr	d6, [r0]
 80114de:	3201      	adds	r2, #1
 80114e0:	2401      	movs	r4, #1
 80114e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80114e6:	1049      	asrs	r1, r1, #1
 80114e8:	3008      	adds	r0, #8
 80114ea:	e7ed      	b.n	80114c8 <_dtoa_r+0x490>
 80114ec:	2202      	movs	r2, #2
 80114ee:	e738      	b.n	8011362 <_dtoa_r+0x32a>
 80114f0:	f8cd 8010 	str.w	r8, [sp, #16]
 80114f4:	4654      	mov	r4, sl
 80114f6:	e754      	b.n	80113a2 <_dtoa_r+0x36a>
 80114f8:	4a54      	ldr	r2, [pc, #336]	@ (801164c <_dtoa_r+0x614>)
 80114fa:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80114fe:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011502:	9a08      	ldr	r2, [sp, #32]
 8011504:	ec41 0b17 	vmov	d7, r0, r1
 8011508:	443c      	add	r4, r7
 801150a:	b34a      	cbz	r2, 8011560 <_dtoa_r+0x528>
 801150c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011510:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011514:	463e      	mov	r6, r7
 8011516:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801151a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801151e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011522:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011526:	ee14 2a90 	vmov	r2, s9
 801152a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801152e:	3230      	adds	r2, #48	@ 0x30
 8011530:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011534:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801153c:	f806 2b01 	strb.w	r2, [r6], #1
 8011540:	d438      	bmi.n	80115b4 <_dtoa_r+0x57c>
 8011542:	ee32 5b46 	vsub.f64	d5, d2, d6
 8011546:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801154e:	d462      	bmi.n	8011616 <_dtoa_r+0x5de>
 8011550:	42a6      	cmp	r6, r4
 8011552:	f43f af4d 	beq.w	80113f0 <_dtoa_r+0x3b8>
 8011556:	ee27 7b03 	vmul.f64	d7, d7, d3
 801155a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801155e:	e7e0      	b.n	8011522 <_dtoa_r+0x4ea>
 8011560:	4621      	mov	r1, r4
 8011562:	463e      	mov	r6, r7
 8011564:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011568:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801156c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011570:	ee14 2a90 	vmov	r2, s9
 8011574:	3230      	adds	r2, #48	@ 0x30
 8011576:	f806 2b01 	strb.w	r2, [r6], #1
 801157a:	42a6      	cmp	r6, r4
 801157c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011580:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011584:	d119      	bne.n	80115ba <_dtoa_r+0x582>
 8011586:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801158a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801158e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011596:	dc3e      	bgt.n	8011616 <_dtoa_r+0x5de>
 8011598:	ee35 5b47 	vsub.f64	d5, d5, d7
 801159c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80115a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a4:	f57f af24 	bpl.w	80113f0 <_dtoa_r+0x3b8>
 80115a8:	460e      	mov	r6, r1
 80115aa:	3901      	subs	r1, #1
 80115ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115b0:	2b30      	cmp	r3, #48	@ 0x30
 80115b2:	d0f9      	beq.n	80115a8 <_dtoa_r+0x570>
 80115b4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80115b8:	e758      	b.n	801146c <_dtoa_r+0x434>
 80115ba:	ee26 6b03 	vmul.f64	d6, d6, d3
 80115be:	e7d5      	b.n	801156c <_dtoa_r+0x534>
 80115c0:	d10b      	bne.n	80115da <_dtoa_r+0x5a2>
 80115c2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80115c6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80115ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80115ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80115d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115d6:	f2c0 8161 	blt.w	801189c <_dtoa_r+0x864>
 80115da:	2400      	movs	r4, #0
 80115dc:	4625      	mov	r5, r4
 80115de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115e0:	43db      	mvns	r3, r3
 80115e2:	9304      	str	r3, [sp, #16]
 80115e4:	463e      	mov	r6, r7
 80115e6:	f04f 0800 	mov.w	r8, #0
 80115ea:	4621      	mov	r1, r4
 80115ec:	4648      	mov	r0, r9
 80115ee:	f000 fb03 	bl	8011bf8 <_Bfree>
 80115f2:	2d00      	cmp	r5, #0
 80115f4:	d0de      	beq.n	80115b4 <_dtoa_r+0x57c>
 80115f6:	f1b8 0f00 	cmp.w	r8, #0
 80115fa:	d005      	beq.n	8011608 <_dtoa_r+0x5d0>
 80115fc:	45a8      	cmp	r8, r5
 80115fe:	d003      	beq.n	8011608 <_dtoa_r+0x5d0>
 8011600:	4641      	mov	r1, r8
 8011602:	4648      	mov	r0, r9
 8011604:	f000 faf8 	bl	8011bf8 <_Bfree>
 8011608:	4629      	mov	r1, r5
 801160a:	4648      	mov	r0, r9
 801160c:	f000 faf4 	bl	8011bf8 <_Bfree>
 8011610:	e7d0      	b.n	80115b4 <_dtoa_r+0x57c>
 8011612:	f8cd 8010 	str.w	r8, [sp, #16]
 8011616:	4633      	mov	r3, r6
 8011618:	461e      	mov	r6, r3
 801161a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801161e:	2a39      	cmp	r2, #57	@ 0x39
 8011620:	d106      	bne.n	8011630 <_dtoa_r+0x5f8>
 8011622:	429f      	cmp	r7, r3
 8011624:	d1f8      	bne.n	8011618 <_dtoa_r+0x5e0>
 8011626:	9a04      	ldr	r2, [sp, #16]
 8011628:	3201      	adds	r2, #1
 801162a:	9204      	str	r2, [sp, #16]
 801162c:	2230      	movs	r2, #48	@ 0x30
 801162e:	703a      	strb	r2, [r7, #0]
 8011630:	781a      	ldrb	r2, [r3, #0]
 8011632:	3201      	adds	r2, #1
 8011634:	701a      	strb	r2, [r3, #0]
 8011636:	e7bd      	b.n	80115b4 <_dtoa_r+0x57c>
 8011638:	ee27 7b04 	vmul.f64	d7, d7, d4
 801163c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011644:	f47f aeef 	bne.w	8011426 <_dtoa_r+0x3ee>
 8011648:	e710      	b.n	801146c <_dtoa_r+0x434>
 801164a:	bf00      	nop
 801164c:	08014600 	.word	0x08014600
 8011650:	080145d8 	.word	0x080145d8
 8011654:	9908      	ldr	r1, [sp, #32]
 8011656:	2900      	cmp	r1, #0
 8011658:	f000 80e3 	beq.w	8011822 <_dtoa_r+0x7ea>
 801165c:	9907      	ldr	r1, [sp, #28]
 801165e:	2901      	cmp	r1, #1
 8011660:	f300 80c8 	bgt.w	80117f4 <_dtoa_r+0x7bc>
 8011664:	2d00      	cmp	r5, #0
 8011666:	f000 80c1 	beq.w	80117ec <_dtoa_r+0x7b4>
 801166a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801166e:	9e05      	ldr	r6, [sp, #20]
 8011670:	461c      	mov	r4, r3
 8011672:	9304      	str	r3, [sp, #16]
 8011674:	9b05      	ldr	r3, [sp, #20]
 8011676:	4413      	add	r3, r2
 8011678:	9305      	str	r3, [sp, #20]
 801167a:	9b06      	ldr	r3, [sp, #24]
 801167c:	2101      	movs	r1, #1
 801167e:	4413      	add	r3, r2
 8011680:	4648      	mov	r0, r9
 8011682:	9306      	str	r3, [sp, #24]
 8011684:	f000 fbb6 	bl	8011df4 <__i2b>
 8011688:	9b04      	ldr	r3, [sp, #16]
 801168a:	4605      	mov	r5, r0
 801168c:	b166      	cbz	r6, 80116a8 <_dtoa_r+0x670>
 801168e:	9a06      	ldr	r2, [sp, #24]
 8011690:	2a00      	cmp	r2, #0
 8011692:	dd09      	ble.n	80116a8 <_dtoa_r+0x670>
 8011694:	42b2      	cmp	r2, r6
 8011696:	9905      	ldr	r1, [sp, #20]
 8011698:	bfa8      	it	ge
 801169a:	4632      	movge	r2, r6
 801169c:	1a89      	subs	r1, r1, r2
 801169e:	9105      	str	r1, [sp, #20]
 80116a0:	9906      	ldr	r1, [sp, #24]
 80116a2:	1ab6      	subs	r6, r6, r2
 80116a4:	1a8a      	subs	r2, r1, r2
 80116a6:	9206      	str	r2, [sp, #24]
 80116a8:	b1fb      	cbz	r3, 80116ea <_dtoa_r+0x6b2>
 80116aa:	9a08      	ldr	r2, [sp, #32]
 80116ac:	2a00      	cmp	r2, #0
 80116ae:	f000 80bc 	beq.w	801182a <_dtoa_r+0x7f2>
 80116b2:	b19c      	cbz	r4, 80116dc <_dtoa_r+0x6a4>
 80116b4:	4629      	mov	r1, r5
 80116b6:	4622      	mov	r2, r4
 80116b8:	4648      	mov	r0, r9
 80116ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80116bc:	f000 fc5a 	bl	8011f74 <__pow5mult>
 80116c0:	9a01      	ldr	r2, [sp, #4]
 80116c2:	4601      	mov	r1, r0
 80116c4:	4605      	mov	r5, r0
 80116c6:	4648      	mov	r0, r9
 80116c8:	f000 fbaa 	bl	8011e20 <__multiply>
 80116cc:	9901      	ldr	r1, [sp, #4]
 80116ce:	9004      	str	r0, [sp, #16]
 80116d0:	4648      	mov	r0, r9
 80116d2:	f000 fa91 	bl	8011bf8 <_Bfree>
 80116d6:	9a04      	ldr	r2, [sp, #16]
 80116d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80116da:	9201      	str	r2, [sp, #4]
 80116dc:	1b1a      	subs	r2, r3, r4
 80116de:	d004      	beq.n	80116ea <_dtoa_r+0x6b2>
 80116e0:	9901      	ldr	r1, [sp, #4]
 80116e2:	4648      	mov	r0, r9
 80116e4:	f000 fc46 	bl	8011f74 <__pow5mult>
 80116e8:	9001      	str	r0, [sp, #4]
 80116ea:	2101      	movs	r1, #1
 80116ec:	4648      	mov	r0, r9
 80116ee:	f000 fb81 	bl	8011df4 <__i2b>
 80116f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80116f4:	4604      	mov	r4, r0
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	f000 81d0 	beq.w	8011a9c <_dtoa_r+0xa64>
 80116fc:	461a      	mov	r2, r3
 80116fe:	4601      	mov	r1, r0
 8011700:	4648      	mov	r0, r9
 8011702:	f000 fc37 	bl	8011f74 <__pow5mult>
 8011706:	9b07      	ldr	r3, [sp, #28]
 8011708:	2b01      	cmp	r3, #1
 801170a:	4604      	mov	r4, r0
 801170c:	f300 8095 	bgt.w	801183a <_dtoa_r+0x802>
 8011710:	9b02      	ldr	r3, [sp, #8]
 8011712:	2b00      	cmp	r3, #0
 8011714:	f040 808b 	bne.w	801182e <_dtoa_r+0x7f6>
 8011718:	9b03      	ldr	r3, [sp, #12]
 801171a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801171e:	2a00      	cmp	r2, #0
 8011720:	f040 8087 	bne.w	8011832 <_dtoa_r+0x7fa>
 8011724:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011728:	0d12      	lsrs	r2, r2, #20
 801172a:	0512      	lsls	r2, r2, #20
 801172c:	2a00      	cmp	r2, #0
 801172e:	f000 8082 	beq.w	8011836 <_dtoa_r+0x7fe>
 8011732:	9b05      	ldr	r3, [sp, #20]
 8011734:	3301      	adds	r3, #1
 8011736:	9305      	str	r3, [sp, #20]
 8011738:	9b06      	ldr	r3, [sp, #24]
 801173a:	3301      	adds	r3, #1
 801173c:	9306      	str	r3, [sp, #24]
 801173e:	2301      	movs	r3, #1
 8011740:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011742:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011744:	2b00      	cmp	r3, #0
 8011746:	f000 81af 	beq.w	8011aa8 <_dtoa_r+0xa70>
 801174a:	6922      	ldr	r2, [r4, #16]
 801174c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011750:	6910      	ldr	r0, [r2, #16]
 8011752:	f000 fb03 	bl	8011d5c <__hi0bits>
 8011756:	f1c0 0020 	rsb	r0, r0, #32
 801175a:	9b06      	ldr	r3, [sp, #24]
 801175c:	4418      	add	r0, r3
 801175e:	f010 001f 	ands.w	r0, r0, #31
 8011762:	d076      	beq.n	8011852 <_dtoa_r+0x81a>
 8011764:	f1c0 0220 	rsb	r2, r0, #32
 8011768:	2a04      	cmp	r2, #4
 801176a:	dd69      	ble.n	8011840 <_dtoa_r+0x808>
 801176c:	9b05      	ldr	r3, [sp, #20]
 801176e:	f1c0 001c 	rsb	r0, r0, #28
 8011772:	4403      	add	r3, r0
 8011774:	9305      	str	r3, [sp, #20]
 8011776:	9b06      	ldr	r3, [sp, #24]
 8011778:	4406      	add	r6, r0
 801177a:	4403      	add	r3, r0
 801177c:	9306      	str	r3, [sp, #24]
 801177e:	9b05      	ldr	r3, [sp, #20]
 8011780:	2b00      	cmp	r3, #0
 8011782:	dd05      	ble.n	8011790 <_dtoa_r+0x758>
 8011784:	9901      	ldr	r1, [sp, #4]
 8011786:	461a      	mov	r2, r3
 8011788:	4648      	mov	r0, r9
 801178a:	f000 fc4d 	bl	8012028 <__lshift>
 801178e:	9001      	str	r0, [sp, #4]
 8011790:	9b06      	ldr	r3, [sp, #24]
 8011792:	2b00      	cmp	r3, #0
 8011794:	dd05      	ble.n	80117a2 <_dtoa_r+0x76a>
 8011796:	4621      	mov	r1, r4
 8011798:	461a      	mov	r2, r3
 801179a:	4648      	mov	r0, r9
 801179c:	f000 fc44 	bl	8012028 <__lshift>
 80117a0:	4604      	mov	r4, r0
 80117a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d056      	beq.n	8011856 <_dtoa_r+0x81e>
 80117a8:	9801      	ldr	r0, [sp, #4]
 80117aa:	4621      	mov	r1, r4
 80117ac:	f000 fca8 	bl	8012100 <__mcmp>
 80117b0:	2800      	cmp	r0, #0
 80117b2:	da50      	bge.n	8011856 <_dtoa_r+0x81e>
 80117b4:	f108 33ff 	add.w	r3, r8, #4294967295
 80117b8:	9304      	str	r3, [sp, #16]
 80117ba:	9901      	ldr	r1, [sp, #4]
 80117bc:	2300      	movs	r3, #0
 80117be:	220a      	movs	r2, #10
 80117c0:	4648      	mov	r0, r9
 80117c2:	f000 fa3b 	bl	8011c3c <__multadd>
 80117c6:	9b08      	ldr	r3, [sp, #32]
 80117c8:	9001      	str	r0, [sp, #4]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	f000 816e 	beq.w	8011aac <_dtoa_r+0xa74>
 80117d0:	4629      	mov	r1, r5
 80117d2:	2300      	movs	r3, #0
 80117d4:	220a      	movs	r2, #10
 80117d6:	4648      	mov	r0, r9
 80117d8:	f000 fa30 	bl	8011c3c <__multadd>
 80117dc:	f1bb 0f00 	cmp.w	fp, #0
 80117e0:	4605      	mov	r5, r0
 80117e2:	dc64      	bgt.n	80118ae <_dtoa_r+0x876>
 80117e4:	9b07      	ldr	r3, [sp, #28]
 80117e6:	2b02      	cmp	r3, #2
 80117e8:	dc3e      	bgt.n	8011868 <_dtoa_r+0x830>
 80117ea:	e060      	b.n	80118ae <_dtoa_r+0x876>
 80117ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80117ee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80117f2:	e73c      	b.n	801166e <_dtoa_r+0x636>
 80117f4:	f10a 34ff 	add.w	r4, sl, #4294967295
 80117f8:	42a3      	cmp	r3, r4
 80117fa:	bfbf      	itttt	lt
 80117fc:	1ae2      	sublt	r2, r4, r3
 80117fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011800:	189b      	addlt	r3, r3, r2
 8011802:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8011804:	bfae      	itee	ge
 8011806:	1b1c      	subge	r4, r3, r4
 8011808:	4623      	movlt	r3, r4
 801180a:	2400      	movlt	r4, #0
 801180c:	f1ba 0f00 	cmp.w	sl, #0
 8011810:	bfb5      	itete	lt
 8011812:	9a05      	ldrlt	r2, [sp, #20]
 8011814:	9e05      	ldrge	r6, [sp, #20]
 8011816:	eba2 060a 	sublt.w	r6, r2, sl
 801181a:	4652      	movge	r2, sl
 801181c:	bfb8      	it	lt
 801181e:	2200      	movlt	r2, #0
 8011820:	e727      	b.n	8011672 <_dtoa_r+0x63a>
 8011822:	9e05      	ldr	r6, [sp, #20]
 8011824:	9d08      	ldr	r5, [sp, #32]
 8011826:	461c      	mov	r4, r3
 8011828:	e730      	b.n	801168c <_dtoa_r+0x654>
 801182a:	461a      	mov	r2, r3
 801182c:	e758      	b.n	80116e0 <_dtoa_r+0x6a8>
 801182e:	2300      	movs	r3, #0
 8011830:	e786      	b.n	8011740 <_dtoa_r+0x708>
 8011832:	9b02      	ldr	r3, [sp, #8]
 8011834:	e784      	b.n	8011740 <_dtoa_r+0x708>
 8011836:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011838:	e783      	b.n	8011742 <_dtoa_r+0x70a>
 801183a:	2300      	movs	r3, #0
 801183c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801183e:	e784      	b.n	801174a <_dtoa_r+0x712>
 8011840:	d09d      	beq.n	801177e <_dtoa_r+0x746>
 8011842:	9b05      	ldr	r3, [sp, #20]
 8011844:	321c      	adds	r2, #28
 8011846:	4413      	add	r3, r2
 8011848:	9305      	str	r3, [sp, #20]
 801184a:	9b06      	ldr	r3, [sp, #24]
 801184c:	4416      	add	r6, r2
 801184e:	4413      	add	r3, r2
 8011850:	e794      	b.n	801177c <_dtoa_r+0x744>
 8011852:	4602      	mov	r2, r0
 8011854:	e7f5      	b.n	8011842 <_dtoa_r+0x80a>
 8011856:	f1ba 0f00 	cmp.w	sl, #0
 801185a:	f8cd 8010 	str.w	r8, [sp, #16]
 801185e:	46d3      	mov	fp, sl
 8011860:	dc21      	bgt.n	80118a6 <_dtoa_r+0x86e>
 8011862:	9b07      	ldr	r3, [sp, #28]
 8011864:	2b02      	cmp	r3, #2
 8011866:	dd1e      	ble.n	80118a6 <_dtoa_r+0x86e>
 8011868:	f1bb 0f00 	cmp.w	fp, #0
 801186c:	f47f aeb7 	bne.w	80115de <_dtoa_r+0x5a6>
 8011870:	4621      	mov	r1, r4
 8011872:	465b      	mov	r3, fp
 8011874:	2205      	movs	r2, #5
 8011876:	4648      	mov	r0, r9
 8011878:	f000 f9e0 	bl	8011c3c <__multadd>
 801187c:	4601      	mov	r1, r0
 801187e:	4604      	mov	r4, r0
 8011880:	9801      	ldr	r0, [sp, #4]
 8011882:	f000 fc3d 	bl	8012100 <__mcmp>
 8011886:	2800      	cmp	r0, #0
 8011888:	f77f aea9 	ble.w	80115de <_dtoa_r+0x5a6>
 801188c:	463e      	mov	r6, r7
 801188e:	2331      	movs	r3, #49	@ 0x31
 8011890:	f806 3b01 	strb.w	r3, [r6], #1
 8011894:	9b04      	ldr	r3, [sp, #16]
 8011896:	3301      	adds	r3, #1
 8011898:	9304      	str	r3, [sp, #16]
 801189a:	e6a4      	b.n	80115e6 <_dtoa_r+0x5ae>
 801189c:	f8cd 8010 	str.w	r8, [sp, #16]
 80118a0:	4654      	mov	r4, sl
 80118a2:	4625      	mov	r5, r4
 80118a4:	e7f2      	b.n	801188c <_dtoa_r+0x854>
 80118a6:	9b08      	ldr	r3, [sp, #32]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	f000 8103 	beq.w	8011ab4 <_dtoa_r+0xa7c>
 80118ae:	2e00      	cmp	r6, #0
 80118b0:	dd05      	ble.n	80118be <_dtoa_r+0x886>
 80118b2:	4629      	mov	r1, r5
 80118b4:	4632      	mov	r2, r6
 80118b6:	4648      	mov	r0, r9
 80118b8:	f000 fbb6 	bl	8012028 <__lshift>
 80118bc:	4605      	mov	r5, r0
 80118be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d058      	beq.n	8011976 <_dtoa_r+0x93e>
 80118c4:	6869      	ldr	r1, [r5, #4]
 80118c6:	4648      	mov	r0, r9
 80118c8:	f000 f956 	bl	8011b78 <_Balloc>
 80118cc:	4606      	mov	r6, r0
 80118ce:	b928      	cbnz	r0, 80118dc <_dtoa_r+0x8a4>
 80118d0:	4b82      	ldr	r3, [pc, #520]	@ (8011adc <_dtoa_r+0xaa4>)
 80118d2:	4602      	mov	r2, r0
 80118d4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80118d8:	f7ff bbc7 	b.w	801106a <_dtoa_r+0x32>
 80118dc:	692a      	ldr	r2, [r5, #16]
 80118de:	3202      	adds	r2, #2
 80118e0:	0092      	lsls	r2, r2, #2
 80118e2:	f105 010c 	add.w	r1, r5, #12
 80118e6:	300c      	adds	r0, #12
 80118e8:	f7ff fb07 	bl	8010efa <memcpy>
 80118ec:	2201      	movs	r2, #1
 80118ee:	4631      	mov	r1, r6
 80118f0:	4648      	mov	r0, r9
 80118f2:	f000 fb99 	bl	8012028 <__lshift>
 80118f6:	1c7b      	adds	r3, r7, #1
 80118f8:	9305      	str	r3, [sp, #20]
 80118fa:	eb07 030b 	add.w	r3, r7, fp
 80118fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8011900:	9b02      	ldr	r3, [sp, #8]
 8011902:	f003 0301 	and.w	r3, r3, #1
 8011906:	46a8      	mov	r8, r5
 8011908:	9308      	str	r3, [sp, #32]
 801190a:	4605      	mov	r5, r0
 801190c:	9b05      	ldr	r3, [sp, #20]
 801190e:	9801      	ldr	r0, [sp, #4]
 8011910:	4621      	mov	r1, r4
 8011912:	f103 3bff 	add.w	fp, r3, #4294967295
 8011916:	f7ff fb05 	bl	8010f24 <quorem>
 801191a:	4641      	mov	r1, r8
 801191c:	9002      	str	r0, [sp, #8]
 801191e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011922:	9801      	ldr	r0, [sp, #4]
 8011924:	f000 fbec 	bl	8012100 <__mcmp>
 8011928:	462a      	mov	r2, r5
 801192a:	9006      	str	r0, [sp, #24]
 801192c:	4621      	mov	r1, r4
 801192e:	4648      	mov	r0, r9
 8011930:	f000 fc02 	bl	8012138 <__mdiff>
 8011934:	68c2      	ldr	r2, [r0, #12]
 8011936:	4606      	mov	r6, r0
 8011938:	b9fa      	cbnz	r2, 801197a <_dtoa_r+0x942>
 801193a:	4601      	mov	r1, r0
 801193c:	9801      	ldr	r0, [sp, #4]
 801193e:	f000 fbdf 	bl	8012100 <__mcmp>
 8011942:	4602      	mov	r2, r0
 8011944:	4631      	mov	r1, r6
 8011946:	4648      	mov	r0, r9
 8011948:	920a      	str	r2, [sp, #40]	@ 0x28
 801194a:	f000 f955 	bl	8011bf8 <_Bfree>
 801194e:	9b07      	ldr	r3, [sp, #28]
 8011950:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011952:	9e05      	ldr	r6, [sp, #20]
 8011954:	ea43 0102 	orr.w	r1, r3, r2
 8011958:	9b08      	ldr	r3, [sp, #32]
 801195a:	4319      	orrs	r1, r3
 801195c:	d10f      	bne.n	801197e <_dtoa_r+0x946>
 801195e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011962:	d028      	beq.n	80119b6 <_dtoa_r+0x97e>
 8011964:	9b06      	ldr	r3, [sp, #24]
 8011966:	2b00      	cmp	r3, #0
 8011968:	dd02      	ble.n	8011970 <_dtoa_r+0x938>
 801196a:	9b02      	ldr	r3, [sp, #8]
 801196c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8011970:	f88b a000 	strb.w	sl, [fp]
 8011974:	e639      	b.n	80115ea <_dtoa_r+0x5b2>
 8011976:	4628      	mov	r0, r5
 8011978:	e7bd      	b.n	80118f6 <_dtoa_r+0x8be>
 801197a:	2201      	movs	r2, #1
 801197c:	e7e2      	b.n	8011944 <_dtoa_r+0x90c>
 801197e:	9b06      	ldr	r3, [sp, #24]
 8011980:	2b00      	cmp	r3, #0
 8011982:	db04      	blt.n	801198e <_dtoa_r+0x956>
 8011984:	9907      	ldr	r1, [sp, #28]
 8011986:	430b      	orrs	r3, r1
 8011988:	9908      	ldr	r1, [sp, #32]
 801198a:	430b      	orrs	r3, r1
 801198c:	d120      	bne.n	80119d0 <_dtoa_r+0x998>
 801198e:	2a00      	cmp	r2, #0
 8011990:	ddee      	ble.n	8011970 <_dtoa_r+0x938>
 8011992:	9901      	ldr	r1, [sp, #4]
 8011994:	2201      	movs	r2, #1
 8011996:	4648      	mov	r0, r9
 8011998:	f000 fb46 	bl	8012028 <__lshift>
 801199c:	4621      	mov	r1, r4
 801199e:	9001      	str	r0, [sp, #4]
 80119a0:	f000 fbae 	bl	8012100 <__mcmp>
 80119a4:	2800      	cmp	r0, #0
 80119a6:	dc03      	bgt.n	80119b0 <_dtoa_r+0x978>
 80119a8:	d1e2      	bne.n	8011970 <_dtoa_r+0x938>
 80119aa:	f01a 0f01 	tst.w	sl, #1
 80119ae:	d0df      	beq.n	8011970 <_dtoa_r+0x938>
 80119b0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80119b4:	d1d9      	bne.n	801196a <_dtoa_r+0x932>
 80119b6:	2339      	movs	r3, #57	@ 0x39
 80119b8:	f88b 3000 	strb.w	r3, [fp]
 80119bc:	4633      	mov	r3, r6
 80119be:	461e      	mov	r6, r3
 80119c0:	3b01      	subs	r3, #1
 80119c2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80119c6:	2a39      	cmp	r2, #57	@ 0x39
 80119c8:	d053      	beq.n	8011a72 <_dtoa_r+0xa3a>
 80119ca:	3201      	adds	r2, #1
 80119cc:	701a      	strb	r2, [r3, #0]
 80119ce:	e60c      	b.n	80115ea <_dtoa_r+0x5b2>
 80119d0:	2a00      	cmp	r2, #0
 80119d2:	dd07      	ble.n	80119e4 <_dtoa_r+0x9ac>
 80119d4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80119d8:	d0ed      	beq.n	80119b6 <_dtoa_r+0x97e>
 80119da:	f10a 0301 	add.w	r3, sl, #1
 80119de:	f88b 3000 	strb.w	r3, [fp]
 80119e2:	e602      	b.n	80115ea <_dtoa_r+0x5b2>
 80119e4:	9b05      	ldr	r3, [sp, #20]
 80119e6:	9a05      	ldr	r2, [sp, #20]
 80119e8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80119ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119ee:	4293      	cmp	r3, r2
 80119f0:	d029      	beq.n	8011a46 <_dtoa_r+0xa0e>
 80119f2:	9901      	ldr	r1, [sp, #4]
 80119f4:	2300      	movs	r3, #0
 80119f6:	220a      	movs	r2, #10
 80119f8:	4648      	mov	r0, r9
 80119fa:	f000 f91f 	bl	8011c3c <__multadd>
 80119fe:	45a8      	cmp	r8, r5
 8011a00:	9001      	str	r0, [sp, #4]
 8011a02:	f04f 0300 	mov.w	r3, #0
 8011a06:	f04f 020a 	mov.w	r2, #10
 8011a0a:	4641      	mov	r1, r8
 8011a0c:	4648      	mov	r0, r9
 8011a0e:	d107      	bne.n	8011a20 <_dtoa_r+0x9e8>
 8011a10:	f000 f914 	bl	8011c3c <__multadd>
 8011a14:	4680      	mov	r8, r0
 8011a16:	4605      	mov	r5, r0
 8011a18:	9b05      	ldr	r3, [sp, #20]
 8011a1a:	3301      	adds	r3, #1
 8011a1c:	9305      	str	r3, [sp, #20]
 8011a1e:	e775      	b.n	801190c <_dtoa_r+0x8d4>
 8011a20:	f000 f90c 	bl	8011c3c <__multadd>
 8011a24:	4629      	mov	r1, r5
 8011a26:	4680      	mov	r8, r0
 8011a28:	2300      	movs	r3, #0
 8011a2a:	220a      	movs	r2, #10
 8011a2c:	4648      	mov	r0, r9
 8011a2e:	f000 f905 	bl	8011c3c <__multadd>
 8011a32:	4605      	mov	r5, r0
 8011a34:	e7f0      	b.n	8011a18 <_dtoa_r+0x9e0>
 8011a36:	f1bb 0f00 	cmp.w	fp, #0
 8011a3a:	bfcc      	ite	gt
 8011a3c:	465e      	movgt	r6, fp
 8011a3e:	2601      	movle	r6, #1
 8011a40:	443e      	add	r6, r7
 8011a42:	f04f 0800 	mov.w	r8, #0
 8011a46:	9901      	ldr	r1, [sp, #4]
 8011a48:	2201      	movs	r2, #1
 8011a4a:	4648      	mov	r0, r9
 8011a4c:	f000 faec 	bl	8012028 <__lshift>
 8011a50:	4621      	mov	r1, r4
 8011a52:	9001      	str	r0, [sp, #4]
 8011a54:	f000 fb54 	bl	8012100 <__mcmp>
 8011a58:	2800      	cmp	r0, #0
 8011a5a:	dcaf      	bgt.n	80119bc <_dtoa_r+0x984>
 8011a5c:	d102      	bne.n	8011a64 <_dtoa_r+0xa2c>
 8011a5e:	f01a 0f01 	tst.w	sl, #1
 8011a62:	d1ab      	bne.n	80119bc <_dtoa_r+0x984>
 8011a64:	4633      	mov	r3, r6
 8011a66:	461e      	mov	r6, r3
 8011a68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011a6c:	2a30      	cmp	r2, #48	@ 0x30
 8011a6e:	d0fa      	beq.n	8011a66 <_dtoa_r+0xa2e>
 8011a70:	e5bb      	b.n	80115ea <_dtoa_r+0x5b2>
 8011a72:	429f      	cmp	r7, r3
 8011a74:	d1a3      	bne.n	80119be <_dtoa_r+0x986>
 8011a76:	9b04      	ldr	r3, [sp, #16]
 8011a78:	3301      	adds	r3, #1
 8011a7a:	9304      	str	r3, [sp, #16]
 8011a7c:	2331      	movs	r3, #49	@ 0x31
 8011a7e:	703b      	strb	r3, [r7, #0]
 8011a80:	e5b3      	b.n	80115ea <_dtoa_r+0x5b2>
 8011a82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011a84:	4f16      	ldr	r7, [pc, #88]	@ (8011ae0 <_dtoa_r+0xaa8>)
 8011a86:	b11b      	cbz	r3, 8011a90 <_dtoa_r+0xa58>
 8011a88:	f107 0308 	add.w	r3, r7, #8
 8011a8c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011a8e:	6013      	str	r3, [r2, #0]
 8011a90:	4638      	mov	r0, r7
 8011a92:	b011      	add	sp, #68	@ 0x44
 8011a94:	ecbd 8b02 	vpop	{d8}
 8011a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a9c:	9b07      	ldr	r3, [sp, #28]
 8011a9e:	2b01      	cmp	r3, #1
 8011aa0:	f77f ae36 	ble.w	8011710 <_dtoa_r+0x6d8>
 8011aa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011aa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011aa8:	2001      	movs	r0, #1
 8011aaa:	e656      	b.n	801175a <_dtoa_r+0x722>
 8011aac:	f1bb 0f00 	cmp.w	fp, #0
 8011ab0:	f77f aed7 	ble.w	8011862 <_dtoa_r+0x82a>
 8011ab4:	463e      	mov	r6, r7
 8011ab6:	9801      	ldr	r0, [sp, #4]
 8011ab8:	4621      	mov	r1, r4
 8011aba:	f7ff fa33 	bl	8010f24 <quorem>
 8011abe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011ac2:	f806 ab01 	strb.w	sl, [r6], #1
 8011ac6:	1bf2      	subs	r2, r6, r7
 8011ac8:	4593      	cmp	fp, r2
 8011aca:	ddb4      	ble.n	8011a36 <_dtoa_r+0x9fe>
 8011acc:	9901      	ldr	r1, [sp, #4]
 8011ace:	2300      	movs	r3, #0
 8011ad0:	220a      	movs	r2, #10
 8011ad2:	4648      	mov	r0, r9
 8011ad4:	f000 f8b2 	bl	8011c3c <__multadd>
 8011ad8:	9001      	str	r0, [sp, #4]
 8011ada:	e7ec      	b.n	8011ab6 <_dtoa_r+0xa7e>
 8011adc:	08014561 	.word	0x08014561
 8011ae0:	080144e5 	.word	0x080144e5

08011ae4 <_free_r>:
 8011ae4:	b538      	push	{r3, r4, r5, lr}
 8011ae6:	4605      	mov	r5, r0
 8011ae8:	2900      	cmp	r1, #0
 8011aea:	d041      	beq.n	8011b70 <_free_r+0x8c>
 8011aec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011af0:	1f0c      	subs	r4, r1, #4
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	bfb8      	it	lt
 8011af6:	18e4      	addlt	r4, r4, r3
 8011af8:	f7fe f84c 	bl	800fb94 <__malloc_lock>
 8011afc:	4a1d      	ldr	r2, [pc, #116]	@ (8011b74 <_free_r+0x90>)
 8011afe:	6813      	ldr	r3, [r2, #0]
 8011b00:	b933      	cbnz	r3, 8011b10 <_free_r+0x2c>
 8011b02:	6063      	str	r3, [r4, #4]
 8011b04:	6014      	str	r4, [r2, #0]
 8011b06:	4628      	mov	r0, r5
 8011b08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b0c:	f7fe b848 	b.w	800fba0 <__malloc_unlock>
 8011b10:	42a3      	cmp	r3, r4
 8011b12:	d908      	bls.n	8011b26 <_free_r+0x42>
 8011b14:	6820      	ldr	r0, [r4, #0]
 8011b16:	1821      	adds	r1, r4, r0
 8011b18:	428b      	cmp	r3, r1
 8011b1a:	bf01      	itttt	eq
 8011b1c:	6819      	ldreq	r1, [r3, #0]
 8011b1e:	685b      	ldreq	r3, [r3, #4]
 8011b20:	1809      	addeq	r1, r1, r0
 8011b22:	6021      	streq	r1, [r4, #0]
 8011b24:	e7ed      	b.n	8011b02 <_free_r+0x1e>
 8011b26:	461a      	mov	r2, r3
 8011b28:	685b      	ldr	r3, [r3, #4]
 8011b2a:	b10b      	cbz	r3, 8011b30 <_free_r+0x4c>
 8011b2c:	42a3      	cmp	r3, r4
 8011b2e:	d9fa      	bls.n	8011b26 <_free_r+0x42>
 8011b30:	6811      	ldr	r1, [r2, #0]
 8011b32:	1850      	adds	r0, r2, r1
 8011b34:	42a0      	cmp	r0, r4
 8011b36:	d10b      	bne.n	8011b50 <_free_r+0x6c>
 8011b38:	6820      	ldr	r0, [r4, #0]
 8011b3a:	4401      	add	r1, r0
 8011b3c:	1850      	adds	r0, r2, r1
 8011b3e:	4283      	cmp	r3, r0
 8011b40:	6011      	str	r1, [r2, #0]
 8011b42:	d1e0      	bne.n	8011b06 <_free_r+0x22>
 8011b44:	6818      	ldr	r0, [r3, #0]
 8011b46:	685b      	ldr	r3, [r3, #4]
 8011b48:	6053      	str	r3, [r2, #4]
 8011b4a:	4408      	add	r0, r1
 8011b4c:	6010      	str	r0, [r2, #0]
 8011b4e:	e7da      	b.n	8011b06 <_free_r+0x22>
 8011b50:	d902      	bls.n	8011b58 <_free_r+0x74>
 8011b52:	230c      	movs	r3, #12
 8011b54:	602b      	str	r3, [r5, #0]
 8011b56:	e7d6      	b.n	8011b06 <_free_r+0x22>
 8011b58:	6820      	ldr	r0, [r4, #0]
 8011b5a:	1821      	adds	r1, r4, r0
 8011b5c:	428b      	cmp	r3, r1
 8011b5e:	bf04      	itt	eq
 8011b60:	6819      	ldreq	r1, [r3, #0]
 8011b62:	685b      	ldreq	r3, [r3, #4]
 8011b64:	6063      	str	r3, [r4, #4]
 8011b66:	bf04      	itt	eq
 8011b68:	1809      	addeq	r1, r1, r0
 8011b6a:	6021      	streq	r1, [r4, #0]
 8011b6c:	6054      	str	r4, [r2, #4]
 8011b6e:	e7ca      	b.n	8011b06 <_free_r+0x22>
 8011b70:	bd38      	pop	{r3, r4, r5, pc}
 8011b72:	bf00      	nop
 8011b74:	24004e34 	.word	0x24004e34

08011b78 <_Balloc>:
 8011b78:	b570      	push	{r4, r5, r6, lr}
 8011b7a:	69c6      	ldr	r6, [r0, #28]
 8011b7c:	4604      	mov	r4, r0
 8011b7e:	460d      	mov	r5, r1
 8011b80:	b976      	cbnz	r6, 8011ba0 <_Balloc+0x28>
 8011b82:	2010      	movs	r0, #16
 8011b84:	f7fd ff54 	bl	800fa30 <malloc>
 8011b88:	4602      	mov	r2, r0
 8011b8a:	61e0      	str	r0, [r4, #28]
 8011b8c:	b920      	cbnz	r0, 8011b98 <_Balloc+0x20>
 8011b8e:	4b18      	ldr	r3, [pc, #96]	@ (8011bf0 <_Balloc+0x78>)
 8011b90:	4818      	ldr	r0, [pc, #96]	@ (8011bf4 <_Balloc+0x7c>)
 8011b92:	216b      	movs	r1, #107	@ 0x6b
 8011b94:	f7fd ff2e 	bl	800f9f4 <__assert_func>
 8011b98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011b9c:	6006      	str	r6, [r0, #0]
 8011b9e:	60c6      	str	r6, [r0, #12]
 8011ba0:	69e6      	ldr	r6, [r4, #28]
 8011ba2:	68f3      	ldr	r3, [r6, #12]
 8011ba4:	b183      	cbz	r3, 8011bc8 <_Balloc+0x50>
 8011ba6:	69e3      	ldr	r3, [r4, #28]
 8011ba8:	68db      	ldr	r3, [r3, #12]
 8011baa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011bae:	b9b8      	cbnz	r0, 8011be0 <_Balloc+0x68>
 8011bb0:	2101      	movs	r1, #1
 8011bb2:	fa01 f605 	lsl.w	r6, r1, r5
 8011bb6:	1d72      	adds	r2, r6, #5
 8011bb8:	0092      	lsls	r2, r2, #2
 8011bba:	4620      	mov	r0, r4
 8011bbc:	f001 fec0 	bl	8013940 <_calloc_r>
 8011bc0:	b160      	cbz	r0, 8011bdc <_Balloc+0x64>
 8011bc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011bc6:	e00e      	b.n	8011be6 <_Balloc+0x6e>
 8011bc8:	2221      	movs	r2, #33	@ 0x21
 8011bca:	2104      	movs	r1, #4
 8011bcc:	4620      	mov	r0, r4
 8011bce:	f001 feb7 	bl	8013940 <_calloc_r>
 8011bd2:	69e3      	ldr	r3, [r4, #28]
 8011bd4:	60f0      	str	r0, [r6, #12]
 8011bd6:	68db      	ldr	r3, [r3, #12]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d1e4      	bne.n	8011ba6 <_Balloc+0x2e>
 8011bdc:	2000      	movs	r0, #0
 8011bde:	bd70      	pop	{r4, r5, r6, pc}
 8011be0:	6802      	ldr	r2, [r0, #0]
 8011be2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011be6:	2300      	movs	r3, #0
 8011be8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011bec:	e7f7      	b.n	8011bde <_Balloc+0x66>
 8011bee:	bf00      	nop
 8011bf0:	080144f2 	.word	0x080144f2
 8011bf4:	08014572 	.word	0x08014572

08011bf8 <_Bfree>:
 8011bf8:	b570      	push	{r4, r5, r6, lr}
 8011bfa:	69c6      	ldr	r6, [r0, #28]
 8011bfc:	4605      	mov	r5, r0
 8011bfe:	460c      	mov	r4, r1
 8011c00:	b976      	cbnz	r6, 8011c20 <_Bfree+0x28>
 8011c02:	2010      	movs	r0, #16
 8011c04:	f7fd ff14 	bl	800fa30 <malloc>
 8011c08:	4602      	mov	r2, r0
 8011c0a:	61e8      	str	r0, [r5, #28]
 8011c0c:	b920      	cbnz	r0, 8011c18 <_Bfree+0x20>
 8011c0e:	4b09      	ldr	r3, [pc, #36]	@ (8011c34 <_Bfree+0x3c>)
 8011c10:	4809      	ldr	r0, [pc, #36]	@ (8011c38 <_Bfree+0x40>)
 8011c12:	218f      	movs	r1, #143	@ 0x8f
 8011c14:	f7fd feee 	bl	800f9f4 <__assert_func>
 8011c18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011c1c:	6006      	str	r6, [r0, #0]
 8011c1e:	60c6      	str	r6, [r0, #12]
 8011c20:	b13c      	cbz	r4, 8011c32 <_Bfree+0x3a>
 8011c22:	69eb      	ldr	r3, [r5, #28]
 8011c24:	6862      	ldr	r2, [r4, #4]
 8011c26:	68db      	ldr	r3, [r3, #12]
 8011c28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011c2c:	6021      	str	r1, [r4, #0]
 8011c2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011c32:	bd70      	pop	{r4, r5, r6, pc}
 8011c34:	080144f2 	.word	0x080144f2
 8011c38:	08014572 	.word	0x08014572

08011c3c <__multadd>:
 8011c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c40:	690d      	ldr	r5, [r1, #16]
 8011c42:	4607      	mov	r7, r0
 8011c44:	460c      	mov	r4, r1
 8011c46:	461e      	mov	r6, r3
 8011c48:	f101 0c14 	add.w	ip, r1, #20
 8011c4c:	2000      	movs	r0, #0
 8011c4e:	f8dc 3000 	ldr.w	r3, [ip]
 8011c52:	b299      	uxth	r1, r3
 8011c54:	fb02 6101 	mla	r1, r2, r1, r6
 8011c58:	0c1e      	lsrs	r6, r3, #16
 8011c5a:	0c0b      	lsrs	r3, r1, #16
 8011c5c:	fb02 3306 	mla	r3, r2, r6, r3
 8011c60:	b289      	uxth	r1, r1
 8011c62:	3001      	adds	r0, #1
 8011c64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011c68:	4285      	cmp	r5, r0
 8011c6a:	f84c 1b04 	str.w	r1, [ip], #4
 8011c6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011c72:	dcec      	bgt.n	8011c4e <__multadd+0x12>
 8011c74:	b30e      	cbz	r6, 8011cba <__multadd+0x7e>
 8011c76:	68a3      	ldr	r3, [r4, #8]
 8011c78:	42ab      	cmp	r3, r5
 8011c7a:	dc19      	bgt.n	8011cb0 <__multadd+0x74>
 8011c7c:	6861      	ldr	r1, [r4, #4]
 8011c7e:	4638      	mov	r0, r7
 8011c80:	3101      	adds	r1, #1
 8011c82:	f7ff ff79 	bl	8011b78 <_Balloc>
 8011c86:	4680      	mov	r8, r0
 8011c88:	b928      	cbnz	r0, 8011c96 <__multadd+0x5a>
 8011c8a:	4602      	mov	r2, r0
 8011c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8011cc0 <__multadd+0x84>)
 8011c8e:	480d      	ldr	r0, [pc, #52]	@ (8011cc4 <__multadd+0x88>)
 8011c90:	21ba      	movs	r1, #186	@ 0xba
 8011c92:	f7fd feaf 	bl	800f9f4 <__assert_func>
 8011c96:	6922      	ldr	r2, [r4, #16]
 8011c98:	3202      	adds	r2, #2
 8011c9a:	f104 010c 	add.w	r1, r4, #12
 8011c9e:	0092      	lsls	r2, r2, #2
 8011ca0:	300c      	adds	r0, #12
 8011ca2:	f7ff f92a 	bl	8010efa <memcpy>
 8011ca6:	4621      	mov	r1, r4
 8011ca8:	4638      	mov	r0, r7
 8011caa:	f7ff ffa5 	bl	8011bf8 <_Bfree>
 8011cae:	4644      	mov	r4, r8
 8011cb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011cb4:	3501      	adds	r5, #1
 8011cb6:	615e      	str	r6, [r3, #20]
 8011cb8:	6125      	str	r5, [r4, #16]
 8011cba:	4620      	mov	r0, r4
 8011cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cc0:	08014561 	.word	0x08014561
 8011cc4:	08014572 	.word	0x08014572

08011cc8 <__s2b>:
 8011cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ccc:	460c      	mov	r4, r1
 8011cce:	4615      	mov	r5, r2
 8011cd0:	461f      	mov	r7, r3
 8011cd2:	2209      	movs	r2, #9
 8011cd4:	3308      	adds	r3, #8
 8011cd6:	4606      	mov	r6, r0
 8011cd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8011cdc:	2100      	movs	r1, #0
 8011cde:	2201      	movs	r2, #1
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	db09      	blt.n	8011cf8 <__s2b+0x30>
 8011ce4:	4630      	mov	r0, r6
 8011ce6:	f7ff ff47 	bl	8011b78 <_Balloc>
 8011cea:	b940      	cbnz	r0, 8011cfe <__s2b+0x36>
 8011cec:	4602      	mov	r2, r0
 8011cee:	4b19      	ldr	r3, [pc, #100]	@ (8011d54 <__s2b+0x8c>)
 8011cf0:	4819      	ldr	r0, [pc, #100]	@ (8011d58 <__s2b+0x90>)
 8011cf2:	21d3      	movs	r1, #211	@ 0xd3
 8011cf4:	f7fd fe7e 	bl	800f9f4 <__assert_func>
 8011cf8:	0052      	lsls	r2, r2, #1
 8011cfa:	3101      	adds	r1, #1
 8011cfc:	e7f0      	b.n	8011ce0 <__s2b+0x18>
 8011cfe:	9b08      	ldr	r3, [sp, #32]
 8011d00:	6143      	str	r3, [r0, #20]
 8011d02:	2d09      	cmp	r5, #9
 8011d04:	f04f 0301 	mov.w	r3, #1
 8011d08:	6103      	str	r3, [r0, #16]
 8011d0a:	dd16      	ble.n	8011d3a <__s2b+0x72>
 8011d0c:	f104 0909 	add.w	r9, r4, #9
 8011d10:	46c8      	mov	r8, r9
 8011d12:	442c      	add	r4, r5
 8011d14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011d18:	4601      	mov	r1, r0
 8011d1a:	3b30      	subs	r3, #48	@ 0x30
 8011d1c:	220a      	movs	r2, #10
 8011d1e:	4630      	mov	r0, r6
 8011d20:	f7ff ff8c 	bl	8011c3c <__multadd>
 8011d24:	45a0      	cmp	r8, r4
 8011d26:	d1f5      	bne.n	8011d14 <__s2b+0x4c>
 8011d28:	f1a5 0408 	sub.w	r4, r5, #8
 8011d2c:	444c      	add	r4, r9
 8011d2e:	1b2d      	subs	r5, r5, r4
 8011d30:	1963      	adds	r3, r4, r5
 8011d32:	42bb      	cmp	r3, r7
 8011d34:	db04      	blt.n	8011d40 <__s2b+0x78>
 8011d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d3a:	340a      	adds	r4, #10
 8011d3c:	2509      	movs	r5, #9
 8011d3e:	e7f6      	b.n	8011d2e <__s2b+0x66>
 8011d40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011d44:	4601      	mov	r1, r0
 8011d46:	3b30      	subs	r3, #48	@ 0x30
 8011d48:	220a      	movs	r2, #10
 8011d4a:	4630      	mov	r0, r6
 8011d4c:	f7ff ff76 	bl	8011c3c <__multadd>
 8011d50:	e7ee      	b.n	8011d30 <__s2b+0x68>
 8011d52:	bf00      	nop
 8011d54:	08014561 	.word	0x08014561
 8011d58:	08014572 	.word	0x08014572

08011d5c <__hi0bits>:
 8011d5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011d60:	4603      	mov	r3, r0
 8011d62:	bf36      	itet	cc
 8011d64:	0403      	lslcc	r3, r0, #16
 8011d66:	2000      	movcs	r0, #0
 8011d68:	2010      	movcc	r0, #16
 8011d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011d6e:	bf3c      	itt	cc
 8011d70:	021b      	lslcc	r3, r3, #8
 8011d72:	3008      	addcc	r0, #8
 8011d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011d78:	bf3c      	itt	cc
 8011d7a:	011b      	lslcc	r3, r3, #4
 8011d7c:	3004      	addcc	r0, #4
 8011d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011d82:	bf3c      	itt	cc
 8011d84:	009b      	lslcc	r3, r3, #2
 8011d86:	3002      	addcc	r0, #2
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	db05      	blt.n	8011d98 <__hi0bits+0x3c>
 8011d8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011d90:	f100 0001 	add.w	r0, r0, #1
 8011d94:	bf08      	it	eq
 8011d96:	2020      	moveq	r0, #32
 8011d98:	4770      	bx	lr

08011d9a <__lo0bits>:
 8011d9a:	6803      	ldr	r3, [r0, #0]
 8011d9c:	4602      	mov	r2, r0
 8011d9e:	f013 0007 	ands.w	r0, r3, #7
 8011da2:	d00b      	beq.n	8011dbc <__lo0bits+0x22>
 8011da4:	07d9      	lsls	r1, r3, #31
 8011da6:	d421      	bmi.n	8011dec <__lo0bits+0x52>
 8011da8:	0798      	lsls	r0, r3, #30
 8011daa:	bf49      	itett	mi
 8011dac:	085b      	lsrmi	r3, r3, #1
 8011dae:	089b      	lsrpl	r3, r3, #2
 8011db0:	2001      	movmi	r0, #1
 8011db2:	6013      	strmi	r3, [r2, #0]
 8011db4:	bf5c      	itt	pl
 8011db6:	6013      	strpl	r3, [r2, #0]
 8011db8:	2002      	movpl	r0, #2
 8011dba:	4770      	bx	lr
 8011dbc:	b299      	uxth	r1, r3
 8011dbe:	b909      	cbnz	r1, 8011dc4 <__lo0bits+0x2a>
 8011dc0:	0c1b      	lsrs	r3, r3, #16
 8011dc2:	2010      	movs	r0, #16
 8011dc4:	b2d9      	uxtb	r1, r3
 8011dc6:	b909      	cbnz	r1, 8011dcc <__lo0bits+0x32>
 8011dc8:	3008      	adds	r0, #8
 8011dca:	0a1b      	lsrs	r3, r3, #8
 8011dcc:	0719      	lsls	r1, r3, #28
 8011dce:	bf04      	itt	eq
 8011dd0:	091b      	lsreq	r3, r3, #4
 8011dd2:	3004      	addeq	r0, #4
 8011dd4:	0799      	lsls	r1, r3, #30
 8011dd6:	bf04      	itt	eq
 8011dd8:	089b      	lsreq	r3, r3, #2
 8011dda:	3002      	addeq	r0, #2
 8011ddc:	07d9      	lsls	r1, r3, #31
 8011dde:	d403      	bmi.n	8011de8 <__lo0bits+0x4e>
 8011de0:	085b      	lsrs	r3, r3, #1
 8011de2:	f100 0001 	add.w	r0, r0, #1
 8011de6:	d003      	beq.n	8011df0 <__lo0bits+0x56>
 8011de8:	6013      	str	r3, [r2, #0]
 8011dea:	4770      	bx	lr
 8011dec:	2000      	movs	r0, #0
 8011dee:	4770      	bx	lr
 8011df0:	2020      	movs	r0, #32
 8011df2:	4770      	bx	lr

08011df4 <__i2b>:
 8011df4:	b510      	push	{r4, lr}
 8011df6:	460c      	mov	r4, r1
 8011df8:	2101      	movs	r1, #1
 8011dfa:	f7ff febd 	bl	8011b78 <_Balloc>
 8011dfe:	4602      	mov	r2, r0
 8011e00:	b928      	cbnz	r0, 8011e0e <__i2b+0x1a>
 8011e02:	4b05      	ldr	r3, [pc, #20]	@ (8011e18 <__i2b+0x24>)
 8011e04:	4805      	ldr	r0, [pc, #20]	@ (8011e1c <__i2b+0x28>)
 8011e06:	f240 1145 	movw	r1, #325	@ 0x145
 8011e0a:	f7fd fdf3 	bl	800f9f4 <__assert_func>
 8011e0e:	2301      	movs	r3, #1
 8011e10:	6144      	str	r4, [r0, #20]
 8011e12:	6103      	str	r3, [r0, #16]
 8011e14:	bd10      	pop	{r4, pc}
 8011e16:	bf00      	nop
 8011e18:	08014561 	.word	0x08014561
 8011e1c:	08014572 	.word	0x08014572

08011e20 <__multiply>:
 8011e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e24:	4614      	mov	r4, r2
 8011e26:	690a      	ldr	r2, [r1, #16]
 8011e28:	6923      	ldr	r3, [r4, #16]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	bfa8      	it	ge
 8011e2e:	4623      	movge	r3, r4
 8011e30:	460f      	mov	r7, r1
 8011e32:	bfa4      	itt	ge
 8011e34:	460c      	movge	r4, r1
 8011e36:	461f      	movge	r7, r3
 8011e38:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011e3c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011e40:	68a3      	ldr	r3, [r4, #8]
 8011e42:	6861      	ldr	r1, [r4, #4]
 8011e44:	eb0a 0609 	add.w	r6, sl, r9
 8011e48:	42b3      	cmp	r3, r6
 8011e4a:	b085      	sub	sp, #20
 8011e4c:	bfb8      	it	lt
 8011e4e:	3101      	addlt	r1, #1
 8011e50:	f7ff fe92 	bl	8011b78 <_Balloc>
 8011e54:	b930      	cbnz	r0, 8011e64 <__multiply+0x44>
 8011e56:	4602      	mov	r2, r0
 8011e58:	4b44      	ldr	r3, [pc, #272]	@ (8011f6c <__multiply+0x14c>)
 8011e5a:	4845      	ldr	r0, [pc, #276]	@ (8011f70 <__multiply+0x150>)
 8011e5c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011e60:	f7fd fdc8 	bl	800f9f4 <__assert_func>
 8011e64:	f100 0514 	add.w	r5, r0, #20
 8011e68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011e6c:	462b      	mov	r3, r5
 8011e6e:	2200      	movs	r2, #0
 8011e70:	4543      	cmp	r3, r8
 8011e72:	d321      	bcc.n	8011eb8 <__multiply+0x98>
 8011e74:	f107 0114 	add.w	r1, r7, #20
 8011e78:	f104 0214 	add.w	r2, r4, #20
 8011e7c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011e80:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011e84:	9302      	str	r3, [sp, #8]
 8011e86:	1b13      	subs	r3, r2, r4
 8011e88:	3b15      	subs	r3, #21
 8011e8a:	f023 0303 	bic.w	r3, r3, #3
 8011e8e:	3304      	adds	r3, #4
 8011e90:	f104 0715 	add.w	r7, r4, #21
 8011e94:	42ba      	cmp	r2, r7
 8011e96:	bf38      	it	cc
 8011e98:	2304      	movcc	r3, #4
 8011e9a:	9301      	str	r3, [sp, #4]
 8011e9c:	9b02      	ldr	r3, [sp, #8]
 8011e9e:	9103      	str	r1, [sp, #12]
 8011ea0:	428b      	cmp	r3, r1
 8011ea2:	d80c      	bhi.n	8011ebe <__multiply+0x9e>
 8011ea4:	2e00      	cmp	r6, #0
 8011ea6:	dd03      	ble.n	8011eb0 <__multiply+0x90>
 8011ea8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d05b      	beq.n	8011f68 <__multiply+0x148>
 8011eb0:	6106      	str	r6, [r0, #16]
 8011eb2:	b005      	add	sp, #20
 8011eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011eb8:	f843 2b04 	str.w	r2, [r3], #4
 8011ebc:	e7d8      	b.n	8011e70 <__multiply+0x50>
 8011ebe:	f8b1 a000 	ldrh.w	sl, [r1]
 8011ec2:	f1ba 0f00 	cmp.w	sl, #0
 8011ec6:	d024      	beq.n	8011f12 <__multiply+0xf2>
 8011ec8:	f104 0e14 	add.w	lr, r4, #20
 8011ecc:	46a9      	mov	r9, r5
 8011ece:	f04f 0c00 	mov.w	ip, #0
 8011ed2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011ed6:	f8d9 3000 	ldr.w	r3, [r9]
 8011eda:	fa1f fb87 	uxth.w	fp, r7
 8011ede:	b29b      	uxth	r3, r3
 8011ee0:	fb0a 330b 	mla	r3, sl, fp, r3
 8011ee4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011ee8:	f8d9 7000 	ldr.w	r7, [r9]
 8011eec:	4463      	add	r3, ip
 8011eee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011ef2:	fb0a c70b 	mla	r7, sl, fp, ip
 8011ef6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011efa:	b29b      	uxth	r3, r3
 8011efc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011f00:	4572      	cmp	r2, lr
 8011f02:	f849 3b04 	str.w	r3, [r9], #4
 8011f06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011f0a:	d8e2      	bhi.n	8011ed2 <__multiply+0xb2>
 8011f0c:	9b01      	ldr	r3, [sp, #4]
 8011f0e:	f845 c003 	str.w	ip, [r5, r3]
 8011f12:	9b03      	ldr	r3, [sp, #12]
 8011f14:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011f18:	3104      	adds	r1, #4
 8011f1a:	f1b9 0f00 	cmp.w	r9, #0
 8011f1e:	d021      	beq.n	8011f64 <__multiply+0x144>
 8011f20:	682b      	ldr	r3, [r5, #0]
 8011f22:	f104 0c14 	add.w	ip, r4, #20
 8011f26:	46ae      	mov	lr, r5
 8011f28:	f04f 0a00 	mov.w	sl, #0
 8011f2c:	f8bc b000 	ldrh.w	fp, [ip]
 8011f30:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011f34:	fb09 770b 	mla	r7, r9, fp, r7
 8011f38:	4457      	add	r7, sl
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011f40:	f84e 3b04 	str.w	r3, [lr], #4
 8011f44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011f48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f4c:	f8be 3000 	ldrh.w	r3, [lr]
 8011f50:	fb09 330a 	mla	r3, r9, sl, r3
 8011f54:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011f58:	4562      	cmp	r2, ip
 8011f5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f5e:	d8e5      	bhi.n	8011f2c <__multiply+0x10c>
 8011f60:	9f01      	ldr	r7, [sp, #4]
 8011f62:	51eb      	str	r3, [r5, r7]
 8011f64:	3504      	adds	r5, #4
 8011f66:	e799      	b.n	8011e9c <__multiply+0x7c>
 8011f68:	3e01      	subs	r6, #1
 8011f6a:	e79b      	b.n	8011ea4 <__multiply+0x84>
 8011f6c:	08014561 	.word	0x08014561
 8011f70:	08014572 	.word	0x08014572

08011f74 <__pow5mult>:
 8011f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f78:	4615      	mov	r5, r2
 8011f7a:	f012 0203 	ands.w	r2, r2, #3
 8011f7e:	4607      	mov	r7, r0
 8011f80:	460e      	mov	r6, r1
 8011f82:	d007      	beq.n	8011f94 <__pow5mult+0x20>
 8011f84:	4c25      	ldr	r4, [pc, #148]	@ (801201c <__pow5mult+0xa8>)
 8011f86:	3a01      	subs	r2, #1
 8011f88:	2300      	movs	r3, #0
 8011f8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011f8e:	f7ff fe55 	bl	8011c3c <__multadd>
 8011f92:	4606      	mov	r6, r0
 8011f94:	10ad      	asrs	r5, r5, #2
 8011f96:	d03d      	beq.n	8012014 <__pow5mult+0xa0>
 8011f98:	69fc      	ldr	r4, [r7, #28]
 8011f9a:	b97c      	cbnz	r4, 8011fbc <__pow5mult+0x48>
 8011f9c:	2010      	movs	r0, #16
 8011f9e:	f7fd fd47 	bl	800fa30 <malloc>
 8011fa2:	4602      	mov	r2, r0
 8011fa4:	61f8      	str	r0, [r7, #28]
 8011fa6:	b928      	cbnz	r0, 8011fb4 <__pow5mult+0x40>
 8011fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8012020 <__pow5mult+0xac>)
 8011faa:	481e      	ldr	r0, [pc, #120]	@ (8012024 <__pow5mult+0xb0>)
 8011fac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011fb0:	f7fd fd20 	bl	800f9f4 <__assert_func>
 8011fb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011fb8:	6004      	str	r4, [r0, #0]
 8011fba:	60c4      	str	r4, [r0, #12]
 8011fbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011fc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011fc4:	b94c      	cbnz	r4, 8011fda <__pow5mult+0x66>
 8011fc6:	f240 2171 	movw	r1, #625	@ 0x271
 8011fca:	4638      	mov	r0, r7
 8011fcc:	f7ff ff12 	bl	8011df4 <__i2b>
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8011fd6:	4604      	mov	r4, r0
 8011fd8:	6003      	str	r3, [r0, #0]
 8011fda:	f04f 0900 	mov.w	r9, #0
 8011fde:	07eb      	lsls	r3, r5, #31
 8011fe0:	d50a      	bpl.n	8011ff8 <__pow5mult+0x84>
 8011fe2:	4631      	mov	r1, r6
 8011fe4:	4622      	mov	r2, r4
 8011fe6:	4638      	mov	r0, r7
 8011fe8:	f7ff ff1a 	bl	8011e20 <__multiply>
 8011fec:	4631      	mov	r1, r6
 8011fee:	4680      	mov	r8, r0
 8011ff0:	4638      	mov	r0, r7
 8011ff2:	f7ff fe01 	bl	8011bf8 <_Bfree>
 8011ff6:	4646      	mov	r6, r8
 8011ff8:	106d      	asrs	r5, r5, #1
 8011ffa:	d00b      	beq.n	8012014 <__pow5mult+0xa0>
 8011ffc:	6820      	ldr	r0, [r4, #0]
 8011ffe:	b938      	cbnz	r0, 8012010 <__pow5mult+0x9c>
 8012000:	4622      	mov	r2, r4
 8012002:	4621      	mov	r1, r4
 8012004:	4638      	mov	r0, r7
 8012006:	f7ff ff0b 	bl	8011e20 <__multiply>
 801200a:	6020      	str	r0, [r4, #0]
 801200c:	f8c0 9000 	str.w	r9, [r0]
 8012010:	4604      	mov	r4, r0
 8012012:	e7e4      	b.n	8011fde <__pow5mult+0x6a>
 8012014:	4630      	mov	r0, r6
 8012016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801201a:	bf00      	nop
 801201c:	080145cc 	.word	0x080145cc
 8012020:	080144f2 	.word	0x080144f2
 8012024:	08014572 	.word	0x08014572

08012028 <__lshift>:
 8012028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801202c:	460c      	mov	r4, r1
 801202e:	6849      	ldr	r1, [r1, #4]
 8012030:	6923      	ldr	r3, [r4, #16]
 8012032:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012036:	68a3      	ldr	r3, [r4, #8]
 8012038:	4607      	mov	r7, r0
 801203a:	4691      	mov	r9, r2
 801203c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012040:	f108 0601 	add.w	r6, r8, #1
 8012044:	42b3      	cmp	r3, r6
 8012046:	db0b      	blt.n	8012060 <__lshift+0x38>
 8012048:	4638      	mov	r0, r7
 801204a:	f7ff fd95 	bl	8011b78 <_Balloc>
 801204e:	4605      	mov	r5, r0
 8012050:	b948      	cbnz	r0, 8012066 <__lshift+0x3e>
 8012052:	4602      	mov	r2, r0
 8012054:	4b28      	ldr	r3, [pc, #160]	@ (80120f8 <__lshift+0xd0>)
 8012056:	4829      	ldr	r0, [pc, #164]	@ (80120fc <__lshift+0xd4>)
 8012058:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801205c:	f7fd fcca 	bl	800f9f4 <__assert_func>
 8012060:	3101      	adds	r1, #1
 8012062:	005b      	lsls	r3, r3, #1
 8012064:	e7ee      	b.n	8012044 <__lshift+0x1c>
 8012066:	2300      	movs	r3, #0
 8012068:	f100 0114 	add.w	r1, r0, #20
 801206c:	f100 0210 	add.w	r2, r0, #16
 8012070:	4618      	mov	r0, r3
 8012072:	4553      	cmp	r3, sl
 8012074:	db33      	blt.n	80120de <__lshift+0xb6>
 8012076:	6920      	ldr	r0, [r4, #16]
 8012078:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801207c:	f104 0314 	add.w	r3, r4, #20
 8012080:	f019 091f 	ands.w	r9, r9, #31
 8012084:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012088:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801208c:	d02b      	beq.n	80120e6 <__lshift+0xbe>
 801208e:	f1c9 0e20 	rsb	lr, r9, #32
 8012092:	468a      	mov	sl, r1
 8012094:	2200      	movs	r2, #0
 8012096:	6818      	ldr	r0, [r3, #0]
 8012098:	fa00 f009 	lsl.w	r0, r0, r9
 801209c:	4310      	orrs	r0, r2
 801209e:	f84a 0b04 	str.w	r0, [sl], #4
 80120a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80120a6:	459c      	cmp	ip, r3
 80120a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80120ac:	d8f3      	bhi.n	8012096 <__lshift+0x6e>
 80120ae:	ebac 0304 	sub.w	r3, ip, r4
 80120b2:	3b15      	subs	r3, #21
 80120b4:	f023 0303 	bic.w	r3, r3, #3
 80120b8:	3304      	adds	r3, #4
 80120ba:	f104 0015 	add.w	r0, r4, #21
 80120be:	4584      	cmp	ip, r0
 80120c0:	bf38      	it	cc
 80120c2:	2304      	movcc	r3, #4
 80120c4:	50ca      	str	r2, [r1, r3]
 80120c6:	b10a      	cbz	r2, 80120cc <__lshift+0xa4>
 80120c8:	f108 0602 	add.w	r6, r8, #2
 80120cc:	3e01      	subs	r6, #1
 80120ce:	4638      	mov	r0, r7
 80120d0:	612e      	str	r6, [r5, #16]
 80120d2:	4621      	mov	r1, r4
 80120d4:	f7ff fd90 	bl	8011bf8 <_Bfree>
 80120d8:	4628      	mov	r0, r5
 80120da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120de:	f842 0f04 	str.w	r0, [r2, #4]!
 80120e2:	3301      	adds	r3, #1
 80120e4:	e7c5      	b.n	8012072 <__lshift+0x4a>
 80120e6:	3904      	subs	r1, #4
 80120e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80120ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80120f0:	459c      	cmp	ip, r3
 80120f2:	d8f9      	bhi.n	80120e8 <__lshift+0xc0>
 80120f4:	e7ea      	b.n	80120cc <__lshift+0xa4>
 80120f6:	bf00      	nop
 80120f8:	08014561 	.word	0x08014561
 80120fc:	08014572 	.word	0x08014572

08012100 <__mcmp>:
 8012100:	690a      	ldr	r2, [r1, #16]
 8012102:	4603      	mov	r3, r0
 8012104:	6900      	ldr	r0, [r0, #16]
 8012106:	1a80      	subs	r0, r0, r2
 8012108:	b530      	push	{r4, r5, lr}
 801210a:	d10e      	bne.n	801212a <__mcmp+0x2a>
 801210c:	3314      	adds	r3, #20
 801210e:	3114      	adds	r1, #20
 8012110:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012114:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012118:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801211c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012120:	4295      	cmp	r5, r2
 8012122:	d003      	beq.n	801212c <__mcmp+0x2c>
 8012124:	d205      	bcs.n	8012132 <__mcmp+0x32>
 8012126:	f04f 30ff 	mov.w	r0, #4294967295
 801212a:	bd30      	pop	{r4, r5, pc}
 801212c:	42a3      	cmp	r3, r4
 801212e:	d3f3      	bcc.n	8012118 <__mcmp+0x18>
 8012130:	e7fb      	b.n	801212a <__mcmp+0x2a>
 8012132:	2001      	movs	r0, #1
 8012134:	e7f9      	b.n	801212a <__mcmp+0x2a>
	...

08012138 <__mdiff>:
 8012138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801213c:	4689      	mov	r9, r1
 801213e:	4606      	mov	r6, r0
 8012140:	4611      	mov	r1, r2
 8012142:	4648      	mov	r0, r9
 8012144:	4614      	mov	r4, r2
 8012146:	f7ff ffdb 	bl	8012100 <__mcmp>
 801214a:	1e05      	subs	r5, r0, #0
 801214c:	d112      	bne.n	8012174 <__mdiff+0x3c>
 801214e:	4629      	mov	r1, r5
 8012150:	4630      	mov	r0, r6
 8012152:	f7ff fd11 	bl	8011b78 <_Balloc>
 8012156:	4602      	mov	r2, r0
 8012158:	b928      	cbnz	r0, 8012166 <__mdiff+0x2e>
 801215a:	4b3f      	ldr	r3, [pc, #252]	@ (8012258 <__mdiff+0x120>)
 801215c:	f240 2137 	movw	r1, #567	@ 0x237
 8012160:	483e      	ldr	r0, [pc, #248]	@ (801225c <__mdiff+0x124>)
 8012162:	f7fd fc47 	bl	800f9f4 <__assert_func>
 8012166:	2301      	movs	r3, #1
 8012168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801216c:	4610      	mov	r0, r2
 801216e:	b003      	add	sp, #12
 8012170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012174:	bfbc      	itt	lt
 8012176:	464b      	movlt	r3, r9
 8012178:	46a1      	movlt	r9, r4
 801217a:	4630      	mov	r0, r6
 801217c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012180:	bfba      	itte	lt
 8012182:	461c      	movlt	r4, r3
 8012184:	2501      	movlt	r5, #1
 8012186:	2500      	movge	r5, #0
 8012188:	f7ff fcf6 	bl	8011b78 <_Balloc>
 801218c:	4602      	mov	r2, r0
 801218e:	b918      	cbnz	r0, 8012198 <__mdiff+0x60>
 8012190:	4b31      	ldr	r3, [pc, #196]	@ (8012258 <__mdiff+0x120>)
 8012192:	f240 2145 	movw	r1, #581	@ 0x245
 8012196:	e7e3      	b.n	8012160 <__mdiff+0x28>
 8012198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801219c:	6926      	ldr	r6, [r4, #16]
 801219e:	60c5      	str	r5, [r0, #12]
 80121a0:	f109 0310 	add.w	r3, r9, #16
 80121a4:	f109 0514 	add.w	r5, r9, #20
 80121a8:	f104 0e14 	add.w	lr, r4, #20
 80121ac:	f100 0b14 	add.w	fp, r0, #20
 80121b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80121b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80121b8:	9301      	str	r3, [sp, #4]
 80121ba:	46d9      	mov	r9, fp
 80121bc:	f04f 0c00 	mov.w	ip, #0
 80121c0:	9b01      	ldr	r3, [sp, #4]
 80121c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80121c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80121ca:	9301      	str	r3, [sp, #4]
 80121cc:	fa1f f38a 	uxth.w	r3, sl
 80121d0:	4619      	mov	r1, r3
 80121d2:	b283      	uxth	r3, r0
 80121d4:	1acb      	subs	r3, r1, r3
 80121d6:	0c00      	lsrs	r0, r0, #16
 80121d8:	4463      	add	r3, ip
 80121da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80121de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80121e2:	b29b      	uxth	r3, r3
 80121e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80121e8:	4576      	cmp	r6, lr
 80121ea:	f849 3b04 	str.w	r3, [r9], #4
 80121ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80121f2:	d8e5      	bhi.n	80121c0 <__mdiff+0x88>
 80121f4:	1b33      	subs	r3, r6, r4
 80121f6:	3b15      	subs	r3, #21
 80121f8:	f023 0303 	bic.w	r3, r3, #3
 80121fc:	3415      	adds	r4, #21
 80121fe:	3304      	adds	r3, #4
 8012200:	42a6      	cmp	r6, r4
 8012202:	bf38      	it	cc
 8012204:	2304      	movcc	r3, #4
 8012206:	441d      	add	r5, r3
 8012208:	445b      	add	r3, fp
 801220a:	461e      	mov	r6, r3
 801220c:	462c      	mov	r4, r5
 801220e:	4544      	cmp	r4, r8
 8012210:	d30e      	bcc.n	8012230 <__mdiff+0xf8>
 8012212:	f108 0103 	add.w	r1, r8, #3
 8012216:	1b49      	subs	r1, r1, r5
 8012218:	f021 0103 	bic.w	r1, r1, #3
 801221c:	3d03      	subs	r5, #3
 801221e:	45a8      	cmp	r8, r5
 8012220:	bf38      	it	cc
 8012222:	2100      	movcc	r1, #0
 8012224:	440b      	add	r3, r1
 8012226:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801222a:	b191      	cbz	r1, 8012252 <__mdiff+0x11a>
 801222c:	6117      	str	r7, [r2, #16]
 801222e:	e79d      	b.n	801216c <__mdiff+0x34>
 8012230:	f854 1b04 	ldr.w	r1, [r4], #4
 8012234:	46e6      	mov	lr, ip
 8012236:	0c08      	lsrs	r0, r1, #16
 8012238:	fa1c fc81 	uxtah	ip, ip, r1
 801223c:	4471      	add	r1, lr
 801223e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012242:	b289      	uxth	r1, r1
 8012244:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012248:	f846 1b04 	str.w	r1, [r6], #4
 801224c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012250:	e7dd      	b.n	801220e <__mdiff+0xd6>
 8012252:	3f01      	subs	r7, #1
 8012254:	e7e7      	b.n	8012226 <__mdiff+0xee>
 8012256:	bf00      	nop
 8012258:	08014561 	.word	0x08014561
 801225c:	08014572 	.word	0x08014572

08012260 <__ulp>:
 8012260:	b082      	sub	sp, #8
 8012262:	ed8d 0b00 	vstr	d0, [sp]
 8012266:	9a01      	ldr	r2, [sp, #4]
 8012268:	4b0f      	ldr	r3, [pc, #60]	@ (80122a8 <__ulp+0x48>)
 801226a:	4013      	ands	r3, r2
 801226c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012270:	2b00      	cmp	r3, #0
 8012272:	dc08      	bgt.n	8012286 <__ulp+0x26>
 8012274:	425b      	negs	r3, r3
 8012276:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801227a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801227e:	da04      	bge.n	801228a <__ulp+0x2a>
 8012280:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012284:	4113      	asrs	r3, r2
 8012286:	2200      	movs	r2, #0
 8012288:	e008      	b.n	801229c <__ulp+0x3c>
 801228a:	f1a2 0314 	sub.w	r3, r2, #20
 801228e:	2b1e      	cmp	r3, #30
 8012290:	bfda      	itte	le
 8012292:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012296:	40da      	lsrle	r2, r3
 8012298:	2201      	movgt	r2, #1
 801229a:	2300      	movs	r3, #0
 801229c:	4619      	mov	r1, r3
 801229e:	4610      	mov	r0, r2
 80122a0:	ec41 0b10 	vmov	d0, r0, r1
 80122a4:	b002      	add	sp, #8
 80122a6:	4770      	bx	lr
 80122a8:	7ff00000 	.word	0x7ff00000

080122ac <__b2d>:
 80122ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122b0:	6906      	ldr	r6, [r0, #16]
 80122b2:	f100 0814 	add.w	r8, r0, #20
 80122b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80122ba:	1f37      	subs	r7, r6, #4
 80122bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80122c0:	4610      	mov	r0, r2
 80122c2:	f7ff fd4b 	bl	8011d5c <__hi0bits>
 80122c6:	f1c0 0320 	rsb	r3, r0, #32
 80122ca:	280a      	cmp	r0, #10
 80122cc:	600b      	str	r3, [r1, #0]
 80122ce:	491b      	ldr	r1, [pc, #108]	@ (801233c <__b2d+0x90>)
 80122d0:	dc15      	bgt.n	80122fe <__b2d+0x52>
 80122d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80122d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80122da:	45b8      	cmp	r8, r7
 80122dc:	ea43 0501 	orr.w	r5, r3, r1
 80122e0:	bf34      	ite	cc
 80122e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80122e6:	2300      	movcs	r3, #0
 80122e8:	3015      	adds	r0, #21
 80122ea:	fa02 f000 	lsl.w	r0, r2, r0
 80122ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80122f2:	4303      	orrs	r3, r0
 80122f4:	461c      	mov	r4, r3
 80122f6:	ec45 4b10 	vmov	d0, r4, r5
 80122fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122fe:	45b8      	cmp	r8, r7
 8012300:	bf3a      	itte	cc
 8012302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012306:	f1a6 0708 	subcc.w	r7, r6, #8
 801230a:	2300      	movcs	r3, #0
 801230c:	380b      	subs	r0, #11
 801230e:	d012      	beq.n	8012336 <__b2d+0x8a>
 8012310:	f1c0 0120 	rsb	r1, r0, #32
 8012314:	fa23 f401 	lsr.w	r4, r3, r1
 8012318:	4082      	lsls	r2, r0
 801231a:	4322      	orrs	r2, r4
 801231c:	4547      	cmp	r7, r8
 801231e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012322:	bf8c      	ite	hi
 8012324:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012328:	2200      	movls	r2, #0
 801232a:	4083      	lsls	r3, r0
 801232c:	40ca      	lsrs	r2, r1
 801232e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012332:	4313      	orrs	r3, r2
 8012334:	e7de      	b.n	80122f4 <__b2d+0x48>
 8012336:	ea42 0501 	orr.w	r5, r2, r1
 801233a:	e7db      	b.n	80122f4 <__b2d+0x48>
 801233c:	3ff00000 	.word	0x3ff00000

08012340 <__d2b>:
 8012340:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012344:	460f      	mov	r7, r1
 8012346:	2101      	movs	r1, #1
 8012348:	ec59 8b10 	vmov	r8, r9, d0
 801234c:	4616      	mov	r6, r2
 801234e:	f7ff fc13 	bl	8011b78 <_Balloc>
 8012352:	4604      	mov	r4, r0
 8012354:	b930      	cbnz	r0, 8012364 <__d2b+0x24>
 8012356:	4602      	mov	r2, r0
 8012358:	4b23      	ldr	r3, [pc, #140]	@ (80123e8 <__d2b+0xa8>)
 801235a:	4824      	ldr	r0, [pc, #144]	@ (80123ec <__d2b+0xac>)
 801235c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012360:	f7fd fb48 	bl	800f9f4 <__assert_func>
 8012364:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801236c:	b10d      	cbz	r5, 8012372 <__d2b+0x32>
 801236e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012372:	9301      	str	r3, [sp, #4]
 8012374:	f1b8 0300 	subs.w	r3, r8, #0
 8012378:	d023      	beq.n	80123c2 <__d2b+0x82>
 801237a:	4668      	mov	r0, sp
 801237c:	9300      	str	r3, [sp, #0]
 801237e:	f7ff fd0c 	bl	8011d9a <__lo0bits>
 8012382:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012386:	b1d0      	cbz	r0, 80123be <__d2b+0x7e>
 8012388:	f1c0 0320 	rsb	r3, r0, #32
 801238c:	fa02 f303 	lsl.w	r3, r2, r3
 8012390:	430b      	orrs	r3, r1
 8012392:	40c2      	lsrs	r2, r0
 8012394:	6163      	str	r3, [r4, #20]
 8012396:	9201      	str	r2, [sp, #4]
 8012398:	9b01      	ldr	r3, [sp, #4]
 801239a:	61a3      	str	r3, [r4, #24]
 801239c:	2b00      	cmp	r3, #0
 801239e:	bf0c      	ite	eq
 80123a0:	2201      	moveq	r2, #1
 80123a2:	2202      	movne	r2, #2
 80123a4:	6122      	str	r2, [r4, #16]
 80123a6:	b1a5      	cbz	r5, 80123d2 <__d2b+0x92>
 80123a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80123ac:	4405      	add	r5, r0
 80123ae:	603d      	str	r5, [r7, #0]
 80123b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80123b4:	6030      	str	r0, [r6, #0]
 80123b6:	4620      	mov	r0, r4
 80123b8:	b003      	add	sp, #12
 80123ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80123be:	6161      	str	r1, [r4, #20]
 80123c0:	e7ea      	b.n	8012398 <__d2b+0x58>
 80123c2:	a801      	add	r0, sp, #4
 80123c4:	f7ff fce9 	bl	8011d9a <__lo0bits>
 80123c8:	9b01      	ldr	r3, [sp, #4]
 80123ca:	6163      	str	r3, [r4, #20]
 80123cc:	3020      	adds	r0, #32
 80123ce:	2201      	movs	r2, #1
 80123d0:	e7e8      	b.n	80123a4 <__d2b+0x64>
 80123d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80123d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80123da:	6038      	str	r0, [r7, #0]
 80123dc:	6918      	ldr	r0, [r3, #16]
 80123de:	f7ff fcbd 	bl	8011d5c <__hi0bits>
 80123e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80123e6:	e7e5      	b.n	80123b4 <__d2b+0x74>
 80123e8:	08014561 	.word	0x08014561
 80123ec:	08014572 	.word	0x08014572

080123f0 <__ratio>:
 80123f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123f4:	4688      	mov	r8, r1
 80123f6:	4669      	mov	r1, sp
 80123f8:	4681      	mov	r9, r0
 80123fa:	f7ff ff57 	bl	80122ac <__b2d>
 80123fe:	a901      	add	r1, sp, #4
 8012400:	4640      	mov	r0, r8
 8012402:	ec55 4b10 	vmov	r4, r5, d0
 8012406:	f7ff ff51 	bl	80122ac <__b2d>
 801240a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801240e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8012412:	1ad2      	subs	r2, r2, r3
 8012414:	e9dd 3100 	ldrd	r3, r1, [sp]
 8012418:	1a5b      	subs	r3, r3, r1
 801241a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801241e:	ec57 6b10 	vmov	r6, r7, d0
 8012422:	2b00      	cmp	r3, #0
 8012424:	bfd6      	itet	le
 8012426:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801242a:	462a      	movgt	r2, r5
 801242c:	463a      	movle	r2, r7
 801242e:	46ab      	mov	fp, r5
 8012430:	46a2      	mov	sl, r4
 8012432:	bfce      	itee	gt
 8012434:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8012438:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801243c:	ee00 3a90 	vmovle	s1, r3
 8012440:	ec4b ab17 	vmov	d7, sl, fp
 8012444:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8012448:	b003      	add	sp, #12
 801244a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801244e <__copybits>:
 801244e:	3901      	subs	r1, #1
 8012450:	b570      	push	{r4, r5, r6, lr}
 8012452:	1149      	asrs	r1, r1, #5
 8012454:	6914      	ldr	r4, [r2, #16]
 8012456:	3101      	adds	r1, #1
 8012458:	f102 0314 	add.w	r3, r2, #20
 801245c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012460:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012464:	1f05      	subs	r5, r0, #4
 8012466:	42a3      	cmp	r3, r4
 8012468:	d30c      	bcc.n	8012484 <__copybits+0x36>
 801246a:	1aa3      	subs	r3, r4, r2
 801246c:	3b11      	subs	r3, #17
 801246e:	f023 0303 	bic.w	r3, r3, #3
 8012472:	3211      	adds	r2, #17
 8012474:	42a2      	cmp	r2, r4
 8012476:	bf88      	it	hi
 8012478:	2300      	movhi	r3, #0
 801247a:	4418      	add	r0, r3
 801247c:	2300      	movs	r3, #0
 801247e:	4288      	cmp	r0, r1
 8012480:	d305      	bcc.n	801248e <__copybits+0x40>
 8012482:	bd70      	pop	{r4, r5, r6, pc}
 8012484:	f853 6b04 	ldr.w	r6, [r3], #4
 8012488:	f845 6f04 	str.w	r6, [r5, #4]!
 801248c:	e7eb      	b.n	8012466 <__copybits+0x18>
 801248e:	f840 3b04 	str.w	r3, [r0], #4
 8012492:	e7f4      	b.n	801247e <__copybits+0x30>

08012494 <__any_on>:
 8012494:	f100 0214 	add.w	r2, r0, #20
 8012498:	6900      	ldr	r0, [r0, #16]
 801249a:	114b      	asrs	r3, r1, #5
 801249c:	4298      	cmp	r0, r3
 801249e:	b510      	push	{r4, lr}
 80124a0:	db11      	blt.n	80124c6 <__any_on+0x32>
 80124a2:	dd0a      	ble.n	80124ba <__any_on+0x26>
 80124a4:	f011 011f 	ands.w	r1, r1, #31
 80124a8:	d007      	beq.n	80124ba <__any_on+0x26>
 80124aa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80124ae:	fa24 f001 	lsr.w	r0, r4, r1
 80124b2:	fa00 f101 	lsl.w	r1, r0, r1
 80124b6:	428c      	cmp	r4, r1
 80124b8:	d10b      	bne.n	80124d2 <__any_on+0x3e>
 80124ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80124be:	4293      	cmp	r3, r2
 80124c0:	d803      	bhi.n	80124ca <__any_on+0x36>
 80124c2:	2000      	movs	r0, #0
 80124c4:	bd10      	pop	{r4, pc}
 80124c6:	4603      	mov	r3, r0
 80124c8:	e7f7      	b.n	80124ba <__any_on+0x26>
 80124ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80124ce:	2900      	cmp	r1, #0
 80124d0:	d0f5      	beq.n	80124be <__any_on+0x2a>
 80124d2:	2001      	movs	r0, #1
 80124d4:	e7f6      	b.n	80124c4 <__any_on+0x30>

080124d6 <sulp>:
 80124d6:	b570      	push	{r4, r5, r6, lr}
 80124d8:	4604      	mov	r4, r0
 80124da:	460d      	mov	r5, r1
 80124dc:	4616      	mov	r6, r2
 80124de:	ec45 4b10 	vmov	d0, r4, r5
 80124e2:	f7ff febd 	bl	8012260 <__ulp>
 80124e6:	b17e      	cbz	r6, 8012508 <sulp+0x32>
 80124e8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80124ec:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	dd09      	ble.n	8012508 <sulp+0x32>
 80124f4:	051b      	lsls	r3, r3, #20
 80124f6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80124fa:	2000      	movs	r0, #0
 80124fc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8012500:	ec41 0b17 	vmov	d7, r0, r1
 8012504:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012508:	bd70      	pop	{r4, r5, r6, pc}
 801250a:	0000      	movs	r0, r0
 801250c:	0000      	movs	r0, r0
	...

08012510 <_strtod_l>:
 8012510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012514:	ed2d 8b0a 	vpush	{d8-d12}
 8012518:	b097      	sub	sp, #92	@ 0x5c
 801251a:	4688      	mov	r8, r1
 801251c:	920e      	str	r2, [sp, #56]	@ 0x38
 801251e:	2200      	movs	r2, #0
 8012520:	9212      	str	r2, [sp, #72]	@ 0x48
 8012522:	9005      	str	r0, [sp, #20]
 8012524:	f04f 0a00 	mov.w	sl, #0
 8012528:	f04f 0b00 	mov.w	fp, #0
 801252c:	460a      	mov	r2, r1
 801252e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012530:	7811      	ldrb	r1, [r2, #0]
 8012532:	292b      	cmp	r1, #43	@ 0x2b
 8012534:	d04c      	beq.n	80125d0 <_strtod_l+0xc0>
 8012536:	d839      	bhi.n	80125ac <_strtod_l+0x9c>
 8012538:	290d      	cmp	r1, #13
 801253a:	d833      	bhi.n	80125a4 <_strtod_l+0x94>
 801253c:	2908      	cmp	r1, #8
 801253e:	d833      	bhi.n	80125a8 <_strtod_l+0x98>
 8012540:	2900      	cmp	r1, #0
 8012542:	d03c      	beq.n	80125be <_strtod_l+0xae>
 8012544:	2200      	movs	r2, #0
 8012546:	9208      	str	r2, [sp, #32]
 8012548:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801254a:	782a      	ldrb	r2, [r5, #0]
 801254c:	2a30      	cmp	r2, #48	@ 0x30
 801254e:	f040 80b5 	bne.w	80126bc <_strtod_l+0x1ac>
 8012552:	786a      	ldrb	r2, [r5, #1]
 8012554:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012558:	2a58      	cmp	r2, #88	@ 0x58
 801255a:	d170      	bne.n	801263e <_strtod_l+0x12e>
 801255c:	9302      	str	r3, [sp, #8]
 801255e:	9b08      	ldr	r3, [sp, #32]
 8012560:	9301      	str	r3, [sp, #4]
 8012562:	ab12      	add	r3, sp, #72	@ 0x48
 8012564:	9300      	str	r3, [sp, #0]
 8012566:	4a8b      	ldr	r2, [pc, #556]	@ (8012794 <_strtod_l+0x284>)
 8012568:	9805      	ldr	r0, [sp, #20]
 801256a:	ab13      	add	r3, sp, #76	@ 0x4c
 801256c:	a911      	add	r1, sp, #68	@ 0x44
 801256e:	f001 fa63 	bl	8013a38 <__gethex>
 8012572:	f010 060f 	ands.w	r6, r0, #15
 8012576:	4604      	mov	r4, r0
 8012578:	d005      	beq.n	8012586 <_strtod_l+0x76>
 801257a:	2e06      	cmp	r6, #6
 801257c:	d12a      	bne.n	80125d4 <_strtod_l+0xc4>
 801257e:	3501      	adds	r5, #1
 8012580:	2300      	movs	r3, #0
 8012582:	9511      	str	r5, [sp, #68]	@ 0x44
 8012584:	9308      	str	r3, [sp, #32]
 8012586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012588:	2b00      	cmp	r3, #0
 801258a:	f040 852f 	bne.w	8012fec <_strtod_l+0xadc>
 801258e:	9b08      	ldr	r3, [sp, #32]
 8012590:	ec4b ab10 	vmov	d0, sl, fp
 8012594:	b1cb      	cbz	r3, 80125ca <_strtod_l+0xba>
 8012596:	eeb1 0b40 	vneg.f64	d0, d0
 801259a:	b017      	add	sp, #92	@ 0x5c
 801259c:	ecbd 8b0a 	vpop	{d8-d12}
 80125a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125a4:	2920      	cmp	r1, #32
 80125a6:	d1cd      	bne.n	8012544 <_strtod_l+0x34>
 80125a8:	3201      	adds	r2, #1
 80125aa:	e7c0      	b.n	801252e <_strtod_l+0x1e>
 80125ac:	292d      	cmp	r1, #45	@ 0x2d
 80125ae:	d1c9      	bne.n	8012544 <_strtod_l+0x34>
 80125b0:	2101      	movs	r1, #1
 80125b2:	9108      	str	r1, [sp, #32]
 80125b4:	1c51      	adds	r1, r2, #1
 80125b6:	9111      	str	r1, [sp, #68]	@ 0x44
 80125b8:	7852      	ldrb	r2, [r2, #1]
 80125ba:	2a00      	cmp	r2, #0
 80125bc:	d1c4      	bne.n	8012548 <_strtod_l+0x38>
 80125be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80125c0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	f040 850f 	bne.w	8012fe8 <_strtod_l+0xad8>
 80125ca:	ec4b ab10 	vmov	d0, sl, fp
 80125ce:	e7e4      	b.n	801259a <_strtod_l+0x8a>
 80125d0:	2100      	movs	r1, #0
 80125d2:	e7ee      	b.n	80125b2 <_strtod_l+0xa2>
 80125d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80125d6:	b13a      	cbz	r2, 80125e8 <_strtod_l+0xd8>
 80125d8:	2135      	movs	r1, #53	@ 0x35
 80125da:	a814      	add	r0, sp, #80	@ 0x50
 80125dc:	f7ff ff37 	bl	801244e <__copybits>
 80125e0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80125e2:	9805      	ldr	r0, [sp, #20]
 80125e4:	f7ff fb08 	bl	8011bf8 <_Bfree>
 80125e8:	1e73      	subs	r3, r6, #1
 80125ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80125ec:	2b04      	cmp	r3, #4
 80125ee:	d806      	bhi.n	80125fe <_strtod_l+0xee>
 80125f0:	e8df f003 	tbb	[pc, r3]
 80125f4:	201d0314 	.word	0x201d0314
 80125f8:	14          	.byte	0x14
 80125f9:	00          	.byte	0x00
 80125fa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80125fe:	05e3      	lsls	r3, r4, #23
 8012600:	bf48      	it	mi
 8012602:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012606:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801260a:	0d1b      	lsrs	r3, r3, #20
 801260c:	051b      	lsls	r3, r3, #20
 801260e:	2b00      	cmp	r3, #0
 8012610:	d1b9      	bne.n	8012586 <_strtod_l+0x76>
 8012612:	f7fe fc45 	bl	8010ea0 <__errno>
 8012616:	2322      	movs	r3, #34	@ 0x22
 8012618:	6003      	str	r3, [r0, #0]
 801261a:	e7b4      	b.n	8012586 <_strtod_l+0x76>
 801261c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8012620:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012624:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012628:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801262c:	e7e7      	b.n	80125fe <_strtod_l+0xee>
 801262e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 801279c <_strtod_l+0x28c>
 8012632:	e7e4      	b.n	80125fe <_strtod_l+0xee>
 8012634:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012638:	f04f 3aff 	mov.w	sl, #4294967295
 801263c:	e7df      	b.n	80125fe <_strtod_l+0xee>
 801263e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012640:	1c5a      	adds	r2, r3, #1
 8012642:	9211      	str	r2, [sp, #68]	@ 0x44
 8012644:	785b      	ldrb	r3, [r3, #1]
 8012646:	2b30      	cmp	r3, #48	@ 0x30
 8012648:	d0f9      	beq.n	801263e <_strtod_l+0x12e>
 801264a:	2b00      	cmp	r3, #0
 801264c:	d09b      	beq.n	8012586 <_strtod_l+0x76>
 801264e:	2301      	movs	r3, #1
 8012650:	2600      	movs	r6, #0
 8012652:	9307      	str	r3, [sp, #28]
 8012654:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012656:	930a      	str	r3, [sp, #40]	@ 0x28
 8012658:	46b1      	mov	r9, r6
 801265a:	4635      	mov	r5, r6
 801265c:	220a      	movs	r2, #10
 801265e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8012660:	7804      	ldrb	r4, [r0, #0]
 8012662:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8012666:	b2d9      	uxtb	r1, r3
 8012668:	2909      	cmp	r1, #9
 801266a:	d929      	bls.n	80126c0 <_strtod_l+0x1b0>
 801266c:	494a      	ldr	r1, [pc, #296]	@ (8012798 <_strtod_l+0x288>)
 801266e:	2201      	movs	r2, #1
 8012670:	f001 f928 	bl	80138c4 <strncmp>
 8012674:	b378      	cbz	r0, 80126d6 <_strtod_l+0x1c6>
 8012676:	2000      	movs	r0, #0
 8012678:	4622      	mov	r2, r4
 801267a:	462b      	mov	r3, r5
 801267c:	4607      	mov	r7, r0
 801267e:	9006      	str	r0, [sp, #24]
 8012680:	2a65      	cmp	r2, #101	@ 0x65
 8012682:	d001      	beq.n	8012688 <_strtod_l+0x178>
 8012684:	2a45      	cmp	r2, #69	@ 0x45
 8012686:	d117      	bne.n	80126b8 <_strtod_l+0x1a8>
 8012688:	b91b      	cbnz	r3, 8012692 <_strtod_l+0x182>
 801268a:	9b07      	ldr	r3, [sp, #28]
 801268c:	4303      	orrs	r3, r0
 801268e:	d096      	beq.n	80125be <_strtod_l+0xae>
 8012690:	2300      	movs	r3, #0
 8012692:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8012696:	f108 0201 	add.w	r2, r8, #1
 801269a:	9211      	str	r2, [sp, #68]	@ 0x44
 801269c:	f898 2001 	ldrb.w	r2, [r8, #1]
 80126a0:	2a2b      	cmp	r2, #43	@ 0x2b
 80126a2:	d06b      	beq.n	801277c <_strtod_l+0x26c>
 80126a4:	2a2d      	cmp	r2, #45	@ 0x2d
 80126a6:	d071      	beq.n	801278c <_strtod_l+0x27c>
 80126a8:	f04f 0e00 	mov.w	lr, #0
 80126ac:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80126b0:	2c09      	cmp	r4, #9
 80126b2:	d979      	bls.n	80127a8 <_strtod_l+0x298>
 80126b4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80126b8:	2400      	movs	r4, #0
 80126ba:	e094      	b.n	80127e6 <_strtod_l+0x2d6>
 80126bc:	2300      	movs	r3, #0
 80126be:	e7c7      	b.n	8012650 <_strtod_l+0x140>
 80126c0:	2d08      	cmp	r5, #8
 80126c2:	f100 0001 	add.w	r0, r0, #1
 80126c6:	bfd4      	ite	le
 80126c8:	fb02 3909 	mlale	r9, r2, r9, r3
 80126cc:	fb02 3606 	mlagt	r6, r2, r6, r3
 80126d0:	3501      	adds	r5, #1
 80126d2:	9011      	str	r0, [sp, #68]	@ 0x44
 80126d4:	e7c3      	b.n	801265e <_strtod_l+0x14e>
 80126d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80126d8:	1c5a      	adds	r2, r3, #1
 80126da:	9211      	str	r2, [sp, #68]	@ 0x44
 80126dc:	785a      	ldrb	r2, [r3, #1]
 80126de:	b375      	cbz	r5, 801273e <_strtod_l+0x22e>
 80126e0:	4607      	mov	r7, r0
 80126e2:	462b      	mov	r3, r5
 80126e4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80126e8:	2909      	cmp	r1, #9
 80126ea:	d913      	bls.n	8012714 <_strtod_l+0x204>
 80126ec:	2101      	movs	r1, #1
 80126ee:	9106      	str	r1, [sp, #24]
 80126f0:	e7c6      	b.n	8012680 <_strtod_l+0x170>
 80126f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80126f4:	1c5a      	adds	r2, r3, #1
 80126f6:	9211      	str	r2, [sp, #68]	@ 0x44
 80126f8:	785a      	ldrb	r2, [r3, #1]
 80126fa:	3001      	adds	r0, #1
 80126fc:	2a30      	cmp	r2, #48	@ 0x30
 80126fe:	d0f8      	beq.n	80126f2 <_strtod_l+0x1e2>
 8012700:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012704:	2b08      	cmp	r3, #8
 8012706:	f200 8476 	bhi.w	8012ff6 <_strtod_l+0xae6>
 801270a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801270c:	930a      	str	r3, [sp, #40]	@ 0x28
 801270e:	4607      	mov	r7, r0
 8012710:	2000      	movs	r0, #0
 8012712:	4603      	mov	r3, r0
 8012714:	3a30      	subs	r2, #48	@ 0x30
 8012716:	f100 0101 	add.w	r1, r0, #1
 801271a:	d023      	beq.n	8012764 <_strtod_l+0x254>
 801271c:	440f      	add	r7, r1
 801271e:	eb00 0c03 	add.w	ip, r0, r3
 8012722:	4619      	mov	r1, r3
 8012724:	240a      	movs	r4, #10
 8012726:	4561      	cmp	r1, ip
 8012728:	d10b      	bne.n	8012742 <_strtod_l+0x232>
 801272a:	1c5c      	adds	r4, r3, #1
 801272c:	4403      	add	r3, r0
 801272e:	2b08      	cmp	r3, #8
 8012730:	4404      	add	r4, r0
 8012732:	dc11      	bgt.n	8012758 <_strtod_l+0x248>
 8012734:	230a      	movs	r3, #10
 8012736:	fb03 2909 	mla	r9, r3, r9, r2
 801273a:	2100      	movs	r1, #0
 801273c:	e013      	b.n	8012766 <_strtod_l+0x256>
 801273e:	4628      	mov	r0, r5
 8012740:	e7dc      	b.n	80126fc <_strtod_l+0x1ec>
 8012742:	2908      	cmp	r1, #8
 8012744:	f101 0101 	add.w	r1, r1, #1
 8012748:	dc02      	bgt.n	8012750 <_strtod_l+0x240>
 801274a:	fb04 f909 	mul.w	r9, r4, r9
 801274e:	e7ea      	b.n	8012726 <_strtod_l+0x216>
 8012750:	2910      	cmp	r1, #16
 8012752:	bfd8      	it	le
 8012754:	4366      	mulle	r6, r4
 8012756:	e7e6      	b.n	8012726 <_strtod_l+0x216>
 8012758:	2b0f      	cmp	r3, #15
 801275a:	dcee      	bgt.n	801273a <_strtod_l+0x22a>
 801275c:	230a      	movs	r3, #10
 801275e:	fb03 2606 	mla	r6, r3, r6, r2
 8012762:	e7ea      	b.n	801273a <_strtod_l+0x22a>
 8012764:	461c      	mov	r4, r3
 8012766:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012768:	1c5a      	adds	r2, r3, #1
 801276a:	9211      	str	r2, [sp, #68]	@ 0x44
 801276c:	785a      	ldrb	r2, [r3, #1]
 801276e:	4608      	mov	r0, r1
 8012770:	4623      	mov	r3, r4
 8012772:	e7b7      	b.n	80126e4 <_strtod_l+0x1d4>
 8012774:	2301      	movs	r3, #1
 8012776:	2700      	movs	r7, #0
 8012778:	9306      	str	r3, [sp, #24]
 801277a:	e786      	b.n	801268a <_strtod_l+0x17a>
 801277c:	f04f 0e00 	mov.w	lr, #0
 8012780:	f108 0202 	add.w	r2, r8, #2
 8012784:	9211      	str	r2, [sp, #68]	@ 0x44
 8012786:	f898 2002 	ldrb.w	r2, [r8, #2]
 801278a:	e78f      	b.n	80126ac <_strtod_l+0x19c>
 801278c:	f04f 0e01 	mov.w	lr, #1
 8012790:	e7f6      	b.n	8012780 <_strtod_l+0x270>
 8012792:	bf00      	nop
 8012794:	080146e0 	.word	0x080146e0
 8012798:	080146c8 	.word	0x080146c8
 801279c:	7ff00000 	.word	0x7ff00000
 80127a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127a2:	1c54      	adds	r4, r2, #1
 80127a4:	9411      	str	r4, [sp, #68]	@ 0x44
 80127a6:	7852      	ldrb	r2, [r2, #1]
 80127a8:	2a30      	cmp	r2, #48	@ 0x30
 80127aa:	d0f9      	beq.n	80127a0 <_strtod_l+0x290>
 80127ac:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80127b0:	2c08      	cmp	r4, #8
 80127b2:	d881      	bhi.n	80126b8 <_strtod_l+0x1a8>
 80127b4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80127b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80127bc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127be:	1c51      	adds	r1, r2, #1
 80127c0:	9111      	str	r1, [sp, #68]	@ 0x44
 80127c2:	7852      	ldrb	r2, [r2, #1]
 80127c4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80127c8:	2c09      	cmp	r4, #9
 80127ca:	d938      	bls.n	801283e <_strtod_l+0x32e>
 80127cc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80127ce:	1b0c      	subs	r4, r1, r4
 80127d0:	2c08      	cmp	r4, #8
 80127d2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80127d6:	dc02      	bgt.n	80127de <_strtod_l+0x2ce>
 80127d8:	4564      	cmp	r4, ip
 80127da:	bfa8      	it	ge
 80127dc:	4664      	movge	r4, ip
 80127de:	f1be 0f00 	cmp.w	lr, #0
 80127e2:	d000      	beq.n	80127e6 <_strtod_l+0x2d6>
 80127e4:	4264      	negs	r4, r4
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d14e      	bne.n	8012888 <_strtod_l+0x378>
 80127ea:	9b07      	ldr	r3, [sp, #28]
 80127ec:	4318      	orrs	r0, r3
 80127ee:	f47f aeca 	bne.w	8012586 <_strtod_l+0x76>
 80127f2:	9b06      	ldr	r3, [sp, #24]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	f47f aee2 	bne.w	80125be <_strtod_l+0xae>
 80127fa:	2a69      	cmp	r2, #105	@ 0x69
 80127fc:	d027      	beq.n	801284e <_strtod_l+0x33e>
 80127fe:	dc24      	bgt.n	801284a <_strtod_l+0x33a>
 8012800:	2a49      	cmp	r2, #73	@ 0x49
 8012802:	d024      	beq.n	801284e <_strtod_l+0x33e>
 8012804:	2a4e      	cmp	r2, #78	@ 0x4e
 8012806:	f47f aeda 	bne.w	80125be <_strtod_l+0xae>
 801280a:	4997      	ldr	r1, [pc, #604]	@ (8012a68 <_strtod_l+0x558>)
 801280c:	a811      	add	r0, sp, #68	@ 0x44
 801280e:	f001 fb35 	bl	8013e7c <__match>
 8012812:	2800      	cmp	r0, #0
 8012814:	f43f aed3 	beq.w	80125be <_strtod_l+0xae>
 8012818:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	2b28      	cmp	r3, #40	@ 0x28
 801281e:	d12d      	bne.n	801287c <_strtod_l+0x36c>
 8012820:	4992      	ldr	r1, [pc, #584]	@ (8012a6c <_strtod_l+0x55c>)
 8012822:	aa14      	add	r2, sp, #80	@ 0x50
 8012824:	a811      	add	r0, sp, #68	@ 0x44
 8012826:	f001 fb3d 	bl	8013ea4 <__hexnan>
 801282a:	2805      	cmp	r0, #5
 801282c:	d126      	bne.n	801287c <_strtod_l+0x36c>
 801282e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012830:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012834:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012838:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801283c:	e6a3      	b.n	8012586 <_strtod_l+0x76>
 801283e:	240a      	movs	r4, #10
 8012840:	fb04 2c0c 	mla	ip, r4, ip, r2
 8012844:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8012848:	e7b8      	b.n	80127bc <_strtod_l+0x2ac>
 801284a:	2a6e      	cmp	r2, #110	@ 0x6e
 801284c:	e7db      	b.n	8012806 <_strtod_l+0x2f6>
 801284e:	4988      	ldr	r1, [pc, #544]	@ (8012a70 <_strtod_l+0x560>)
 8012850:	a811      	add	r0, sp, #68	@ 0x44
 8012852:	f001 fb13 	bl	8013e7c <__match>
 8012856:	2800      	cmp	r0, #0
 8012858:	f43f aeb1 	beq.w	80125be <_strtod_l+0xae>
 801285c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801285e:	4985      	ldr	r1, [pc, #532]	@ (8012a74 <_strtod_l+0x564>)
 8012860:	3b01      	subs	r3, #1
 8012862:	a811      	add	r0, sp, #68	@ 0x44
 8012864:	9311      	str	r3, [sp, #68]	@ 0x44
 8012866:	f001 fb09 	bl	8013e7c <__match>
 801286a:	b910      	cbnz	r0, 8012872 <_strtod_l+0x362>
 801286c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801286e:	3301      	adds	r3, #1
 8012870:	9311      	str	r3, [sp, #68]	@ 0x44
 8012872:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8012a88 <_strtod_l+0x578>
 8012876:	f04f 0a00 	mov.w	sl, #0
 801287a:	e684      	b.n	8012586 <_strtod_l+0x76>
 801287c:	487e      	ldr	r0, [pc, #504]	@ (8012a78 <_strtod_l+0x568>)
 801287e:	f001 f857 	bl	8013930 <nan>
 8012882:	ec5b ab10 	vmov	sl, fp, d0
 8012886:	e67e      	b.n	8012586 <_strtod_l+0x76>
 8012888:	ee07 9a90 	vmov	s15, r9
 801288c:	1be2      	subs	r2, r4, r7
 801288e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012892:	2d00      	cmp	r5, #0
 8012894:	bf08      	it	eq
 8012896:	461d      	moveq	r5, r3
 8012898:	2b10      	cmp	r3, #16
 801289a:	9209      	str	r2, [sp, #36]	@ 0x24
 801289c:	461a      	mov	r2, r3
 801289e:	bfa8      	it	ge
 80128a0:	2210      	movge	r2, #16
 80128a2:	2b09      	cmp	r3, #9
 80128a4:	ec5b ab17 	vmov	sl, fp, d7
 80128a8:	dc15      	bgt.n	80128d6 <_strtod_l+0x3c6>
 80128aa:	1be1      	subs	r1, r4, r7
 80128ac:	2900      	cmp	r1, #0
 80128ae:	f43f ae6a 	beq.w	8012586 <_strtod_l+0x76>
 80128b2:	eba4 0107 	sub.w	r1, r4, r7
 80128b6:	dd72      	ble.n	801299e <_strtod_l+0x48e>
 80128b8:	2916      	cmp	r1, #22
 80128ba:	dc59      	bgt.n	8012970 <_strtod_l+0x460>
 80128bc:	4b6f      	ldr	r3, [pc, #444]	@ (8012a7c <_strtod_l+0x56c>)
 80128be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128c4:	ed93 7b00 	vldr	d7, [r3]
 80128c8:	ec4b ab16 	vmov	d6, sl, fp
 80128cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80128d0:	ec5b ab17 	vmov	sl, fp, d7
 80128d4:	e657      	b.n	8012586 <_strtod_l+0x76>
 80128d6:	4969      	ldr	r1, [pc, #420]	@ (8012a7c <_strtod_l+0x56c>)
 80128d8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80128dc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80128e0:	ee06 6a90 	vmov	s13, r6
 80128e4:	2b0f      	cmp	r3, #15
 80128e6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80128ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80128ee:	ec5b ab16 	vmov	sl, fp, d6
 80128f2:	ddda      	ble.n	80128aa <_strtod_l+0x39a>
 80128f4:	1a9a      	subs	r2, r3, r2
 80128f6:	1be1      	subs	r1, r4, r7
 80128f8:	440a      	add	r2, r1
 80128fa:	2a00      	cmp	r2, #0
 80128fc:	f340 8094 	ble.w	8012a28 <_strtod_l+0x518>
 8012900:	f012 000f 	ands.w	r0, r2, #15
 8012904:	d00a      	beq.n	801291c <_strtod_l+0x40c>
 8012906:	495d      	ldr	r1, [pc, #372]	@ (8012a7c <_strtod_l+0x56c>)
 8012908:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801290c:	ed91 7b00 	vldr	d7, [r1]
 8012910:	ec4b ab16 	vmov	d6, sl, fp
 8012914:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012918:	ec5b ab17 	vmov	sl, fp, d7
 801291c:	f032 020f 	bics.w	r2, r2, #15
 8012920:	d073      	beq.n	8012a0a <_strtod_l+0x4fa>
 8012922:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8012926:	dd47      	ble.n	80129b8 <_strtod_l+0x4a8>
 8012928:	2400      	movs	r4, #0
 801292a:	4625      	mov	r5, r4
 801292c:	9407      	str	r4, [sp, #28]
 801292e:	4626      	mov	r6, r4
 8012930:	9a05      	ldr	r2, [sp, #20]
 8012932:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8012a88 <_strtod_l+0x578>
 8012936:	2322      	movs	r3, #34	@ 0x22
 8012938:	6013      	str	r3, [r2, #0]
 801293a:	f04f 0a00 	mov.w	sl, #0
 801293e:	9b07      	ldr	r3, [sp, #28]
 8012940:	2b00      	cmp	r3, #0
 8012942:	f43f ae20 	beq.w	8012586 <_strtod_l+0x76>
 8012946:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012948:	9805      	ldr	r0, [sp, #20]
 801294a:	f7ff f955 	bl	8011bf8 <_Bfree>
 801294e:	9805      	ldr	r0, [sp, #20]
 8012950:	4631      	mov	r1, r6
 8012952:	f7ff f951 	bl	8011bf8 <_Bfree>
 8012956:	9805      	ldr	r0, [sp, #20]
 8012958:	4629      	mov	r1, r5
 801295a:	f7ff f94d 	bl	8011bf8 <_Bfree>
 801295e:	9907      	ldr	r1, [sp, #28]
 8012960:	9805      	ldr	r0, [sp, #20]
 8012962:	f7ff f949 	bl	8011bf8 <_Bfree>
 8012966:	9805      	ldr	r0, [sp, #20]
 8012968:	4621      	mov	r1, r4
 801296a:	f7ff f945 	bl	8011bf8 <_Bfree>
 801296e:	e60a      	b.n	8012586 <_strtod_l+0x76>
 8012970:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8012974:	1be0      	subs	r0, r4, r7
 8012976:	4281      	cmp	r1, r0
 8012978:	dbbc      	blt.n	80128f4 <_strtod_l+0x3e4>
 801297a:	4a40      	ldr	r2, [pc, #256]	@ (8012a7c <_strtod_l+0x56c>)
 801297c:	f1c3 030f 	rsb	r3, r3, #15
 8012980:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8012984:	ed91 7b00 	vldr	d7, [r1]
 8012988:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801298a:	ec4b ab16 	vmov	d6, sl, fp
 801298e:	1acb      	subs	r3, r1, r3
 8012990:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012994:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012998:	ed92 6b00 	vldr	d6, [r2]
 801299c:	e796      	b.n	80128cc <_strtod_l+0x3bc>
 801299e:	3116      	adds	r1, #22
 80129a0:	dba8      	blt.n	80128f4 <_strtod_l+0x3e4>
 80129a2:	4b36      	ldr	r3, [pc, #216]	@ (8012a7c <_strtod_l+0x56c>)
 80129a4:	1b3c      	subs	r4, r7, r4
 80129a6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80129aa:	ed94 7b00 	vldr	d7, [r4]
 80129ae:	ec4b ab16 	vmov	d6, sl, fp
 80129b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80129b6:	e78b      	b.n	80128d0 <_strtod_l+0x3c0>
 80129b8:	2000      	movs	r0, #0
 80129ba:	ec4b ab17 	vmov	d7, sl, fp
 80129be:	4e30      	ldr	r6, [pc, #192]	@ (8012a80 <_strtod_l+0x570>)
 80129c0:	1112      	asrs	r2, r2, #4
 80129c2:	4601      	mov	r1, r0
 80129c4:	2a01      	cmp	r2, #1
 80129c6:	dc23      	bgt.n	8012a10 <_strtod_l+0x500>
 80129c8:	b108      	cbz	r0, 80129ce <_strtod_l+0x4be>
 80129ca:	ec5b ab17 	vmov	sl, fp, d7
 80129ce:	4a2c      	ldr	r2, [pc, #176]	@ (8012a80 <_strtod_l+0x570>)
 80129d0:	482c      	ldr	r0, [pc, #176]	@ (8012a84 <_strtod_l+0x574>)
 80129d2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80129d6:	ed92 7b00 	vldr	d7, [r2]
 80129da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80129de:	ec4b ab16 	vmov	d6, sl, fp
 80129e2:	4a29      	ldr	r2, [pc, #164]	@ (8012a88 <_strtod_l+0x578>)
 80129e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80129e8:	ee17 1a90 	vmov	r1, s15
 80129ec:	400a      	ands	r2, r1
 80129ee:	4282      	cmp	r2, r0
 80129f0:	ec5b ab17 	vmov	sl, fp, d7
 80129f4:	d898      	bhi.n	8012928 <_strtod_l+0x418>
 80129f6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80129fa:	4282      	cmp	r2, r0
 80129fc:	bf86      	itte	hi
 80129fe:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8012a8c <_strtod_l+0x57c>
 8012a02:	f04f 3aff 	movhi.w	sl, #4294967295
 8012a06:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	9206      	str	r2, [sp, #24]
 8012a0e:	e076      	b.n	8012afe <_strtod_l+0x5ee>
 8012a10:	f012 0f01 	tst.w	r2, #1
 8012a14:	d004      	beq.n	8012a20 <_strtod_l+0x510>
 8012a16:	ed96 6b00 	vldr	d6, [r6]
 8012a1a:	2001      	movs	r0, #1
 8012a1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012a20:	3101      	adds	r1, #1
 8012a22:	1052      	asrs	r2, r2, #1
 8012a24:	3608      	adds	r6, #8
 8012a26:	e7cd      	b.n	80129c4 <_strtod_l+0x4b4>
 8012a28:	d0ef      	beq.n	8012a0a <_strtod_l+0x4fa>
 8012a2a:	4252      	negs	r2, r2
 8012a2c:	f012 000f 	ands.w	r0, r2, #15
 8012a30:	d00a      	beq.n	8012a48 <_strtod_l+0x538>
 8012a32:	4912      	ldr	r1, [pc, #72]	@ (8012a7c <_strtod_l+0x56c>)
 8012a34:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012a38:	ed91 7b00 	vldr	d7, [r1]
 8012a3c:	ec4b ab16 	vmov	d6, sl, fp
 8012a40:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012a44:	ec5b ab17 	vmov	sl, fp, d7
 8012a48:	1112      	asrs	r2, r2, #4
 8012a4a:	d0de      	beq.n	8012a0a <_strtod_l+0x4fa>
 8012a4c:	2a1f      	cmp	r2, #31
 8012a4e:	dd1f      	ble.n	8012a90 <_strtod_l+0x580>
 8012a50:	2400      	movs	r4, #0
 8012a52:	4625      	mov	r5, r4
 8012a54:	9407      	str	r4, [sp, #28]
 8012a56:	4626      	mov	r6, r4
 8012a58:	9a05      	ldr	r2, [sp, #20]
 8012a5a:	2322      	movs	r3, #34	@ 0x22
 8012a5c:	f04f 0a00 	mov.w	sl, #0
 8012a60:	f04f 0b00 	mov.w	fp, #0
 8012a64:	6013      	str	r3, [r2, #0]
 8012a66:	e76a      	b.n	801293e <_strtod_l+0x42e>
 8012a68:	080144b9 	.word	0x080144b9
 8012a6c:	080146cc 	.word	0x080146cc
 8012a70:	080144b1 	.word	0x080144b1
 8012a74:	080144e8 	.word	0x080144e8
 8012a78:	080144ab 	.word	0x080144ab
 8012a7c:	08014600 	.word	0x08014600
 8012a80:	080145d8 	.word	0x080145d8
 8012a84:	7ca00000 	.word	0x7ca00000
 8012a88:	7ff00000 	.word	0x7ff00000
 8012a8c:	7fefffff 	.word	0x7fefffff
 8012a90:	f012 0110 	ands.w	r1, r2, #16
 8012a94:	bf18      	it	ne
 8012a96:	216a      	movne	r1, #106	@ 0x6a
 8012a98:	9106      	str	r1, [sp, #24]
 8012a9a:	ec4b ab17 	vmov	d7, sl, fp
 8012a9e:	49b0      	ldr	r1, [pc, #704]	@ (8012d60 <_strtod_l+0x850>)
 8012aa0:	2000      	movs	r0, #0
 8012aa2:	07d6      	lsls	r6, r2, #31
 8012aa4:	d504      	bpl.n	8012ab0 <_strtod_l+0x5a0>
 8012aa6:	ed91 6b00 	vldr	d6, [r1]
 8012aaa:	2001      	movs	r0, #1
 8012aac:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012ab0:	1052      	asrs	r2, r2, #1
 8012ab2:	f101 0108 	add.w	r1, r1, #8
 8012ab6:	d1f4      	bne.n	8012aa2 <_strtod_l+0x592>
 8012ab8:	b108      	cbz	r0, 8012abe <_strtod_l+0x5ae>
 8012aba:	ec5b ab17 	vmov	sl, fp, d7
 8012abe:	9a06      	ldr	r2, [sp, #24]
 8012ac0:	b1b2      	cbz	r2, 8012af0 <_strtod_l+0x5e0>
 8012ac2:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8012ac6:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8012aca:	2a00      	cmp	r2, #0
 8012acc:	4658      	mov	r0, fp
 8012ace:	dd0f      	ble.n	8012af0 <_strtod_l+0x5e0>
 8012ad0:	2a1f      	cmp	r2, #31
 8012ad2:	dd55      	ble.n	8012b80 <_strtod_l+0x670>
 8012ad4:	2a34      	cmp	r2, #52	@ 0x34
 8012ad6:	bfde      	ittt	le
 8012ad8:	f04f 32ff 	movle.w	r2, #4294967295
 8012adc:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8012ae0:	408a      	lslle	r2, r1
 8012ae2:	f04f 0a00 	mov.w	sl, #0
 8012ae6:	bfcc      	ite	gt
 8012ae8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012aec:	ea02 0b00 	andle.w	fp, r2, r0
 8012af0:	ec4b ab17 	vmov	d7, sl, fp
 8012af4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012afc:	d0a8      	beq.n	8012a50 <_strtod_l+0x540>
 8012afe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b00:	9805      	ldr	r0, [sp, #20]
 8012b02:	f8cd 9000 	str.w	r9, [sp]
 8012b06:	462a      	mov	r2, r5
 8012b08:	f7ff f8de 	bl	8011cc8 <__s2b>
 8012b0c:	9007      	str	r0, [sp, #28]
 8012b0e:	2800      	cmp	r0, #0
 8012b10:	f43f af0a 	beq.w	8012928 <_strtod_l+0x418>
 8012b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b16:	1b3f      	subs	r7, r7, r4
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	bfb4      	ite	lt
 8012b1c:	463b      	movlt	r3, r7
 8012b1e:	2300      	movge	r3, #0
 8012b20:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b24:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8012d50 <_strtod_l+0x840>
 8012b28:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012b2c:	2400      	movs	r4, #0
 8012b2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012b30:	4625      	mov	r5, r4
 8012b32:	9b07      	ldr	r3, [sp, #28]
 8012b34:	9805      	ldr	r0, [sp, #20]
 8012b36:	6859      	ldr	r1, [r3, #4]
 8012b38:	f7ff f81e 	bl	8011b78 <_Balloc>
 8012b3c:	4606      	mov	r6, r0
 8012b3e:	2800      	cmp	r0, #0
 8012b40:	f43f aef6 	beq.w	8012930 <_strtod_l+0x420>
 8012b44:	9b07      	ldr	r3, [sp, #28]
 8012b46:	691a      	ldr	r2, [r3, #16]
 8012b48:	ec4b ab19 	vmov	d9, sl, fp
 8012b4c:	3202      	adds	r2, #2
 8012b4e:	f103 010c 	add.w	r1, r3, #12
 8012b52:	0092      	lsls	r2, r2, #2
 8012b54:	300c      	adds	r0, #12
 8012b56:	f7fe f9d0 	bl	8010efa <memcpy>
 8012b5a:	eeb0 0b49 	vmov.f64	d0, d9
 8012b5e:	9805      	ldr	r0, [sp, #20]
 8012b60:	aa14      	add	r2, sp, #80	@ 0x50
 8012b62:	a913      	add	r1, sp, #76	@ 0x4c
 8012b64:	f7ff fbec 	bl	8012340 <__d2b>
 8012b68:	9012      	str	r0, [sp, #72]	@ 0x48
 8012b6a:	2800      	cmp	r0, #0
 8012b6c:	f43f aee0 	beq.w	8012930 <_strtod_l+0x420>
 8012b70:	9805      	ldr	r0, [sp, #20]
 8012b72:	2101      	movs	r1, #1
 8012b74:	f7ff f93e 	bl	8011df4 <__i2b>
 8012b78:	4605      	mov	r5, r0
 8012b7a:	b940      	cbnz	r0, 8012b8e <_strtod_l+0x67e>
 8012b7c:	2500      	movs	r5, #0
 8012b7e:	e6d7      	b.n	8012930 <_strtod_l+0x420>
 8012b80:	f04f 31ff 	mov.w	r1, #4294967295
 8012b84:	fa01 f202 	lsl.w	r2, r1, r2
 8012b88:	ea02 0a0a 	and.w	sl, r2, sl
 8012b8c:	e7b0      	b.n	8012af0 <_strtod_l+0x5e0>
 8012b8e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012b90:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012b92:	2f00      	cmp	r7, #0
 8012b94:	bfab      	itete	ge
 8012b96:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8012b98:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8012b9a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8012b9e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012ba2:	bfac      	ite	ge
 8012ba4:	eb07 0903 	addge.w	r9, r7, r3
 8012ba8:	eba3 0807 	sublt.w	r8, r3, r7
 8012bac:	9b06      	ldr	r3, [sp, #24]
 8012bae:	1aff      	subs	r7, r7, r3
 8012bb0:	4417      	add	r7, r2
 8012bb2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8012bb6:	4a6b      	ldr	r2, [pc, #428]	@ (8012d64 <_strtod_l+0x854>)
 8012bb8:	3f01      	subs	r7, #1
 8012bba:	4297      	cmp	r7, r2
 8012bbc:	da51      	bge.n	8012c62 <_strtod_l+0x752>
 8012bbe:	1bd1      	subs	r1, r2, r7
 8012bc0:	291f      	cmp	r1, #31
 8012bc2:	eba3 0301 	sub.w	r3, r3, r1
 8012bc6:	f04f 0201 	mov.w	r2, #1
 8012bca:	dc3e      	bgt.n	8012c4a <_strtod_l+0x73a>
 8012bcc:	408a      	lsls	r2, r1
 8012bce:	920c      	str	r2, [sp, #48]	@ 0x30
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012bd4:	eb09 0703 	add.w	r7, r9, r3
 8012bd8:	4498      	add	r8, r3
 8012bda:	9b06      	ldr	r3, [sp, #24]
 8012bdc:	45b9      	cmp	r9, r7
 8012bde:	4498      	add	r8, r3
 8012be0:	464b      	mov	r3, r9
 8012be2:	bfa8      	it	ge
 8012be4:	463b      	movge	r3, r7
 8012be6:	4543      	cmp	r3, r8
 8012be8:	bfa8      	it	ge
 8012bea:	4643      	movge	r3, r8
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	bfc2      	ittt	gt
 8012bf0:	1aff      	subgt	r7, r7, r3
 8012bf2:	eba8 0803 	subgt.w	r8, r8, r3
 8012bf6:	eba9 0903 	subgt.w	r9, r9, r3
 8012bfa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	dd16      	ble.n	8012c2e <_strtod_l+0x71e>
 8012c00:	4629      	mov	r1, r5
 8012c02:	9805      	ldr	r0, [sp, #20]
 8012c04:	461a      	mov	r2, r3
 8012c06:	f7ff f9b5 	bl	8011f74 <__pow5mult>
 8012c0a:	4605      	mov	r5, r0
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	d0b5      	beq.n	8012b7c <_strtod_l+0x66c>
 8012c10:	4601      	mov	r1, r0
 8012c12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012c14:	9805      	ldr	r0, [sp, #20]
 8012c16:	f7ff f903 	bl	8011e20 <__multiply>
 8012c1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012c1c:	2800      	cmp	r0, #0
 8012c1e:	f43f ae87 	beq.w	8012930 <_strtod_l+0x420>
 8012c22:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012c24:	9805      	ldr	r0, [sp, #20]
 8012c26:	f7fe ffe7 	bl	8011bf8 <_Bfree>
 8012c2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c2c:	9312      	str	r3, [sp, #72]	@ 0x48
 8012c2e:	2f00      	cmp	r7, #0
 8012c30:	dc1b      	bgt.n	8012c6a <_strtod_l+0x75a>
 8012c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	dd21      	ble.n	8012c7c <_strtod_l+0x76c>
 8012c38:	4631      	mov	r1, r6
 8012c3a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c3c:	9805      	ldr	r0, [sp, #20]
 8012c3e:	f7ff f999 	bl	8011f74 <__pow5mult>
 8012c42:	4606      	mov	r6, r0
 8012c44:	b9d0      	cbnz	r0, 8012c7c <_strtod_l+0x76c>
 8012c46:	2600      	movs	r6, #0
 8012c48:	e672      	b.n	8012930 <_strtod_l+0x420>
 8012c4a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8012c4e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8012c52:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8012c56:	37e2      	adds	r7, #226	@ 0xe2
 8012c58:	fa02 f107 	lsl.w	r1, r2, r7
 8012c5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012c5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012c60:	e7b8      	b.n	8012bd4 <_strtod_l+0x6c4>
 8012c62:	2200      	movs	r2, #0
 8012c64:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012c66:	2201      	movs	r2, #1
 8012c68:	e7f9      	b.n	8012c5e <_strtod_l+0x74e>
 8012c6a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012c6c:	9805      	ldr	r0, [sp, #20]
 8012c6e:	463a      	mov	r2, r7
 8012c70:	f7ff f9da 	bl	8012028 <__lshift>
 8012c74:	9012      	str	r0, [sp, #72]	@ 0x48
 8012c76:	2800      	cmp	r0, #0
 8012c78:	d1db      	bne.n	8012c32 <_strtod_l+0x722>
 8012c7a:	e659      	b.n	8012930 <_strtod_l+0x420>
 8012c7c:	f1b8 0f00 	cmp.w	r8, #0
 8012c80:	dd07      	ble.n	8012c92 <_strtod_l+0x782>
 8012c82:	4631      	mov	r1, r6
 8012c84:	9805      	ldr	r0, [sp, #20]
 8012c86:	4642      	mov	r2, r8
 8012c88:	f7ff f9ce 	bl	8012028 <__lshift>
 8012c8c:	4606      	mov	r6, r0
 8012c8e:	2800      	cmp	r0, #0
 8012c90:	d0d9      	beq.n	8012c46 <_strtod_l+0x736>
 8012c92:	f1b9 0f00 	cmp.w	r9, #0
 8012c96:	dd08      	ble.n	8012caa <_strtod_l+0x79a>
 8012c98:	4629      	mov	r1, r5
 8012c9a:	9805      	ldr	r0, [sp, #20]
 8012c9c:	464a      	mov	r2, r9
 8012c9e:	f7ff f9c3 	bl	8012028 <__lshift>
 8012ca2:	4605      	mov	r5, r0
 8012ca4:	2800      	cmp	r0, #0
 8012ca6:	f43f ae43 	beq.w	8012930 <_strtod_l+0x420>
 8012caa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012cac:	9805      	ldr	r0, [sp, #20]
 8012cae:	4632      	mov	r2, r6
 8012cb0:	f7ff fa42 	bl	8012138 <__mdiff>
 8012cb4:	4604      	mov	r4, r0
 8012cb6:	2800      	cmp	r0, #0
 8012cb8:	f43f ae3a 	beq.w	8012930 <_strtod_l+0x420>
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8012cc2:	60c3      	str	r3, [r0, #12]
 8012cc4:	4629      	mov	r1, r5
 8012cc6:	f7ff fa1b 	bl	8012100 <__mcmp>
 8012cca:	2800      	cmp	r0, #0
 8012ccc:	da4e      	bge.n	8012d6c <_strtod_l+0x85c>
 8012cce:	ea58 080a 	orrs.w	r8, r8, sl
 8012cd2:	d174      	bne.n	8012dbe <_strtod_l+0x8ae>
 8012cd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d170      	bne.n	8012dbe <_strtod_l+0x8ae>
 8012cdc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012ce0:	0d1b      	lsrs	r3, r3, #20
 8012ce2:	051b      	lsls	r3, r3, #20
 8012ce4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012ce8:	d969      	bls.n	8012dbe <_strtod_l+0x8ae>
 8012cea:	6963      	ldr	r3, [r4, #20]
 8012cec:	b913      	cbnz	r3, 8012cf4 <_strtod_l+0x7e4>
 8012cee:	6923      	ldr	r3, [r4, #16]
 8012cf0:	2b01      	cmp	r3, #1
 8012cf2:	dd64      	ble.n	8012dbe <_strtod_l+0x8ae>
 8012cf4:	4621      	mov	r1, r4
 8012cf6:	2201      	movs	r2, #1
 8012cf8:	9805      	ldr	r0, [sp, #20]
 8012cfa:	f7ff f995 	bl	8012028 <__lshift>
 8012cfe:	4629      	mov	r1, r5
 8012d00:	4604      	mov	r4, r0
 8012d02:	f7ff f9fd 	bl	8012100 <__mcmp>
 8012d06:	2800      	cmp	r0, #0
 8012d08:	dd59      	ble.n	8012dbe <_strtod_l+0x8ae>
 8012d0a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012d0e:	9a06      	ldr	r2, [sp, #24]
 8012d10:	0d1b      	lsrs	r3, r3, #20
 8012d12:	051b      	lsls	r3, r3, #20
 8012d14:	2a00      	cmp	r2, #0
 8012d16:	d070      	beq.n	8012dfa <_strtod_l+0x8ea>
 8012d18:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012d1c:	d86d      	bhi.n	8012dfa <_strtod_l+0x8ea>
 8012d1e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012d22:	f67f ae99 	bls.w	8012a58 <_strtod_l+0x548>
 8012d26:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8012d58 <_strtod_l+0x848>
 8012d2a:	ec4b ab16 	vmov	d6, sl, fp
 8012d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8012d68 <_strtod_l+0x858>)
 8012d30:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012d34:	ee17 2a90 	vmov	r2, s15
 8012d38:	4013      	ands	r3, r2
 8012d3a:	ec5b ab17 	vmov	sl, fp, d7
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	f47f ae01 	bne.w	8012946 <_strtod_l+0x436>
 8012d44:	9a05      	ldr	r2, [sp, #20]
 8012d46:	2322      	movs	r3, #34	@ 0x22
 8012d48:	6013      	str	r3, [r2, #0]
 8012d4a:	e5fc      	b.n	8012946 <_strtod_l+0x436>
 8012d4c:	f3af 8000 	nop.w
 8012d50:	ffc00000 	.word	0xffc00000
 8012d54:	41dfffff 	.word	0x41dfffff
 8012d58:	00000000 	.word	0x00000000
 8012d5c:	39500000 	.word	0x39500000
 8012d60:	080146f8 	.word	0x080146f8
 8012d64:	fffffc02 	.word	0xfffffc02
 8012d68:	7ff00000 	.word	0x7ff00000
 8012d6c:	46d9      	mov	r9, fp
 8012d6e:	d15d      	bne.n	8012e2c <_strtod_l+0x91c>
 8012d70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012d74:	f1b8 0f00 	cmp.w	r8, #0
 8012d78:	d02a      	beq.n	8012dd0 <_strtod_l+0x8c0>
 8012d7a:	4aab      	ldr	r2, [pc, #684]	@ (8013028 <_strtod_l+0xb18>)
 8012d7c:	4293      	cmp	r3, r2
 8012d7e:	d12a      	bne.n	8012dd6 <_strtod_l+0x8c6>
 8012d80:	9b06      	ldr	r3, [sp, #24]
 8012d82:	4652      	mov	r2, sl
 8012d84:	b1fb      	cbz	r3, 8012dc6 <_strtod_l+0x8b6>
 8012d86:	4ba9      	ldr	r3, [pc, #676]	@ (801302c <_strtod_l+0xb1c>)
 8012d88:	ea0b 0303 	and.w	r3, fp, r3
 8012d8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012d90:	f04f 31ff 	mov.w	r1, #4294967295
 8012d94:	d81a      	bhi.n	8012dcc <_strtod_l+0x8bc>
 8012d96:	0d1b      	lsrs	r3, r3, #20
 8012d98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d118      	bne.n	8012dd6 <_strtod_l+0x8c6>
 8012da4:	4ba2      	ldr	r3, [pc, #648]	@ (8013030 <_strtod_l+0xb20>)
 8012da6:	4599      	cmp	r9, r3
 8012da8:	d102      	bne.n	8012db0 <_strtod_l+0x8a0>
 8012daa:	3201      	adds	r2, #1
 8012dac:	f43f adc0 	beq.w	8012930 <_strtod_l+0x420>
 8012db0:	4b9e      	ldr	r3, [pc, #632]	@ (801302c <_strtod_l+0xb1c>)
 8012db2:	ea09 0303 	and.w	r3, r9, r3
 8012db6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8012dba:	f04f 0a00 	mov.w	sl, #0
 8012dbe:	9b06      	ldr	r3, [sp, #24]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d1b0      	bne.n	8012d26 <_strtod_l+0x816>
 8012dc4:	e5bf      	b.n	8012946 <_strtod_l+0x436>
 8012dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8012dca:	e7e9      	b.n	8012da0 <_strtod_l+0x890>
 8012dcc:	460b      	mov	r3, r1
 8012dce:	e7e7      	b.n	8012da0 <_strtod_l+0x890>
 8012dd0:	ea53 030a 	orrs.w	r3, r3, sl
 8012dd4:	d099      	beq.n	8012d0a <_strtod_l+0x7fa>
 8012dd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012dd8:	b1c3      	cbz	r3, 8012e0c <_strtod_l+0x8fc>
 8012dda:	ea13 0f09 	tst.w	r3, r9
 8012dde:	d0ee      	beq.n	8012dbe <_strtod_l+0x8ae>
 8012de0:	9a06      	ldr	r2, [sp, #24]
 8012de2:	4650      	mov	r0, sl
 8012de4:	4659      	mov	r1, fp
 8012de6:	f1b8 0f00 	cmp.w	r8, #0
 8012dea:	d013      	beq.n	8012e14 <_strtod_l+0x904>
 8012dec:	f7ff fb73 	bl	80124d6 <sulp>
 8012df0:	ee39 7b00 	vadd.f64	d7, d9, d0
 8012df4:	ec5b ab17 	vmov	sl, fp, d7
 8012df8:	e7e1      	b.n	8012dbe <_strtod_l+0x8ae>
 8012dfa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012dfe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012e02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012e06:	f04f 3aff 	mov.w	sl, #4294967295
 8012e0a:	e7d8      	b.n	8012dbe <_strtod_l+0x8ae>
 8012e0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012e0e:	ea13 0f0a 	tst.w	r3, sl
 8012e12:	e7e4      	b.n	8012dde <_strtod_l+0x8ce>
 8012e14:	f7ff fb5f 	bl	80124d6 <sulp>
 8012e18:	ee39 0b40 	vsub.f64	d0, d9, d0
 8012e1c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8012e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e24:	ec5b ab10 	vmov	sl, fp, d0
 8012e28:	d1c9      	bne.n	8012dbe <_strtod_l+0x8ae>
 8012e2a:	e615      	b.n	8012a58 <_strtod_l+0x548>
 8012e2c:	4629      	mov	r1, r5
 8012e2e:	4620      	mov	r0, r4
 8012e30:	f7ff fade 	bl	80123f0 <__ratio>
 8012e34:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8012e38:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e40:	d85d      	bhi.n	8012efe <_strtod_l+0x9ee>
 8012e42:	f1b8 0f00 	cmp.w	r8, #0
 8012e46:	d164      	bne.n	8012f12 <_strtod_l+0xa02>
 8012e48:	f1ba 0f00 	cmp.w	sl, #0
 8012e4c:	d14b      	bne.n	8012ee6 <_strtod_l+0x9d6>
 8012e4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012e52:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d160      	bne.n	8012f1c <_strtod_l+0xa0c>
 8012e5a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8012e5e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e66:	d401      	bmi.n	8012e6c <_strtod_l+0x95c>
 8012e68:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012e6c:	eeb1 ab48 	vneg.f64	d10, d8
 8012e70:	486e      	ldr	r0, [pc, #440]	@ (801302c <_strtod_l+0xb1c>)
 8012e72:	4970      	ldr	r1, [pc, #448]	@ (8013034 <_strtod_l+0xb24>)
 8012e74:	ea09 0700 	and.w	r7, r9, r0
 8012e78:	428f      	cmp	r7, r1
 8012e7a:	ec53 2b1a 	vmov	r2, r3, d10
 8012e7e:	d17d      	bne.n	8012f7c <_strtod_l+0xa6c>
 8012e80:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8012e84:	ec4b ab1c 	vmov	d12, sl, fp
 8012e88:	eeb0 0b4c 	vmov.f64	d0, d12
 8012e8c:	f7ff f9e8 	bl	8012260 <__ulp>
 8012e90:	4866      	ldr	r0, [pc, #408]	@ (801302c <_strtod_l+0xb1c>)
 8012e92:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8012e96:	ee1c 3a90 	vmov	r3, s25
 8012e9a:	4a67      	ldr	r2, [pc, #412]	@ (8013038 <_strtod_l+0xb28>)
 8012e9c:	ea03 0100 	and.w	r1, r3, r0
 8012ea0:	4291      	cmp	r1, r2
 8012ea2:	ec5b ab1c 	vmov	sl, fp, d12
 8012ea6:	d93c      	bls.n	8012f22 <_strtod_l+0xa12>
 8012ea8:	ee19 2a90 	vmov	r2, s19
 8012eac:	4b60      	ldr	r3, [pc, #384]	@ (8013030 <_strtod_l+0xb20>)
 8012eae:	429a      	cmp	r2, r3
 8012eb0:	d104      	bne.n	8012ebc <_strtod_l+0x9ac>
 8012eb2:	ee19 3a10 	vmov	r3, s18
 8012eb6:	3301      	adds	r3, #1
 8012eb8:	f43f ad3a 	beq.w	8012930 <_strtod_l+0x420>
 8012ebc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8013030 <_strtod_l+0xb20>
 8012ec0:	f04f 3aff 	mov.w	sl, #4294967295
 8012ec4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012ec6:	9805      	ldr	r0, [sp, #20]
 8012ec8:	f7fe fe96 	bl	8011bf8 <_Bfree>
 8012ecc:	9805      	ldr	r0, [sp, #20]
 8012ece:	4631      	mov	r1, r6
 8012ed0:	f7fe fe92 	bl	8011bf8 <_Bfree>
 8012ed4:	9805      	ldr	r0, [sp, #20]
 8012ed6:	4629      	mov	r1, r5
 8012ed8:	f7fe fe8e 	bl	8011bf8 <_Bfree>
 8012edc:	9805      	ldr	r0, [sp, #20]
 8012ede:	4621      	mov	r1, r4
 8012ee0:	f7fe fe8a 	bl	8011bf8 <_Bfree>
 8012ee4:	e625      	b.n	8012b32 <_strtod_l+0x622>
 8012ee6:	f1ba 0f01 	cmp.w	sl, #1
 8012eea:	d103      	bne.n	8012ef4 <_strtod_l+0x9e4>
 8012eec:	f1bb 0f00 	cmp.w	fp, #0
 8012ef0:	f43f adb2 	beq.w	8012a58 <_strtod_l+0x548>
 8012ef4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012ef8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012efc:	e7b8      	b.n	8012e70 <_strtod_l+0x960>
 8012efe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012f02:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012f06:	f1b8 0f00 	cmp.w	r8, #0
 8012f0a:	d0af      	beq.n	8012e6c <_strtod_l+0x95c>
 8012f0c:	eeb0 ab48 	vmov.f64	d10, d8
 8012f10:	e7ae      	b.n	8012e70 <_strtod_l+0x960>
 8012f12:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8012f16:	eeb0 8b4a 	vmov.f64	d8, d10
 8012f1a:	e7a9      	b.n	8012e70 <_strtod_l+0x960>
 8012f1c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012f20:	e7a6      	b.n	8012e70 <_strtod_l+0x960>
 8012f22:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012f26:	9b06      	ldr	r3, [sp, #24]
 8012f28:	46d9      	mov	r9, fp
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d1ca      	bne.n	8012ec4 <_strtod_l+0x9b4>
 8012f2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012f32:	0d1b      	lsrs	r3, r3, #20
 8012f34:	051b      	lsls	r3, r3, #20
 8012f36:	429f      	cmp	r7, r3
 8012f38:	d1c4      	bne.n	8012ec4 <_strtod_l+0x9b4>
 8012f3a:	ec51 0b18 	vmov	r0, r1, d8
 8012f3e:	f7ed fc03 	bl	8000748 <__aeabi_d2lz>
 8012f42:	f7ed fbbb 	bl	80006bc <__aeabi_l2d>
 8012f46:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8012f4a:	ec41 0b17 	vmov	d7, r0, r1
 8012f4e:	ea49 090a 	orr.w	r9, r9, sl
 8012f52:	ea59 0908 	orrs.w	r9, r9, r8
 8012f56:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012f5a:	d03c      	beq.n	8012fd6 <_strtod_l+0xac6>
 8012f5c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8013010 <_strtod_l+0xb00>
 8012f60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f68:	f53f aced 	bmi.w	8012946 <_strtod_l+0x436>
 8012f6c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8013018 <_strtod_l+0xb08>
 8012f70:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f78:	dda4      	ble.n	8012ec4 <_strtod_l+0x9b4>
 8012f7a:	e4e4      	b.n	8012946 <_strtod_l+0x436>
 8012f7c:	9906      	ldr	r1, [sp, #24]
 8012f7e:	b1e1      	cbz	r1, 8012fba <_strtod_l+0xaaa>
 8012f80:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8012f84:	d819      	bhi.n	8012fba <_strtod_l+0xaaa>
 8012f86:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8012f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f8e:	d811      	bhi.n	8012fb4 <_strtod_l+0xaa4>
 8012f90:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8012f94:	ee18 3a10 	vmov	r3, s16
 8012f98:	2b01      	cmp	r3, #1
 8012f9a:	bf38      	it	cc
 8012f9c:	2301      	movcc	r3, #1
 8012f9e:	ee08 3a10 	vmov	s16, r3
 8012fa2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8012fa6:	f1b8 0f00 	cmp.w	r8, #0
 8012faa:	d111      	bne.n	8012fd0 <_strtod_l+0xac0>
 8012fac:	eeb1 7b48 	vneg.f64	d7, d8
 8012fb0:	ec53 2b17 	vmov	r2, r3, d7
 8012fb4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8012fb8:	1bcb      	subs	r3, r1, r7
 8012fba:	eeb0 0b49 	vmov.f64	d0, d9
 8012fbe:	ec43 2b1a 	vmov	d10, r2, r3
 8012fc2:	f7ff f94d 	bl	8012260 <__ulp>
 8012fc6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8012fca:	ec5b ab19 	vmov	sl, fp, d9
 8012fce:	e7aa      	b.n	8012f26 <_strtod_l+0xa16>
 8012fd0:	eeb0 7b48 	vmov.f64	d7, d8
 8012fd4:	e7ec      	b.n	8012fb0 <_strtod_l+0xaa0>
 8012fd6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8013020 <_strtod_l+0xb10>
 8012fda:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe2:	f57f af6f 	bpl.w	8012ec4 <_strtod_l+0x9b4>
 8012fe6:	e4ae      	b.n	8012946 <_strtod_l+0x436>
 8012fe8:	2300      	movs	r3, #0
 8012fea:	9308      	str	r3, [sp, #32]
 8012fec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012fee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012ff0:	6013      	str	r3, [r2, #0]
 8012ff2:	f7ff bacc 	b.w	801258e <_strtod_l+0x7e>
 8012ff6:	2a65      	cmp	r2, #101	@ 0x65
 8012ff8:	f43f abbc 	beq.w	8012774 <_strtod_l+0x264>
 8012ffc:	2a45      	cmp	r2, #69	@ 0x45
 8012ffe:	f43f abb9 	beq.w	8012774 <_strtod_l+0x264>
 8013002:	2301      	movs	r3, #1
 8013004:	9306      	str	r3, [sp, #24]
 8013006:	f7ff bbf0 	b.w	80127ea <_strtod_l+0x2da>
 801300a:	bf00      	nop
 801300c:	f3af 8000 	nop.w
 8013010:	94a03595 	.word	0x94a03595
 8013014:	3fdfffff 	.word	0x3fdfffff
 8013018:	35afe535 	.word	0x35afe535
 801301c:	3fe00000 	.word	0x3fe00000
 8013020:	94a03595 	.word	0x94a03595
 8013024:	3fcfffff 	.word	0x3fcfffff
 8013028:	000fffff 	.word	0x000fffff
 801302c:	7ff00000 	.word	0x7ff00000
 8013030:	7fefffff 	.word	0x7fefffff
 8013034:	7fe00000 	.word	0x7fe00000
 8013038:	7c9fffff 	.word	0x7c9fffff

0801303c <_strtod_r>:
 801303c:	4b01      	ldr	r3, [pc, #4]	@ (8013044 <_strtod_r+0x8>)
 801303e:	f7ff ba67 	b.w	8012510 <_strtod_l>
 8013042:	bf00      	nop
 8013044:	24000070 	.word	0x24000070

08013048 <_strtol_l.constprop.0>:
 8013048:	2b24      	cmp	r3, #36	@ 0x24
 801304a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801304e:	4686      	mov	lr, r0
 8013050:	4690      	mov	r8, r2
 8013052:	d801      	bhi.n	8013058 <_strtol_l.constprop.0+0x10>
 8013054:	2b01      	cmp	r3, #1
 8013056:	d106      	bne.n	8013066 <_strtol_l.constprop.0+0x1e>
 8013058:	f7fd ff22 	bl	8010ea0 <__errno>
 801305c:	2316      	movs	r3, #22
 801305e:	6003      	str	r3, [r0, #0]
 8013060:	2000      	movs	r0, #0
 8013062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013066:	4834      	ldr	r0, [pc, #208]	@ (8013138 <_strtol_l.constprop.0+0xf0>)
 8013068:	460d      	mov	r5, r1
 801306a:	462a      	mov	r2, r5
 801306c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013070:	5d06      	ldrb	r6, [r0, r4]
 8013072:	f016 0608 	ands.w	r6, r6, #8
 8013076:	d1f8      	bne.n	801306a <_strtol_l.constprop.0+0x22>
 8013078:	2c2d      	cmp	r4, #45	@ 0x2d
 801307a:	d12d      	bne.n	80130d8 <_strtol_l.constprop.0+0x90>
 801307c:	782c      	ldrb	r4, [r5, #0]
 801307e:	2601      	movs	r6, #1
 8013080:	1c95      	adds	r5, r2, #2
 8013082:	f033 0210 	bics.w	r2, r3, #16
 8013086:	d109      	bne.n	801309c <_strtol_l.constprop.0+0x54>
 8013088:	2c30      	cmp	r4, #48	@ 0x30
 801308a:	d12a      	bne.n	80130e2 <_strtol_l.constprop.0+0x9a>
 801308c:	782a      	ldrb	r2, [r5, #0]
 801308e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013092:	2a58      	cmp	r2, #88	@ 0x58
 8013094:	d125      	bne.n	80130e2 <_strtol_l.constprop.0+0x9a>
 8013096:	786c      	ldrb	r4, [r5, #1]
 8013098:	2310      	movs	r3, #16
 801309a:	3502      	adds	r5, #2
 801309c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80130a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80130a4:	2200      	movs	r2, #0
 80130a6:	fbbc f9f3 	udiv	r9, ip, r3
 80130aa:	4610      	mov	r0, r2
 80130ac:	fb03 ca19 	mls	sl, r3, r9, ip
 80130b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80130b4:	2f09      	cmp	r7, #9
 80130b6:	d81b      	bhi.n	80130f0 <_strtol_l.constprop.0+0xa8>
 80130b8:	463c      	mov	r4, r7
 80130ba:	42a3      	cmp	r3, r4
 80130bc:	dd27      	ble.n	801310e <_strtol_l.constprop.0+0xc6>
 80130be:	1c57      	adds	r7, r2, #1
 80130c0:	d007      	beq.n	80130d2 <_strtol_l.constprop.0+0x8a>
 80130c2:	4581      	cmp	r9, r0
 80130c4:	d320      	bcc.n	8013108 <_strtol_l.constprop.0+0xc0>
 80130c6:	d101      	bne.n	80130cc <_strtol_l.constprop.0+0x84>
 80130c8:	45a2      	cmp	sl, r4
 80130ca:	db1d      	blt.n	8013108 <_strtol_l.constprop.0+0xc0>
 80130cc:	fb00 4003 	mla	r0, r0, r3, r4
 80130d0:	2201      	movs	r2, #1
 80130d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80130d6:	e7eb      	b.n	80130b0 <_strtol_l.constprop.0+0x68>
 80130d8:	2c2b      	cmp	r4, #43	@ 0x2b
 80130da:	bf04      	itt	eq
 80130dc:	782c      	ldrbeq	r4, [r5, #0]
 80130de:	1c95      	addeq	r5, r2, #2
 80130e0:	e7cf      	b.n	8013082 <_strtol_l.constprop.0+0x3a>
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d1da      	bne.n	801309c <_strtol_l.constprop.0+0x54>
 80130e6:	2c30      	cmp	r4, #48	@ 0x30
 80130e8:	bf0c      	ite	eq
 80130ea:	2308      	moveq	r3, #8
 80130ec:	230a      	movne	r3, #10
 80130ee:	e7d5      	b.n	801309c <_strtol_l.constprop.0+0x54>
 80130f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80130f4:	2f19      	cmp	r7, #25
 80130f6:	d801      	bhi.n	80130fc <_strtol_l.constprop.0+0xb4>
 80130f8:	3c37      	subs	r4, #55	@ 0x37
 80130fa:	e7de      	b.n	80130ba <_strtol_l.constprop.0+0x72>
 80130fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013100:	2f19      	cmp	r7, #25
 8013102:	d804      	bhi.n	801310e <_strtol_l.constprop.0+0xc6>
 8013104:	3c57      	subs	r4, #87	@ 0x57
 8013106:	e7d8      	b.n	80130ba <_strtol_l.constprop.0+0x72>
 8013108:	f04f 32ff 	mov.w	r2, #4294967295
 801310c:	e7e1      	b.n	80130d2 <_strtol_l.constprop.0+0x8a>
 801310e:	1c53      	adds	r3, r2, #1
 8013110:	d108      	bne.n	8013124 <_strtol_l.constprop.0+0xdc>
 8013112:	2322      	movs	r3, #34	@ 0x22
 8013114:	f8ce 3000 	str.w	r3, [lr]
 8013118:	4660      	mov	r0, ip
 801311a:	f1b8 0f00 	cmp.w	r8, #0
 801311e:	d0a0      	beq.n	8013062 <_strtol_l.constprop.0+0x1a>
 8013120:	1e69      	subs	r1, r5, #1
 8013122:	e006      	b.n	8013132 <_strtol_l.constprop.0+0xea>
 8013124:	b106      	cbz	r6, 8013128 <_strtol_l.constprop.0+0xe0>
 8013126:	4240      	negs	r0, r0
 8013128:	f1b8 0f00 	cmp.w	r8, #0
 801312c:	d099      	beq.n	8013062 <_strtol_l.constprop.0+0x1a>
 801312e:	2a00      	cmp	r2, #0
 8013130:	d1f6      	bne.n	8013120 <_strtol_l.constprop.0+0xd8>
 8013132:	f8c8 1000 	str.w	r1, [r8]
 8013136:	e794      	b.n	8013062 <_strtol_l.constprop.0+0x1a>
 8013138:	08014721 	.word	0x08014721

0801313c <_strtol_r>:
 801313c:	f7ff bf84 	b.w	8013048 <_strtol_l.constprop.0>

08013140 <__ssputs_r>:
 8013140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013144:	688e      	ldr	r6, [r1, #8]
 8013146:	461f      	mov	r7, r3
 8013148:	42be      	cmp	r6, r7
 801314a:	680b      	ldr	r3, [r1, #0]
 801314c:	4682      	mov	sl, r0
 801314e:	460c      	mov	r4, r1
 8013150:	4690      	mov	r8, r2
 8013152:	d82d      	bhi.n	80131b0 <__ssputs_r+0x70>
 8013154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801315c:	d026      	beq.n	80131ac <__ssputs_r+0x6c>
 801315e:	6965      	ldr	r5, [r4, #20]
 8013160:	6909      	ldr	r1, [r1, #16]
 8013162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013166:	eba3 0901 	sub.w	r9, r3, r1
 801316a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801316e:	1c7b      	adds	r3, r7, #1
 8013170:	444b      	add	r3, r9
 8013172:	106d      	asrs	r5, r5, #1
 8013174:	429d      	cmp	r5, r3
 8013176:	bf38      	it	cc
 8013178:	461d      	movcc	r5, r3
 801317a:	0553      	lsls	r3, r2, #21
 801317c:	d527      	bpl.n	80131ce <__ssputs_r+0x8e>
 801317e:	4629      	mov	r1, r5
 8013180:	f7fc fc88 	bl	800fa94 <_malloc_r>
 8013184:	4606      	mov	r6, r0
 8013186:	b360      	cbz	r0, 80131e2 <__ssputs_r+0xa2>
 8013188:	6921      	ldr	r1, [r4, #16]
 801318a:	464a      	mov	r2, r9
 801318c:	f7fd feb5 	bl	8010efa <memcpy>
 8013190:	89a3      	ldrh	r3, [r4, #12]
 8013192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801319a:	81a3      	strh	r3, [r4, #12]
 801319c:	6126      	str	r6, [r4, #16]
 801319e:	6165      	str	r5, [r4, #20]
 80131a0:	444e      	add	r6, r9
 80131a2:	eba5 0509 	sub.w	r5, r5, r9
 80131a6:	6026      	str	r6, [r4, #0]
 80131a8:	60a5      	str	r5, [r4, #8]
 80131aa:	463e      	mov	r6, r7
 80131ac:	42be      	cmp	r6, r7
 80131ae:	d900      	bls.n	80131b2 <__ssputs_r+0x72>
 80131b0:	463e      	mov	r6, r7
 80131b2:	6820      	ldr	r0, [r4, #0]
 80131b4:	4632      	mov	r2, r6
 80131b6:	4641      	mov	r1, r8
 80131b8:	f000 fb6a 	bl	8013890 <memmove>
 80131bc:	68a3      	ldr	r3, [r4, #8]
 80131be:	1b9b      	subs	r3, r3, r6
 80131c0:	60a3      	str	r3, [r4, #8]
 80131c2:	6823      	ldr	r3, [r4, #0]
 80131c4:	4433      	add	r3, r6
 80131c6:	6023      	str	r3, [r4, #0]
 80131c8:	2000      	movs	r0, #0
 80131ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80131ce:	462a      	mov	r2, r5
 80131d0:	f000 ff15 	bl	8013ffe <_realloc_r>
 80131d4:	4606      	mov	r6, r0
 80131d6:	2800      	cmp	r0, #0
 80131d8:	d1e0      	bne.n	801319c <__ssputs_r+0x5c>
 80131da:	6921      	ldr	r1, [r4, #16]
 80131dc:	4650      	mov	r0, sl
 80131de:	f7fe fc81 	bl	8011ae4 <_free_r>
 80131e2:	230c      	movs	r3, #12
 80131e4:	f8ca 3000 	str.w	r3, [sl]
 80131e8:	89a3      	ldrh	r3, [r4, #12]
 80131ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80131ee:	81a3      	strh	r3, [r4, #12]
 80131f0:	f04f 30ff 	mov.w	r0, #4294967295
 80131f4:	e7e9      	b.n	80131ca <__ssputs_r+0x8a>
	...

080131f8 <_svfiprintf_r>:
 80131f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131fc:	4698      	mov	r8, r3
 80131fe:	898b      	ldrh	r3, [r1, #12]
 8013200:	061b      	lsls	r3, r3, #24
 8013202:	b09d      	sub	sp, #116	@ 0x74
 8013204:	4607      	mov	r7, r0
 8013206:	460d      	mov	r5, r1
 8013208:	4614      	mov	r4, r2
 801320a:	d510      	bpl.n	801322e <_svfiprintf_r+0x36>
 801320c:	690b      	ldr	r3, [r1, #16]
 801320e:	b973      	cbnz	r3, 801322e <_svfiprintf_r+0x36>
 8013210:	2140      	movs	r1, #64	@ 0x40
 8013212:	f7fc fc3f 	bl	800fa94 <_malloc_r>
 8013216:	6028      	str	r0, [r5, #0]
 8013218:	6128      	str	r0, [r5, #16]
 801321a:	b930      	cbnz	r0, 801322a <_svfiprintf_r+0x32>
 801321c:	230c      	movs	r3, #12
 801321e:	603b      	str	r3, [r7, #0]
 8013220:	f04f 30ff 	mov.w	r0, #4294967295
 8013224:	b01d      	add	sp, #116	@ 0x74
 8013226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801322a:	2340      	movs	r3, #64	@ 0x40
 801322c:	616b      	str	r3, [r5, #20]
 801322e:	2300      	movs	r3, #0
 8013230:	9309      	str	r3, [sp, #36]	@ 0x24
 8013232:	2320      	movs	r3, #32
 8013234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013238:	f8cd 800c 	str.w	r8, [sp, #12]
 801323c:	2330      	movs	r3, #48	@ 0x30
 801323e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80133dc <_svfiprintf_r+0x1e4>
 8013242:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013246:	f04f 0901 	mov.w	r9, #1
 801324a:	4623      	mov	r3, r4
 801324c:	469a      	mov	sl, r3
 801324e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013252:	b10a      	cbz	r2, 8013258 <_svfiprintf_r+0x60>
 8013254:	2a25      	cmp	r2, #37	@ 0x25
 8013256:	d1f9      	bne.n	801324c <_svfiprintf_r+0x54>
 8013258:	ebba 0b04 	subs.w	fp, sl, r4
 801325c:	d00b      	beq.n	8013276 <_svfiprintf_r+0x7e>
 801325e:	465b      	mov	r3, fp
 8013260:	4622      	mov	r2, r4
 8013262:	4629      	mov	r1, r5
 8013264:	4638      	mov	r0, r7
 8013266:	f7ff ff6b 	bl	8013140 <__ssputs_r>
 801326a:	3001      	adds	r0, #1
 801326c:	f000 80a7 	beq.w	80133be <_svfiprintf_r+0x1c6>
 8013270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013272:	445a      	add	r2, fp
 8013274:	9209      	str	r2, [sp, #36]	@ 0x24
 8013276:	f89a 3000 	ldrb.w	r3, [sl]
 801327a:	2b00      	cmp	r3, #0
 801327c:	f000 809f 	beq.w	80133be <_svfiprintf_r+0x1c6>
 8013280:	2300      	movs	r3, #0
 8013282:	f04f 32ff 	mov.w	r2, #4294967295
 8013286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801328a:	f10a 0a01 	add.w	sl, sl, #1
 801328e:	9304      	str	r3, [sp, #16]
 8013290:	9307      	str	r3, [sp, #28]
 8013292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013296:	931a      	str	r3, [sp, #104]	@ 0x68
 8013298:	4654      	mov	r4, sl
 801329a:	2205      	movs	r2, #5
 801329c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132a0:	484e      	ldr	r0, [pc, #312]	@ (80133dc <_svfiprintf_r+0x1e4>)
 80132a2:	f7ed f825 	bl	80002f0 <memchr>
 80132a6:	9a04      	ldr	r2, [sp, #16]
 80132a8:	b9d8      	cbnz	r0, 80132e2 <_svfiprintf_r+0xea>
 80132aa:	06d0      	lsls	r0, r2, #27
 80132ac:	bf44      	itt	mi
 80132ae:	2320      	movmi	r3, #32
 80132b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132b4:	0711      	lsls	r1, r2, #28
 80132b6:	bf44      	itt	mi
 80132b8:	232b      	movmi	r3, #43	@ 0x2b
 80132ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132be:	f89a 3000 	ldrb.w	r3, [sl]
 80132c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80132c4:	d015      	beq.n	80132f2 <_svfiprintf_r+0xfa>
 80132c6:	9a07      	ldr	r2, [sp, #28]
 80132c8:	4654      	mov	r4, sl
 80132ca:	2000      	movs	r0, #0
 80132cc:	f04f 0c0a 	mov.w	ip, #10
 80132d0:	4621      	mov	r1, r4
 80132d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80132d6:	3b30      	subs	r3, #48	@ 0x30
 80132d8:	2b09      	cmp	r3, #9
 80132da:	d94b      	bls.n	8013374 <_svfiprintf_r+0x17c>
 80132dc:	b1b0      	cbz	r0, 801330c <_svfiprintf_r+0x114>
 80132de:	9207      	str	r2, [sp, #28]
 80132e0:	e014      	b.n	801330c <_svfiprintf_r+0x114>
 80132e2:	eba0 0308 	sub.w	r3, r0, r8
 80132e6:	fa09 f303 	lsl.w	r3, r9, r3
 80132ea:	4313      	orrs	r3, r2
 80132ec:	9304      	str	r3, [sp, #16]
 80132ee:	46a2      	mov	sl, r4
 80132f0:	e7d2      	b.n	8013298 <_svfiprintf_r+0xa0>
 80132f2:	9b03      	ldr	r3, [sp, #12]
 80132f4:	1d19      	adds	r1, r3, #4
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	9103      	str	r1, [sp, #12]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	bfbb      	ittet	lt
 80132fe:	425b      	neglt	r3, r3
 8013300:	f042 0202 	orrlt.w	r2, r2, #2
 8013304:	9307      	strge	r3, [sp, #28]
 8013306:	9307      	strlt	r3, [sp, #28]
 8013308:	bfb8      	it	lt
 801330a:	9204      	strlt	r2, [sp, #16]
 801330c:	7823      	ldrb	r3, [r4, #0]
 801330e:	2b2e      	cmp	r3, #46	@ 0x2e
 8013310:	d10a      	bne.n	8013328 <_svfiprintf_r+0x130>
 8013312:	7863      	ldrb	r3, [r4, #1]
 8013314:	2b2a      	cmp	r3, #42	@ 0x2a
 8013316:	d132      	bne.n	801337e <_svfiprintf_r+0x186>
 8013318:	9b03      	ldr	r3, [sp, #12]
 801331a:	1d1a      	adds	r2, r3, #4
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	9203      	str	r2, [sp, #12]
 8013320:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013324:	3402      	adds	r4, #2
 8013326:	9305      	str	r3, [sp, #20]
 8013328:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80133ec <_svfiprintf_r+0x1f4>
 801332c:	7821      	ldrb	r1, [r4, #0]
 801332e:	2203      	movs	r2, #3
 8013330:	4650      	mov	r0, sl
 8013332:	f7ec ffdd 	bl	80002f0 <memchr>
 8013336:	b138      	cbz	r0, 8013348 <_svfiprintf_r+0x150>
 8013338:	9b04      	ldr	r3, [sp, #16]
 801333a:	eba0 000a 	sub.w	r0, r0, sl
 801333e:	2240      	movs	r2, #64	@ 0x40
 8013340:	4082      	lsls	r2, r0
 8013342:	4313      	orrs	r3, r2
 8013344:	3401      	adds	r4, #1
 8013346:	9304      	str	r3, [sp, #16]
 8013348:	f814 1b01 	ldrb.w	r1, [r4], #1
 801334c:	4824      	ldr	r0, [pc, #144]	@ (80133e0 <_svfiprintf_r+0x1e8>)
 801334e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013352:	2206      	movs	r2, #6
 8013354:	f7ec ffcc 	bl	80002f0 <memchr>
 8013358:	2800      	cmp	r0, #0
 801335a:	d036      	beq.n	80133ca <_svfiprintf_r+0x1d2>
 801335c:	4b21      	ldr	r3, [pc, #132]	@ (80133e4 <_svfiprintf_r+0x1ec>)
 801335e:	bb1b      	cbnz	r3, 80133a8 <_svfiprintf_r+0x1b0>
 8013360:	9b03      	ldr	r3, [sp, #12]
 8013362:	3307      	adds	r3, #7
 8013364:	f023 0307 	bic.w	r3, r3, #7
 8013368:	3308      	adds	r3, #8
 801336a:	9303      	str	r3, [sp, #12]
 801336c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801336e:	4433      	add	r3, r6
 8013370:	9309      	str	r3, [sp, #36]	@ 0x24
 8013372:	e76a      	b.n	801324a <_svfiprintf_r+0x52>
 8013374:	fb0c 3202 	mla	r2, ip, r2, r3
 8013378:	460c      	mov	r4, r1
 801337a:	2001      	movs	r0, #1
 801337c:	e7a8      	b.n	80132d0 <_svfiprintf_r+0xd8>
 801337e:	2300      	movs	r3, #0
 8013380:	3401      	adds	r4, #1
 8013382:	9305      	str	r3, [sp, #20]
 8013384:	4619      	mov	r1, r3
 8013386:	f04f 0c0a 	mov.w	ip, #10
 801338a:	4620      	mov	r0, r4
 801338c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013390:	3a30      	subs	r2, #48	@ 0x30
 8013392:	2a09      	cmp	r2, #9
 8013394:	d903      	bls.n	801339e <_svfiprintf_r+0x1a6>
 8013396:	2b00      	cmp	r3, #0
 8013398:	d0c6      	beq.n	8013328 <_svfiprintf_r+0x130>
 801339a:	9105      	str	r1, [sp, #20]
 801339c:	e7c4      	b.n	8013328 <_svfiprintf_r+0x130>
 801339e:	fb0c 2101 	mla	r1, ip, r1, r2
 80133a2:	4604      	mov	r4, r0
 80133a4:	2301      	movs	r3, #1
 80133a6:	e7f0      	b.n	801338a <_svfiprintf_r+0x192>
 80133a8:	ab03      	add	r3, sp, #12
 80133aa:	9300      	str	r3, [sp, #0]
 80133ac:	462a      	mov	r2, r5
 80133ae:	4b0e      	ldr	r3, [pc, #56]	@ (80133e8 <_svfiprintf_r+0x1f0>)
 80133b0:	a904      	add	r1, sp, #16
 80133b2:	4638      	mov	r0, r7
 80133b4:	f7fc fc88 	bl	800fcc8 <_printf_float>
 80133b8:	1c42      	adds	r2, r0, #1
 80133ba:	4606      	mov	r6, r0
 80133bc:	d1d6      	bne.n	801336c <_svfiprintf_r+0x174>
 80133be:	89ab      	ldrh	r3, [r5, #12]
 80133c0:	065b      	lsls	r3, r3, #25
 80133c2:	f53f af2d 	bmi.w	8013220 <_svfiprintf_r+0x28>
 80133c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80133c8:	e72c      	b.n	8013224 <_svfiprintf_r+0x2c>
 80133ca:	ab03      	add	r3, sp, #12
 80133cc:	9300      	str	r3, [sp, #0]
 80133ce:	462a      	mov	r2, r5
 80133d0:	4b05      	ldr	r3, [pc, #20]	@ (80133e8 <_svfiprintf_r+0x1f0>)
 80133d2:	a904      	add	r1, sp, #16
 80133d4:	4638      	mov	r0, r7
 80133d6:	f7fc feff 	bl	80101d8 <_printf_i>
 80133da:	e7ed      	b.n	80133b8 <_svfiprintf_r+0x1c0>
 80133dc:	08014821 	.word	0x08014821
 80133e0:	0801482b 	.word	0x0801482b
 80133e4:	0800fcc9 	.word	0x0800fcc9
 80133e8:	08013141 	.word	0x08013141
 80133ec:	08014827 	.word	0x08014827

080133f0 <__sfputc_r>:
 80133f0:	6893      	ldr	r3, [r2, #8]
 80133f2:	3b01      	subs	r3, #1
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	b410      	push	{r4}
 80133f8:	6093      	str	r3, [r2, #8]
 80133fa:	da08      	bge.n	801340e <__sfputc_r+0x1e>
 80133fc:	6994      	ldr	r4, [r2, #24]
 80133fe:	42a3      	cmp	r3, r4
 8013400:	db01      	blt.n	8013406 <__sfputc_r+0x16>
 8013402:	290a      	cmp	r1, #10
 8013404:	d103      	bne.n	801340e <__sfputc_r+0x1e>
 8013406:	f85d 4b04 	ldr.w	r4, [sp], #4
 801340a:	f7fd bbb8 	b.w	8010b7e <__swbuf_r>
 801340e:	6813      	ldr	r3, [r2, #0]
 8013410:	1c58      	adds	r0, r3, #1
 8013412:	6010      	str	r0, [r2, #0]
 8013414:	7019      	strb	r1, [r3, #0]
 8013416:	4608      	mov	r0, r1
 8013418:	f85d 4b04 	ldr.w	r4, [sp], #4
 801341c:	4770      	bx	lr

0801341e <__sfputs_r>:
 801341e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013420:	4606      	mov	r6, r0
 8013422:	460f      	mov	r7, r1
 8013424:	4614      	mov	r4, r2
 8013426:	18d5      	adds	r5, r2, r3
 8013428:	42ac      	cmp	r4, r5
 801342a:	d101      	bne.n	8013430 <__sfputs_r+0x12>
 801342c:	2000      	movs	r0, #0
 801342e:	e007      	b.n	8013440 <__sfputs_r+0x22>
 8013430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013434:	463a      	mov	r2, r7
 8013436:	4630      	mov	r0, r6
 8013438:	f7ff ffda 	bl	80133f0 <__sfputc_r>
 801343c:	1c43      	adds	r3, r0, #1
 801343e:	d1f3      	bne.n	8013428 <__sfputs_r+0xa>
 8013440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013444 <_vfiprintf_r>:
 8013444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013448:	460d      	mov	r5, r1
 801344a:	b09d      	sub	sp, #116	@ 0x74
 801344c:	4614      	mov	r4, r2
 801344e:	4698      	mov	r8, r3
 8013450:	4606      	mov	r6, r0
 8013452:	b118      	cbz	r0, 801345c <_vfiprintf_r+0x18>
 8013454:	6a03      	ldr	r3, [r0, #32]
 8013456:	b90b      	cbnz	r3, 801345c <_vfiprintf_r+0x18>
 8013458:	f7fd fa76 	bl	8010948 <__sinit>
 801345c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801345e:	07d9      	lsls	r1, r3, #31
 8013460:	d405      	bmi.n	801346e <_vfiprintf_r+0x2a>
 8013462:	89ab      	ldrh	r3, [r5, #12]
 8013464:	059a      	lsls	r2, r3, #22
 8013466:	d402      	bmi.n	801346e <_vfiprintf_r+0x2a>
 8013468:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801346a:	f7fd fd44 	bl	8010ef6 <__retarget_lock_acquire_recursive>
 801346e:	89ab      	ldrh	r3, [r5, #12]
 8013470:	071b      	lsls	r3, r3, #28
 8013472:	d501      	bpl.n	8013478 <_vfiprintf_r+0x34>
 8013474:	692b      	ldr	r3, [r5, #16]
 8013476:	b99b      	cbnz	r3, 80134a0 <_vfiprintf_r+0x5c>
 8013478:	4629      	mov	r1, r5
 801347a:	4630      	mov	r0, r6
 801347c:	f7fd fbbe 	bl	8010bfc <__swsetup_r>
 8013480:	b170      	cbz	r0, 80134a0 <_vfiprintf_r+0x5c>
 8013482:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013484:	07dc      	lsls	r4, r3, #31
 8013486:	d504      	bpl.n	8013492 <_vfiprintf_r+0x4e>
 8013488:	f04f 30ff 	mov.w	r0, #4294967295
 801348c:	b01d      	add	sp, #116	@ 0x74
 801348e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013492:	89ab      	ldrh	r3, [r5, #12]
 8013494:	0598      	lsls	r0, r3, #22
 8013496:	d4f7      	bmi.n	8013488 <_vfiprintf_r+0x44>
 8013498:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801349a:	f7fd fd2d 	bl	8010ef8 <__retarget_lock_release_recursive>
 801349e:	e7f3      	b.n	8013488 <_vfiprintf_r+0x44>
 80134a0:	2300      	movs	r3, #0
 80134a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80134a4:	2320      	movs	r3, #32
 80134a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80134aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80134ae:	2330      	movs	r3, #48	@ 0x30
 80134b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013660 <_vfiprintf_r+0x21c>
 80134b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80134b8:	f04f 0901 	mov.w	r9, #1
 80134bc:	4623      	mov	r3, r4
 80134be:	469a      	mov	sl, r3
 80134c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134c4:	b10a      	cbz	r2, 80134ca <_vfiprintf_r+0x86>
 80134c6:	2a25      	cmp	r2, #37	@ 0x25
 80134c8:	d1f9      	bne.n	80134be <_vfiprintf_r+0x7a>
 80134ca:	ebba 0b04 	subs.w	fp, sl, r4
 80134ce:	d00b      	beq.n	80134e8 <_vfiprintf_r+0xa4>
 80134d0:	465b      	mov	r3, fp
 80134d2:	4622      	mov	r2, r4
 80134d4:	4629      	mov	r1, r5
 80134d6:	4630      	mov	r0, r6
 80134d8:	f7ff ffa1 	bl	801341e <__sfputs_r>
 80134dc:	3001      	adds	r0, #1
 80134de:	f000 80a7 	beq.w	8013630 <_vfiprintf_r+0x1ec>
 80134e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80134e4:	445a      	add	r2, fp
 80134e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80134e8:	f89a 3000 	ldrb.w	r3, [sl]
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	f000 809f 	beq.w	8013630 <_vfiprintf_r+0x1ec>
 80134f2:	2300      	movs	r3, #0
 80134f4:	f04f 32ff 	mov.w	r2, #4294967295
 80134f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80134fc:	f10a 0a01 	add.w	sl, sl, #1
 8013500:	9304      	str	r3, [sp, #16]
 8013502:	9307      	str	r3, [sp, #28]
 8013504:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013508:	931a      	str	r3, [sp, #104]	@ 0x68
 801350a:	4654      	mov	r4, sl
 801350c:	2205      	movs	r2, #5
 801350e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013512:	4853      	ldr	r0, [pc, #332]	@ (8013660 <_vfiprintf_r+0x21c>)
 8013514:	f7ec feec 	bl	80002f0 <memchr>
 8013518:	9a04      	ldr	r2, [sp, #16]
 801351a:	b9d8      	cbnz	r0, 8013554 <_vfiprintf_r+0x110>
 801351c:	06d1      	lsls	r1, r2, #27
 801351e:	bf44      	itt	mi
 8013520:	2320      	movmi	r3, #32
 8013522:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013526:	0713      	lsls	r3, r2, #28
 8013528:	bf44      	itt	mi
 801352a:	232b      	movmi	r3, #43	@ 0x2b
 801352c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013530:	f89a 3000 	ldrb.w	r3, [sl]
 8013534:	2b2a      	cmp	r3, #42	@ 0x2a
 8013536:	d015      	beq.n	8013564 <_vfiprintf_r+0x120>
 8013538:	9a07      	ldr	r2, [sp, #28]
 801353a:	4654      	mov	r4, sl
 801353c:	2000      	movs	r0, #0
 801353e:	f04f 0c0a 	mov.w	ip, #10
 8013542:	4621      	mov	r1, r4
 8013544:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013548:	3b30      	subs	r3, #48	@ 0x30
 801354a:	2b09      	cmp	r3, #9
 801354c:	d94b      	bls.n	80135e6 <_vfiprintf_r+0x1a2>
 801354e:	b1b0      	cbz	r0, 801357e <_vfiprintf_r+0x13a>
 8013550:	9207      	str	r2, [sp, #28]
 8013552:	e014      	b.n	801357e <_vfiprintf_r+0x13a>
 8013554:	eba0 0308 	sub.w	r3, r0, r8
 8013558:	fa09 f303 	lsl.w	r3, r9, r3
 801355c:	4313      	orrs	r3, r2
 801355e:	9304      	str	r3, [sp, #16]
 8013560:	46a2      	mov	sl, r4
 8013562:	e7d2      	b.n	801350a <_vfiprintf_r+0xc6>
 8013564:	9b03      	ldr	r3, [sp, #12]
 8013566:	1d19      	adds	r1, r3, #4
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	9103      	str	r1, [sp, #12]
 801356c:	2b00      	cmp	r3, #0
 801356e:	bfbb      	ittet	lt
 8013570:	425b      	neglt	r3, r3
 8013572:	f042 0202 	orrlt.w	r2, r2, #2
 8013576:	9307      	strge	r3, [sp, #28]
 8013578:	9307      	strlt	r3, [sp, #28]
 801357a:	bfb8      	it	lt
 801357c:	9204      	strlt	r2, [sp, #16]
 801357e:	7823      	ldrb	r3, [r4, #0]
 8013580:	2b2e      	cmp	r3, #46	@ 0x2e
 8013582:	d10a      	bne.n	801359a <_vfiprintf_r+0x156>
 8013584:	7863      	ldrb	r3, [r4, #1]
 8013586:	2b2a      	cmp	r3, #42	@ 0x2a
 8013588:	d132      	bne.n	80135f0 <_vfiprintf_r+0x1ac>
 801358a:	9b03      	ldr	r3, [sp, #12]
 801358c:	1d1a      	adds	r2, r3, #4
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	9203      	str	r2, [sp, #12]
 8013592:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013596:	3402      	adds	r4, #2
 8013598:	9305      	str	r3, [sp, #20]
 801359a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013670 <_vfiprintf_r+0x22c>
 801359e:	7821      	ldrb	r1, [r4, #0]
 80135a0:	2203      	movs	r2, #3
 80135a2:	4650      	mov	r0, sl
 80135a4:	f7ec fea4 	bl	80002f0 <memchr>
 80135a8:	b138      	cbz	r0, 80135ba <_vfiprintf_r+0x176>
 80135aa:	9b04      	ldr	r3, [sp, #16]
 80135ac:	eba0 000a 	sub.w	r0, r0, sl
 80135b0:	2240      	movs	r2, #64	@ 0x40
 80135b2:	4082      	lsls	r2, r0
 80135b4:	4313      	orrs	r3, r2
 80135b6:	3401      	adds	r4, #1
 80135b8:	9304      	str	r3, [sp, #16]
 80135ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135be:	4829      	ldr	r0, [pc, #164]	@ (8013664 <_vfiprintf_r+0x220>)
 80135c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80135c4:	2206      	movs	r2, #6
 80135c6:	f7ec fe93 	bl	80002f0 <memchr>
 80135ca:	2800      	cmp	r0, #0
 80135cc:	d03f      	beq.n	801364e <_vfiprintf_r+0x20a>
 80135ce:	4b26      	ldr	r3, [pc, #152]	@ (8013668 <_vfiprintf_r+0x224>)
 80135d0:	bb1b      	cbnz	r3, 801361a <_vfiprintf_r+0x1d6>
 80135d2:	9b03      	ldr	r3, [sp, #12]
 80135d4:	3307      	adds	r3, #7
 80135d6:	f023 0307 	bic.w	r3, r3, #7
 80135da:	3308      	adds	r3, #8
 80135dc:	9303      	str	r3, [sp, #12]
 80135de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135e0:	443b      	add	r3, r7
 80135e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80135e4:	e76a      	b.n	80134bc <_vfiprintf_r+0x78>
 80135e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80135ea:	460c      	mov	r4, r1
 80135ec:	2001      	movs	r0, #1
 80135ee:	e7a8      	b.n	8013542 <_vfiprintf_r+0xfe>
 80135f0:	2300      	movs	r3, #0
 80135f2:	3401      	adds	r4, #1
 80135f4:	9305      	str	r3, [sp, #20]
 80135f6:	4619      	mov	r1, r3
 80135f8:	f04f 0c0a 	mov.w	ip, #10
 80135fc:	4620      	mov	r0, r4
 80135fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013602:	3a30      	subs	r2, #48	@ 0x30
 8013604:	2a09      	cmp	r2, #9
 8013606:	d903      	bls.n	8013610 <_vfiprintf_r+0x1cc>
 8013608:	2b00      	cmp	r3, #0
 801360a:	d0c6      	beq.n	801359a <_vfiprintf_r+0x156>
 801360c:	9105      	str	r1, [sp, #20]
 801360e:	e7c4      	b.n	801359a <_vfiprintf_r+0x156>
 8013610:	fb0c 2101 	mla	r1, ip, r1, r2
 8013614:	4604      	mov	r4, r0
 8013616:	2301      	movs	r3, #1
 8013618:	e7f0      	b.n	80135fc <_vfiprintf_r+0x1b8>
 801361a:	ab03      	add	r3, sp, #12
 801361c:	9300      	str	r3, [sp, #0]
 801361e:	462a      	mov	r2, r5
 8013620:	4b12      	ldr	r3, [pc, #72]	@ (801366c <_vfiprintf_r+0x228>)
 8013622:	a904      	add	r1, sp, #16
 8013624:	4630      	mov	r0, r6
 8013626:	f7fc fb4f 	bl	800fcc8 <_printf_float>
 801362a:	4607      	mov	r7, r0
 801362c:	1c78      	adds	r0, r7, #1
 801362e:	d1d6      	bne.n	80135de <_vfiprintf_r+0x19a>
 8013630:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013632:	07d9      	lsls	r1, r3, #31
 8013634:	d405      	bmi.n	8013642 <_vfiprintf_r+0x1fe>
 8013636:	89ab      	ldrh	r3, [r5, #12]
 8013638:	059a      	lsls	r2, r3, #22
 801363a:	d402      	bmi.n	8013642 <_vfiprintf_r+0x1fe>
 801363c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801363e:	f7fd fc5b 	bl	8010ef8 <__retarget_lock_release_recursive>
 8013642:	89ab      	ldrh	r3, [r5, #12]
 8013644:	065b      	lsls	r3, r3, #25
 8013646:	f53f af1f 	bmi.w	8013488 <_vfiprintf_r+0x44>
 801364a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801364c:	e71e      	b.n	801348c <_vfiprintf_r+0x48>
 801364e:	ab03      	add	r3, sp, #12
 8013650:	9300      	str	r3, [sp, #0]
 8013652:	462a      	mov	r2, r5
 8013654:	4b05      	ldr	r3, [pc, #20]	@ (801366c <_vfiprintf_r+0x228>)
 8013656:	a904      	add	r1, sp, #16
 8013658:	4630      	mov	r0, r6
 801365a:	f7fc fdbd 	bl	80101d8 <_printf_i>
 801365e:	e7e4      	b.n	801362a <_vfiprintf_r+0x1e6>
 8013660:	08014821 	.word	0x08014821
 8013664:	0801482b 	.word	0x0801482b
 8013668:	0800fcc9 	.word	0x0800fcc9
 801366c:	0801341f 	.word	0x0801341f
 8013670:	08014827 	.word	0x08014827

08013674 <__sflush_r>:
 8013674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801367c:	0716      	lsls	r6, r2, #28
 801367e:	4605      	mov	r5, r0
 8013680:	460c      	mov	r4, r1
 8013682:	d454      	bmi.n	801372e <__sflush_r+0xba>
 8013684:	684b      	ldr	r3, [r1, #4]
 8013686:	2b00      	cmp	r3, #0
 8013688:	dc02      	bgt.n	8013690 <__sflush_r+0x1c>
 801368a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801368c:	2b00      	cmp	r3, #0
 801368e:	dd48      	ble.n	8013722 <__sflush_r+0xae>
 8013690:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013692:	2e00      	cmp	r6, #0
 8013694:	d045      	beq.n	8013722 <__sflush_r+0xae>
 8013696:	2300      	movs	r3, #0
 8013698:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801369c:	682f      	ldr	r7, [r5, #0]
 801369e:	6a21      	ldr	r1, [r4, #32]
 80136a0:	602b      	str	r3, [r5, #0]
 80136a2:	d030      	beq.n	8013706 <__sflush_r+0x92>
 80136a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80136a6:	89a3      	ldrh	r3, [r4, #12]
 80136a8:	0759      	lsls	r1, r3, #29
 80136aa:	d505      	bpl.n	80136b8 <__sflush_r+0x44>
 80136ac:	6863      	ldr	r3, [r4, #4]
 80136ae:	1ad2      	subs	r2, r2, r3
 80136b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80136b2:	b10b      	cbz	r3, 80136b8 <__sflush_r+0x44>
 80136b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80136b6:	1ad2      	subs	r2, r2, r3
 80136b8:	2300      	movs	r3, #0
 80136ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80136bc:	6a21      	ldr	r1, [r4, #32]
 80136be:	4628      	mov	r0, r5
 80136c0:	47b0      	blx	r6
 80136c2:	1c43      	adds	r3, r0, #1
 80136c4:	89a3      	ldrh	r3, [r4, #12]
 80136c6:	d106      	bne.n	80136d6 <__sflush_r+0x62>
 80136c8:	6829      	ldr	r1, [r5, #0]
 80136ca:	291d      	cmp	r1, #29
 80136cc:	d82b      	bhi.n	8013726 <__sflush_r+0xb2>
 80136ce:	4a2a      	ldr	r2, [pc, #168]	@ (8013778 <__sflush_r+0x104>)
 80136d0:	410a      	asrs	r2, r1
 80136d2:	07d6      	lsls	r6, r2, #31
 80136d4:	d427      	bmi.n	8013726 <__sflush_r+0xb2>
 80136d6:	2200      	movs	r2, #0
 80136d8:	6062      	str	r2, [r4, #4]
 80136da:	04d9      	lsls	r1, r3, #19
 80136dc:	6922      	ldr	r2, [r4, #16]
 80136de:	6022      	str	r2, [r4, #0]
 80136e0:	d504      	bpl.n	80136ec <__sflush_r+0x78>
 80136e2:	1c42      	adds	r2, r0, #1
 80136e4:	d101      	bne.n	80136ea <__sflush_r+0x76>
 80136e6:	682b      	ldr	r3, [r5, #0]
 80136e8:	b903      	cbnz	r3, 80136ec <__sflush_r+0x78>
 80136ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80136ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80136ee:	602f      	str	r7, [r5, #0]
 80136f0:	b1b9      	cbz	r1, 8013722 <__sflush_r+0xae>
 80136f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80136f6:	4299      	cmp	r1, r3
 80136f8:	d002      	beq.n	8013700 <__sflush_r+0x8c>
 80136fa:	4628      	mov	r0, r5
 80136fc:	f7fe f9f2 	bl	8011ae4 <_free_r>
 8013700:	2300      	movs	r3, #0
 8013702:	6363      	str	r3, [r4, #52]	@ 0x34
 8013704:	e00d      	b.n	8013722 <__sflush_r+0xae>
 8013706:	2301      	movs	r3, #1
 8013708:	4628      	mov	r0, r5
 801370a:	47b0      	blx	r6
 801370c:	4602      	mov	r2, r0
 801370e:	1c50      	adds	r0, r2, #1
 8013710:	d1c9      	bne.n	80136a6 <__sflush_r+0x32>
 8013712:	682b      	ldr	r3, [r5, #0]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d0c6      	beq.n	80136a6 <__sflush_r+0x32>
 8013718:	2b1d      	cmp	r3, #29
 801371a:	d001      	beq.n	8013720 <__sflush_r+0xac>
 801371c:	2b16      	cmp	r3, #22
 801371e:	d11e      	bne.n	801375e <__sflush_r+0xea>
 8013720:	602f      	str	r7, [r5, #0]
 8013722:	2000      	movs	r0, #0
 8013724:	e022      	b.n	801376c <__sflush_r+0xf8>
 8013726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801372a:	b21b      	sxth	r3, r3
 801372c:	e01b      	b.n	8013766 <__sflush_r+0xf2>
 801372e:	690f      	ldr	r7, [r1, #16]
 8013730:	2f00      	cmp	r7, #0
 8013732:	d0f6      	beq.n	8013722 <__sflush_r+0xae>
 8013734:	0793      	lsls	r3, r2, #30
 8013736:	680e      	ldr	r6, [r1, #0]
 8013738:	bf08      	it	eq
 801373a:	694b      	ldreq	r3, [r1, #20]
 801373c:	600f      	str	r7, [r1, #0]
 801373e:	bf18      	it	ne
 8013740:	2300      	movne	r3, #0
 8013742:	eba6 0807 	sub.w	r8, r6, r7
 8013746:	608b      	str	r3, [r1, #8]
 8013748:	f1b8 0f00 	cmp.w	r8, #0
 801374c:	dde9      	ble.n	8013722 <__sflush_r+0xae>
 801374e:	6a21      	ldr	r1, [r4, #32]
 8013750:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013752:	4643      	mov	r3, r8
 8013754:	463a      	mov	r2, r7
 8013756:	4628      	mov	r0, r5
 8013758:	47b0      	blx	r6
 801375a:	2800      	cmp	r0, #0
 801375c:	dc08      	bgt.n	8013770 <__sflush_r+0xfc>
 801375e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013766:	81a3      	strh	r3, [r4, #12]
 8013768:	f04f 30ff 	mov.w	r0, #4294967295
 801376c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013770:	4407      	add	r7, r0
 8013772:	eba8 0800 	sub.w	r8, r8, r0
 8013776:	e7e7      	b.n	8013748 <__sflush_r+0xd4>
 8013778:	dfbffffe 	.word	0xdfbffffe

0801377c <_fflush_r>:
 801377c:	b538      	push	{r3, r4, r5, lr}
 801377e:	690b      	ldr	r3, [r1, #16]
 8013780:	4605      	mov	r5, r0
 8013782:	460c      	mov	r4, r1
 8013784:	b913      	cbnz	r3, 801378c <_fflush_r+0x10>
 8013786:	2500      	movs	r5, #0
 8013788:	4628      	mov	r0, r5
 801378a:	bd38      	pop	{r3, r4, r5, pc}
 801378c:	b118      	cbz	r0, 8013796 <_fflush_r+0x1a>
 801378e:	6a03      	ldr	r3, [r0, #32]
 8013790:	b90b      	cbnz	r3, 8013796 <_fflush_r+0x1a>
 8013792:	f7fd f8d9 	bl	8010948 <__sinit>
 8013796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801379a:	2b00      	cmp	r3, #0
 801379c:	d0f3      	beq.n	8013786 <_fflush_r+0xa>
 801379e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80137a0:	07d0      	lsls	r0, r2, #31
 80137a2:	d404      	bmi.n	80137ae <_fflush_r+0x32>
 80137a4:	0599      	lsls	r1, r3, #22
 80137a6:	d402      	bmi.n	80137ae <_fflush_r+0x32>
 80137a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80137aa:	f7fd fba4 	bl	8010ef6 <__retarget_lock_acquire_recursive>
 80137ae:	4628      	mov	r0, r5
 80137b0:	4621      	mov	r1, r4
 80137b2:	f7ff ff5f 	bl	8013674 <__sflush_r>
 80137b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80137b8:	07da      	lsls	r2, r3, #31
 80137ba:	4605      	mov	r5, r0
 80137bc:	d4e4      	bmi.n	8013788 <_fflush_r+0xc>
 80137be:	89a3      	ldrh	r3, [r4, #12]
 80137c0:	059b      	lsls	r3, r3, #22
 80137c2:	d4e1      	bmi.n	8013788 <_fflush_r+0xc>
 80137c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80137c6:	f7fd fb97 	bl	8010ef8 <__retarget_lock_release_recursive>
 80137ca:	e7dd      	b.n	8013788 <_fflush_r+0xc>

080137cc <__swhatbuf_r>:
 80137cc:	b570      	push	{r4, r5, r6, lr}
 80137ce:	460c      	mov	r4, r1
 80137d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137d4:	2900      	cmp	r1, #0
 80137d6:	b096      	sub	sp, #88	@ 0x58
 80137d8:	4615      	mov	r5, r2
 80137da:	461e      	mov	r6, r3
 80137dc:	da0d      	bge.n	80137fa <__swhatbuf_r+0x2e>
 80137de:	89a3      	ldrh	r3, [r4, #12]
 80137e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80137e4:	f04f 0100 	mov.w	r1, #0
 80137e8:	bf14      	ite	ne
 80137ea:	2340      	movne	r3, #64	@ 0x40
 80137ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80137f0:	2000      	movs	r0, #0
 80137f2:	6031      	str	r1, [r6, #0]
 80137f4:	602b      	str	r3, [r5, #0]
 80137f6:	b016      	add	sp, #88	@ 0x58
 80137f8:	bd70      	pop	{r4, r5, r6, pc}
 80137fa:	466a      	mov	r2, sp
 80137fc:	f000 f874 	bl	80138e8 <_fstat_r>
 8013800:	2800      	cmp	r0, #0
 8013802:	dbec      	blt.n	80137de <__swhatbuf_r+0x12>
 8013804:	9901      	ldr	r1, [sp, #4]
 8013806:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801380a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801380e:	4259      	negs	r1, r3
 8013810:	4159      	adcs	r1, r3
 8013812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013816:	e7eb      	b.n	80137f0 <__swhatbuf_r+0x24>

08013818 <__smakebuf_r>:
 8013818:	898b      	ldrh	r3, [r1, #12]
 801381a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801381c:	079d      	lsls	r5, r3, #30
 801381e:	4606      	mov	r6, r0
 8013820:	460c      	mov	r4, r1
 8013822:	d507      	bpl.n	8013834 <__smakebuf_r+0x1c>
 8013824:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013828:	6023      	str	r3, [r4, #0]
 801382a:	6123      	str	r3, [r4, #16]
 801382c:	2301      	movs	r3, #1
 801382e:	6163      	str	r3, [r4, #20]
 8013830:	b003      	add	sp, #12
 8013832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013834:	ab01      	add	r3, sp, #4
 8013836:	466a      	mov	r2, sp
 8013838:	f7ff ffc8 	bl	80137cc <__swhatbuf_r>
 801383c:	9f00      	ldr	r7, [sp, #0]
 801383e:	4605      	mov	r5, r0
 8013840:	4639      	mov	r1, r7
 8013842:	4630      	mov	r0, r6
 8013844:	f7fc f926 	bl	800fa94 <_malloc_r>
 8013848:	b948      	cbnz	r0, 801385e <__smakebuf_r+0x46>
 801384a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801384e:	059a      	lsls	r2, r3, #22
 8013850:	d4ee      	bmi.n	8013830 <__smakebuf_r+0x18>
 8013852:	f023 0303 	bic.w	r3, r3, #3
 8013856:	f043 0302 	orr.w	r3, r3, #2
 801385a:	81a3      	strh	r3, [r4, #12]
 801385c:	e7e2      	b.n	8013824 <__smakebuf_r+0xc>
 801385e:	89a3      	ldrh	r3, [r4, #12]
 8013860:	6020      	str	r0, [r4, #0]
 8013862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013866:	81a3      	strh	r3, [r4, #12]
 8013868:	9b01      	ldr	r3, [sp, #4]
 801386a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801386e:	b15b      	cbz	r3, 8013888 <__smakebuf_r+0x70>
 8013870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013874:	4630      	mov	r0, r6
 8013876:	f000 f849 	bl	801390c <_isatty_r>
 801387a:	b128      	cbz	r0, 8013888 <__smakebuf_r+0x70>
 801387c:	89a3      	ldrh	r3, [r4, #12]
 801387e:	f023 0303 	bic.w	r3, r3, #3
 8013882:	f043 0301 	orr.w	r3, r3, #1
 8013886:	81a3      	strh	r3, [r4, #12]
 8013888:	89a3      	ldrh	r3, [r4, #12]
 801388a:	431d      	orrs	r5, r3
 801388c:	81a5      	strh	r5, [r4, #12]
 801388e:	e7cf      	b.n	8013830 <__smakebuf_r+0x18>

08013890 <memmove>:
 8013890:	4288      	cmp	r0, r1
 8013892:	b510      	push	{r4, lr}
 8013894:	eb01 0402 	add.w	r4, r1, r2
 8013898:	d902      	bls.n	80138a0 <memmove+0x10>
 801389a:	4284      	cmp	r4, r0
 801389c:	4623      	mov	r3, r4
 801389e:	d807      	bhi.n	80138b0 <memmove+0x20>
 80138a0:	1e43      	subs	r3, r0, #1
 80138a2:	42a1      	cmp	r1, r4
 80138a4:	d008      	beq.n	80138b8 <memmove+0x28>
 80138a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80138aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80138ae:	e7f8      	b.n	80138a2 <memmove+0x12>
 80138b0:	4402      	add	r2, r0
 80138b2:	4601      	mov	r1, r0
 80138b4:	428a      	cmp	r2, r1
 80138b6:	d100      	bne.n	80138ba <memmove+0x2a>
 80138b8:	bd10      	pop	{r4, pc}
 80138ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80138be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80138c2:	e7f7      	b.n	80138b4 <memmove+0x24>

080138c4 <strncmp>:
 80138c4:	b510      	push	{r4, lr}
 80138c6:	b16a      	cbz	r2, 80138e4 <strncmp+0x20>
 80138c8:	3901      	subs	r1, #1
 80138ca:	1884      	adds	r4, r0, r2
 80138cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80138d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80138d4:	429a      	cmp	r2, r3
 80138d6:	d103      	bne.n	80138e0 <strncmp+0x1c>
 80138d8:	42a0      	cmp	r0, r4
 80138da:	d001      	beq.n	80138e0 <strncmp+0x1c>
 80138dc:	2a00      	cmp	r2, #0
 80138de:	d1f5      	bne.n	80138cc <strncmp+0x8>
 80138e0:	1ad0      	subs	r0, r2, r3
 80138e2:	bd10      	pop	{r4, pc}
 80138e4:	4610      	mov	r0, r2
 80138e6:	e7fc      	b.n	80138e2 <strncmp+0x1e>

080138e8 <_fstat_r>:
 80138e8:	b538      	push	{r3, r4, r5, lr}
 80138ea:	4d07      	ldr	r5, [pc, #28]	@ (8013908 <_fstat_r+0x20>)
 80138ec:	2300      	movs	r3, #0
 80138ee:	4604      	mov	r4, r0
 80138f0:	4608      	mov	r0, r1
 80138f2:	4611      	mov	r1, r2
 80138f4:	602b      	str	r3, [r5, #0]
 80138f6:	f7ee f817 	bl	8001928 <_fstat>
 80138fa:	1c43      	adds	r3, r0, #1
 80138fc:	d102      	bne.n	8013904 <_fstat_r+0x1c>
 80138fe:	682b      	ldr	r3, [r5, #0]
 8013900:	b103      	cbz	r3, 8013904 <_fstat_r+0x1c>
 8013902:	6023      	str	r3, [r4, #0]
 8013904:	bd38      	pop	{r3, r4, r5, pc}
 8013906:	bf00      	nop
 8013908:	24004f74 	.word	0x24004f74

0801390c <_isatty_r>:
 801390c:	b538      	push	{r3, r4, r5, lr}
 801390e:	4d06      	ldr	r5, [pc, #24]	@ (8013928 <_isatty_r+0x1c>)
 8013910:	2300      	movs	r3, #0
 8013912:	4604      	mov	r4, r0
 8013914:	4608      	mov	r0, r1
 8013916:	602b      	str	r3, [r5, #0]
 8013918:	f7ee f816 	bl	8001948 <_isatty>
 801391c:	1c43      	adds	r3, r0, #1
 801391e:	d102      	bne.n	8013926 <_isatty_r+0x1a>
 8013920:	682b      	ldr	r3, [r5, #0]
 8013922:	b103      	cbz	r3, 8013926 <_isatty_r+0x1a>
 8013924:	6023      	str	r3, [r4, #0]
 8013926:	bd38      	pop	{r3, r4, r5, pc}
 8013928:	24004f74 	.word	0x24004f74
 801392c:	00000000 	.word	0x00000000

08013930 <nan>:
 8013930:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013938 <nan+0x8>
 8013934:	4770      	bx	lr
 8013936:	bf00      	nop
 8013938:	00000000 	.word	0x00000000
 801393c:	7ff80000 	.word	0x7ff80000

08013940 <_calloc_r>:
 8013940:	b570      	push	{r4, r5, r6, lr}
 8013942:	fba1 5402 	umull	r5, r4, r1, r2
 8013946:	b93c      	cbnz	r4, 8013958 <_calloc_r+0x18>
 8013948:	4629      	mov	r1, r5
 801394a:	f7fc f8a3 	bl	800fa94 <_malloc_r>
 801394e:	4606      	mov	r6, r0
 8013950:	b928      	cbnz	r0, 801395e <_calloc_r+0x1e>
 8013952:	2600      	movs	r6, #0
 8013954:	4630      	mov	r0, r6
 8013956:	bd70      	pop	{r4, r5, r6, pc}
 8013958:	220c      	movs	r2, #12
 801395a:	6002      	str	r2, [r0, #0]
 801395c:	e7f9      	b.n	8013952 <_calloc_r+0x12>
 801395e:	462a      	mov	r2, r5
 8013960:	4621      	mov	r1, r4
 8013962:	f7fd f9a1 	bl	8010ca8 <memset>
 8013966:	e7f5      	b.n	8013954 <_calloc_r+0x14>

08013968 <rshift>:
 8013968:	6903      	ldr	r3, [r0, #16]
 801396a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801396e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013972:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013976:	f100 0414 	add.w	r4, r0, #20
 801397a:	dd45      	ble.n	8013a08 <rshift+0xa0>
 801397c:	f011 011f 	ands.w	r1, r1, #31
 8013980:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013984:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013988:	d10c      	bne.n	80139a4 <rshift+0x3c>
 801398a:	f100 0710 	add.w	r7, r0, #16
 801398e:	4629      	mov	r1, r5
 8013990:	42b1      	cmp	r1, r6
 8013992:	d334      	bcc.n	80139fe <rshift+0x96>
 8013994:	1a9b      	subs	r3, r3, r2
 8013996:	009b      	lsls	r3, r3, #2
 8013998:	1eea      	subs	r2, r5, #3
 801399a:	4296      	cmp	r6, r2
 801399c:	bf38      	it	cc
 801399e:	2300      	movcc	r3, #0
 80139a0:	4423      	add	r3, r4
 80139a2:	e015      	b.n	80139d0 <rshift+0x68>
 80139a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80139a8:	f1c1 0820 	rsb	r8, r1, #32
 80139ac:	40cf      	lsrs	r7, r1
 80139ae:	f105 0e04 	add.w	lr, r5, #4
 80139b2:	46a1      	mov	r9, r4
 80139b4:	4576      	cmp	r6, lr
 80139b6:	46f4      	mov	ip, lr
 80139b8:	d815      	bhi.n	80139e6 <rshift+0x7e>
 80139ba:	1a9a      	subs	r2, r3, r2
 80139bc:	0092      	lsls	r2, r2, #2
 80139be:	3a04      	subs	r2, #4
 80139c0:	3501      	adds	r5, #1
 80139c2:	42ae      	cmp	r6, r5
 80139c4:	bf38      	it	cc
 80139c6:	2200      	movcc	r2, #0
 80139c8:	18a3      	adds	r3, r4, r2
 80139ca:	50a7      	str	r7, [r4, r2]
 80139cc:	b107      	cbz	r7, 80139d0 <rshift+0x68>
 80139ce:	3304      	adds	r3, #4
 80139d0:	1b1a      	subs	r2, r3, r4
 80139d2:	42a3      	cmp	r3, r4
 80139d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80139d8:	bf08      	it	eq
 80139da:	2300      	moveq	r3, #0
 80139dc:	6102      	str	r2, [r0, #16]
 80139de:	bf08      	it	eq
 80139e0:	6143      	streq	r3, [r0, #20]
 80139e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80139e6:	f8dc c000 	ldr.w	ip, [ip]
 80139ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80139ee:	ea4c 0707 	orr.w	r7, ip, r7
 80139f2:	f849 7b04 	str.w	r7, [r9], #4
 80139f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80139fa:	40cf      	lsrs	r7, r1
 80139fc:	e7da      	b.n	80139b4 <rshift+0x4c>
 80139fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8013a02:	f847 cf04 	str.w	ip, [r7, #4]!
 8013a06:	e7c3      	b.n	8013990 <rshift+0x28>
 8013a08:	4623      	mov	r3, r4
 8013a0a:	e7e1      	b.n	80139d0 <rshift+0x68>

08013a0c <__hexdig_fun>:
 8013a0c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013a10:	2b09      	cmp	r3, #9
 8013a12:	d802      	bhi.n	8013a1a <__hexdig_fun+0xe>
 8013a14:	3820      	subs	r0, #32
 8013a16:	b2c0      	uxtb	r0, r0
 8013a18:	4770      	bx	lr
 8013a1a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013a1e:	2b05      	cmp	r3, #5
 8013a20:	d801      	bhi.n	8013a26 <__hexdig_fun+0x1a>
 8013a22:	3847      	subs	r0, #71	@ 0x47
 8013a24:	e7f7      	b.n	8013a16 <__hexdig_fun+0xa>
 8013a26:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013a2a:	2b05      	cmp	r3, #5
 8013a2c:	d801      	bhi.n	8013a32 <__hexdig_fun+0x26>
 8013a2e:	3827      	subs	r0, #39	@ 0x27
 8013a30:	e7f1      	b.n	8013a16 <__hexdig_fun+0xa>
 8013a32:	2000      	movs	r0, #0
 8013a34:	4770      	bx	lr
	...

08013a38 <__gethex>:
 8013a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a3c:	b085      	sub	sp, #20
 8013a3e:	468a      	mov	sl, r1
 8013a40:	9302      	str	r3, [sp, #8]
 8013a42:	680b      	ldr	r3, [r1, #0]
 8013a44:	9001      	str	r0, [sp, #4]
 8013a46:	4690      	mov	r8, r2
 8013a48:	1c9c      	adds	r4, r3, #2
 8013a4a:	46a1      	mov	r9, r4
 8013a4c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013a50:	2830      	cmp	r0, #48	@ 0x30
 8013a52:	d0fa      	beq.n	8013a4a <__gethex+0x12>
 8013a54:	eba9 0303 	sub.w	r3, r9, r3
 8013a58:	f1a3 0b02 	sub.w	fp, r3, #2
 8013a5c:	f7ff ffd6 	bl	8013a0c <__hexdig_fun>
 8013a60:	4605      	mov	r5, r0
 8013a62:	2800      	cmp	r0, #0
 8013a64:	d168      	bne.n	8013b38 <__gethex+0x100>
 8013a66:	49a0      	ldr	r1, [pc, #640]	@ (8013ce8 <__gethex+0x2b0>)
 8013a68:	2201      	movs	r2, #1
 8013a6a:	4648      	mov	r0, r9
 8013a6c:	f7ff ff2a 	bl	80138c4 <strncmp>
 8013a70:	4607      	mov	r7, r0
 8013a72:	2800      	cmp	r0, #0
 8013a74:	d167      	bne.n	8013b46 <__gethex+0x10e>
 8013a76:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013a7a:	4626      	mov	r6, r4
 8013a7c:	f7ff ffc6 	bl	8013a0c <__hexdig_fun>
 8013a80:	2800      	cmp	r0, #0
 8013a82:	d062      	beq.n	8013b4a <__gethex+0x112>
 8013a84:	4623      	mov	r3, r4
 8013a86:	7818      	ldrb	r0, [r3, #0]
 8013a88:	2830      	cmp	r0, #48	@ 0x30
 8013a8a:	4699      	mov	r9, r3
 8013a8c:	f103 0301 	add.w	r3, r3, #1
 8013a90:	d0f9      	beq.n	8013a86 <__gethex+0x4e>
 8013a92:	f7ff ffbb 	bl	8013a0c <__hexdig_fun>
 8013a96:	fab0 f580 	clz	r5, r0
 8013a9a:	096d      	lsrs	r5, r5, #5
 8013a9c:	f04f 0b01 	mov.w	fp, #1
 8013aa0:	464a      	mov	r2, r9
 8013aa2:	4616      	mov	r6, r2
 8013aa4:	3201      	adds	r2, #1
 8013aa6:	7830      	ldrb	r0, [r6, #0]
 8013aa8:	f7ff ffb0 	bl	8013a0c <__hexdig_fun>
 8013aac:	2800      	cmp	r0, #0
 8013aae:	d1f8      	bne.n	8013aa2 <__gethex+0x6a>
 8013ab0:	498d      	ldr	r1, [pc, #564]	@ (8013ce8 <__gethex+0x2b0>)
 8013ab2:	2201      	movs	r2, #1
 8013ab4:	4630      	mov	r0, r6
 8013ab6:	f7ff ff05 	bl	80138c4 <strncmp>
 8013aba:	2800      	cmp	r0, #0
 8013abc:	d13f      	bne.n	8013b3e <__gethex+0x106>
 8013abe:	b944      	cbnz	r4, 8013ad2 <__gethex+0x9a>
 8013ac0:	1c74      	adds	r4, r6, #1
 8013ac2:	4622      	mov	r2, r4
 8013ac4:	4616      	mov	r6, r2
 8013ac6:	3201      	adds	r2, #1
 8013ac8:	7830      	ldrb	r0, [r6, #0]
 8013aca:	f7ff ff9f 	bl	8013a0c <__hexdig_fun>
 8013ace:	2800      	cmp	r0, #0
 8013ad0:	d1f8      	bne.n	8013ac4 <__gethex+0x8c>
 8013ad2:	1ba4      	subs	r4, r4, r6
 8013ad4:	00a7      	lsls	r7, r4, #2
 8013ad6:	7833      	ldrb	r3, [r6, #0]
 8013ad8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013adc:	2b50      	cmp	r3, #80	@ 0x50
 8013ade:	d13e      	bne.n	8013b5e <__gethex+0x126>
 8013ae0:	7873      	ldrb	r3, [r6, #1]
 8013ae2:	2b2b      	cmp	r3, #43	@ 0x2b
 8013ae4:	d033      	beq.n	8013b4e <__gethex+0x116>
 8013ae6:	2b2d      	cmp	r3, #45	@ 0x2d
 8013ae8:	d034      	beq.n	8013b54 <__gethex+0x11c>
 8013aea:	1c71      	adds	r1, r6, #1
 8013aec:	2400      	movs	r4, #0
 8013aee:	7808      	ldrb	r0, [r1, #0]
 8013af0:	f7ff ff8c 	bl	8013a0c <__hexdig_fun>
 8013af4:	1e43      	subs	r3, r0, #1
 8013af6:	b2db      	uxtb	r3, r3
 8013af8:	2b18      	cmp	r3, #24
 8013afa:	d830      	bhi.n	8013b5e <__gethex+0x126>
 8013afc:	f1a0 0210 	sub.w	r2, r0, #16
 8013b00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013b04:	f7ff ff82 	bl	8013a0c <__hexdig_fun>
 8013b08:	f100 3cff 	add.w	ip, r0, #4294967295
 8013b0c:	fa5f fc8c 	uxtb.w	ip, ip
 8013b10:	f1bc 0f18 	cmp.w	ip, #24
 8013b14:	f04f 030a 	mov.w	r3, #10
 8013b18:	d91e      	bls.n	8013b58 <__gethex+0x120>
 8013b1a:	b104      	cbz	r4, 8013b1e <__gethex+0xe6>
 8013b1c:	4252      	negs	r2, r2
 8013b1e:	4417      	add	r7, r2
 8013b20:	f8ca 1000 	str.w	r1, [sl]
 8013b24:	b1ed      	cbz	r5, 8013b62 <__gethex+0x12a>
 8013b26:	f1bb 0f00 	cmp.w	fp, #0
 8013b2a:	bf0c      	ite	eq
 8013b2c:	2506      	moveq	r5, #6
 8013b2e:	2500      	movne	r5, #0
 8013b30:	4628      	mov	r0, r5
 8013b32:	b005      	add	sp, #20
 8013b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b38:	2500      	movs	r5, #0
 8013b3a:	462c      	mov	r4, r5
 8013b3c:	e7b0      	b.n	8013aa0 <__gethex+0x68>
 8013b3e:	2c00      	cmp	r4, #0
 8013b40:	d1c7      	bne.n	8013ad2 <__gethex+0x9a>
 8013b42:	4627      	mov	r7, r4
 8013b44:	e7c7      	b.n	8013ad6 <__gethex+0x9e>
 8013b46:	464e      	mov	r6, r9
 8013b48:	462f      	mov	r7, r5
 8013b4a:	2501      	movs	r5, #1
 8013b4c:	e7c3      	b.n	8013ad6 <__gethex+0x9e>
 8013b4e:	2400      	movs	r4, #0
 8013b50:	1cb1      	adds	r1, r6, #2
 8013b52:	e7cc      	b.n	8013aee <__gethex+0xb6>
 8013b54:	2401      	movs	r4, #1
 8013b56:	e7fb      	b.n	8013b50 <__gethex+0x118>
 8013b58:	fb03 0002 	mla	r0, r3, r2, r0
 8013b5c:	e7ce      	b.n	8013afc <__gethex+0xc4>
 8013b5e:	4631      	mov	r1, r6
 8013b60:	e7de      	b.n	8013b20 <__gethex+0xe8>
 8013b62:	eba6 0309 	sub.w	r3, r6, r9
 8013b66:	3b01      	subs	r3, #1
 8013b68:	4629      	mov	r1, r5
 8013b6a:	2b07      	cmp	r3, #7
 8013b6c:	dc0a      	bgt.n	8013b84 <__gethex+0x14c>
 8013b6e:	9801      	ldr	r0, [sp, #4]
 8013b70:	f7fe f802 	bl	8011b78 <_Balloc>
 8013b74:	4604      	mov	r4, r0
 8013b76:	b940      	cbnz	r0, 8013b8a <__gethex+0x152>
 8013b78:	4b5c      	ldr	r3, [pc, #368]	@ (8013cec <__gethex+0x2b4>)
 8013b7a:	4602      	mov	r2, r0
 8013b7c:	21e4      	movs	r1, #228	@ 0xe4
 8013b7e:	485c      	ldr	r0, [pc, #368]	@ (8013cf0 <__gethex+0x2b8>)
 8013b80:	f7fb ff38 	bl	800f9f4 <__assert_func>
 8013b84:	3101      	adds	r1, #1
 8013b86:	105b      	asrs	r3, r3, #1
 8013b88:	e7ef      	b.n	8013b6a <__gethex+0x132>
 8013b8a:	f100 0a14 	add.w	sl, r0, #20
 8013b8e:	2300      	movs	r3, #0
 8013b90:	4655      	mov	r5, sl
 8013b92:	469b      	mov	fp, r3
 8013b94:	45b1      	cmp	r9, r6
 8013b96:	d337      	bcc.n	8013c08 <__gethex+0x1d0>
 8013b98:	f845 bb04 	str.w	fp, [r5], #4
 8013b9c:	eba5 050a 	sub.w	r5, r5, sl
 8013ba0:	10ad      	asrs	r5, r5, #2
 8013ba2:	6125      	str	r5, [r4, #16]
 8013ba4:	4658      	mov	r0, fp
 8013ba6:	f7fe f8d9 	bl	8011d5c <__hi0bits>
 8013baa:	016d      	lsls	r5, r5, #5
 8013bac:	f8d8 6000 	ldr.w	r6, [r8]
 8013bb0:	1a2d      	subs	r5, r5, r0
 8013bb2:	42b5      	cmp	r5, r6
 8013bb4:	dd54      	ble.n	8013c60 <__gethex+0x228>
 8013bb6:	1bad      	subs	r5, r5, r6
 8013bb8:	4629      	mov	r1, r5
 8013bba:	4620      	mov	r0, r4
 8013bbc:	f7fe fc6a 	bl	8012494 <__any_on>
 8013bc0:	4681      	mov	r9, r0
 8013bc2:	b178      	cbz	r0, 8013be4 <__gethex+0x1ac>
 8013bc4:	1e6b      	subs	r3, r5, #1
 8013bc6:	1159      	asrs	r1, r3, #5
 8013bc8:	f003 021f 	and.w	r2, r3, #31
 8013bcc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013bd0:	f04f 0901 	mov.w	r9, #1
 8013bd4:	fa09 f202 	lsl.w	r2, r9, r2
 8013bd8:	420a      	tst	r2, r1
 8013bda:	d003      	beq.n	8013be4 <__gethex+0x1ac>
 8013bdc:	454b      	cmp	r3, r9
 8013bde:	dc36      	bgt.n	8013c4e <__gethex+0x216>
 8013be0:	f04f 0902 	mov.w	r9, #2
 8013be4:	4629      	mov	r1, r5
 8013be6:	4620      	mov	r0, r4
 8013be8:	f7ff febe 	bl	8013968 <rshift>
 8013bec:	442f      	add	r7, r5
 8013bee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013bf2:	42bb      	cmp	r3, r7
 8013bf4:	da42      	bge.n	8013c7c <__gethex+0x244>
 8013bf6:	9801      	ldr	r0, [sp, #4]
 8013bf8:	4621      	mov	r1, r4
 8013bfa:	f7fd fffd 	bl	8011bf8 <_Bfree>
 8013bfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013c00:	2300      	movs	r3, #0
 8013c02:	6013      	str	r3, [r2, #0]
 8013c04:	25a3      	movs	r5, #163	@ 0xa3
 8013c06:	e793      	b.n	8013b30 <__gethex+0xf8>
 8013c08:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013c0c:	2a2e      	cmp	r2, #46	@ 0x2e
 8013c0e:	d012      	beq.n	8013c36 <__gethex+0x1fe>
 8013c10:	2b20      	cmp	r3, #32
 8013c12:	d104      	bne.n	8013c1e <__gethex+0x1e6>
 8013c14:	f845 bb04 	str.w	fp, [r5], #4
 8013c18:	f04f 0b00 	mov.w	fp, #0
 8013c1c:	465b      	mov	r3, fp
 8013c1e:	7830      	ldrb	r0, [r6, #0]
 8013c20:	9303      	str	r3, [sp, #12]
 8013c22:	f7ff fef3 	bl	8013a0c <__hexdig_fun>
 8013c26:	9b03      	ldr	r3, [sp, #12]
 8013c28:	f000 000f 	and.w	r0, r0, #15
 8013c2c:	4098      	lsls	r0, r3
 8013c2e:	ea4b 0b00 	orr.w	fp, fp, r0
 8013c32:	3304      	adds	r3, #4
 8013c34:	e7ae      	b.n	8013b94 <__gethex+0x15c>
 8013c36:	45b1      	cmp	r9, r6
 8013c38:	d8ea      	bhi.n	8013c10 <__gethex+0x1d8>
 8013c3a:	492b      	ldr	r1, [pc, #172]	@ (8013ce8 <__gethex+0x2b0>)
 8013c3c:	9303      	str	r3, [sp, #12]
 8013c3e:	2201      	movs	r2, #1
 8013c40:	4630      	mov	r0, r6
 8013c42:	f7ff fe3f 	bl	80138c4 <strncmp>
 8013c46:	9b03      	ldr	r3, [sp, #12]
 8013c48:	2800      	cmp	r0, #0
 8013c4a:	d1e1      	bne.n	8013c10 <__gethex+0x1d8>
 8013c4c:	e7a2      	b.n	8013b94 <__gethex+0x15c>
 8013c4e:	1ea9      	subs	r1, r5, #2
 8013c50:	4620      	mov	r0, r4
 8013c52:	f7fe fc1f 	bl	8012494 <__any_on>
 8013c56:	2800      	cmp	r0, #0
 8013c58:	d0c2      	beq.n	8013be0 <__gethex+0x1a8>
 8013c5a:	f04f 0903 	mov.w	r9, #3
 8013c5e:	e7c1      	b.n	8013be4 <__gethex+0x1ac>
 8013c60:	da09      	bge.n	8013c76 <__gethex+0x23e>
 8013c62:	1b75      	subs	r5, r6, r5
 8013c64:	4621      	mov	r1, r4
 8013c66:	9801      	ldr	r0, [sp, #4]
 8013c68:	462a      	mov	r2, r5
 8013c6a:	f7fe f9dd 	bl	8012028 <__lshift>
 8013c6e:	1b7f      	subs	r7, r7, r5
 8013c70:	4604      	mov	r4, r0
 8013c72:	f100 0a14 	add.w	sl, r0, #20
 8013c76:	f04f 0900 	mov.w	r9, #0
 8013c7a:	e7b8      	b.n	8013bee <__gethex+0x1b6>
 8013c7c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013c80:	42bd      	cmp	r5, r7
 8013c82:	dd6f      	ble.n	8013d64 <__gethex+0x32c>
 8013c84:	1bed      	subs	r5, r5, r7
 8013c86:	42ae      	cmp	r6, r5
 8013c88:	dc34      	bgt.n	8013cf4 <__gethex+0x2bc>
 8013c8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013c8e:	2b02      	cmp	r3, #2
 8013c90:	d022      	beq.n	8013cd8 <__gethex+0x2a0>
 8013c92:	2b03      	cmp	r3, #3
 8013c94:	d024      	beq.n	8013ce0 <__gethex+0x2a8>
 8013c96:	2b01      	cmp	r3, #1
 8013c98:	d115      	bne.n	8013cc6 <__gethex+0x28e>
 8013c9a:	42ae      	cmp	r6, r5
 8013c9c:	d113      	bne.n	8013cc6 <__gethex+0x28e>
 8013c9e:	2e01      	cmp	r6, #1
 8013ca0:	d10b      	bne.n	8013cba <__gethex+0x282>
 8013ca2:	9a02      	ldr	r2, [sp, #8]
 8013ca4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013ca8:	6013      	str	r3, [r2, #0]
 8013caa:	2301      	movs	r3, #1
 8013cac:	6123      	str	r3, [r4, #16]
 8013cae:	f8ca 3000 	str.w	r3, [sl]
 8013cb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cb4:	2562      	movs	r5, #98	@ 0x62
 8013cb6:	601c      	str	r4, [r3, #0]
 8013cb8:	e73a      	b.n	8013b30 <__gethex+0xf8>
 8013cba:	1e71      	subs	r1, r6, #1
 8013cbc:	4620      	mov	r0, r4
 8013cbe:	f7fe fbe9 	bl	8012494 <__any_on>
 8013cc2:	2800      	cmp	r0, #0
 8013cc4:	d1ed      	bne.n	8013ca2 <__gethex+0x26a>
 8013cc6:	9801      	ldr	r0, [sp, #4]
 8013cc8:	4621      	mov	r1, r4
 8013cca:	f7fd ff95 	bl	8011bf8 <_Bfree>
 8013cce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013cd0:	2300      	movs	r3, #0
 8013cd2:	6013      	str	r3, [r2, #0]
 8013cd4:	2550      	movs	r5, #80	@ 0x50
 8013cd6:	e72b      	b.n	8013b30 <__gethex+0xf8>
 8013cd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d1f3      	bne.n	8013cc6 <__gethex+0x28e>
 8013cde:	e7e0      	b.n	8013ca2 <__gethex+0x26a>
 8013ce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d1dd      	bne.n	8013ca2 <__gethex+0x26a>
 8013ce6:	e7ee      	b.n	8013cc6 <__gethex+0x28e>
 8013ce8:	080146c8 	.word	0x080146c8
 8013cec:	08014561 	.word	0x08014561
 8013cf0:	0801483a 	.word	0x0801483a
 8013cf4:	1e6f      	subs	r7, r5, #1
 8013cf6:	f1b9 0f00 	cmp.w	r9, #0
 8013cfa:	d130      	bne.n	8013d5e <__gethex+0x326>
 8013cfc:	b127      	cbz	r7, 8013d08 <__gethex+0x2d0>
 8013cfe:	4639      	mov	r1, r7
 8013d00:	4620      	mov	r0, r4
 8013d02:	f7fe fbc7 	bl	8012494 <__any_on>
 8013d06:	4681      	mov	r9, r0
 8013d08:	117a      	asrs	r2, r7, #5
 8013d0a:	2301      	movs	r3, #1
 8013d0c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013d10:	f007 071f 	and.w	r7, r7, #31
 8013d14:	40bb      	lsls	r3, r7
 8013d16:	4213      	tst	r3, r2
 8013d18:	4629      	mov	r1, r5
 8013d1a:	4620      	mov	r0, r4
 8013d1c:	bf18      	it	ne
 8013d1e:	f049 0902 	orrne.w	r9, r9, #2
 8013d22:	f7ff fe21 	bl	8013968 <rshift>
 8013d26:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013d2a:	1b76      	subs	r6, r6, r5
 8013d2c:	2502      	movs	r5, #2
 8013d2e:	f1b9 0f00 	cmp.w	r9, #0
 8013d32:	d047      	beq.n	8013dc4 <__gethex+0x38c>
 8013d34:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013d38:	2b02      	cmp	r3, #2
 8013d3a:	d015      	beq.n	8013d68 <__gethex+0x330>
 8013d3c:	2b03      	cmp	r3, #3
 8013d3e:	d017      	beq.n	8013d70 <__gethex+0x338>
 8013d40:	2b01      	cmp	r3, #1
 8013d42:	d109      	bne.n	8013d58 <__gethex+0x320>
 8013d44:	f019 0f02 	tst.w	r9, #2
 8013d48:	d006      	beq.n	8013d58 <__gethex+0x320>
 8013d4a:	f8da 3000 	ldr.w	r3, [sl]
 8013d4e:	ea49 0903 	orr.w	r9, r9, r3
 8013d52:	f019 0f01 	tst.w	r9, #1
 8013d56:	d10e      	bne.n	8013d76 <__gethex+0x33e>
 8013d58:	f045 0510 	orr.w	r5, r5, #16
 8013d5c:	e032      	b.n	8013dc4 <__gethex+0x38c>
 8013d5e:	f04f 0901 	mov.w	r9, #1
 8013d62:	e7d1      	b.n	8013d08 <__gethex+0x2d0>
 8013d64:	2501      	movs	r5, #1
 8013d66:	e7e2      	b.n	8013d2e <__gethex+0x2f6>
 8013d68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d6a:	f1c3 0301 	rsb	r3, r3, #1
 8013d6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013d70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d0f0      	beq.n	8013d58 <__gethex+0x320>
 8013d76:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013d7a:	f104 0314 	add.w	r3, r4, #20
 8013d7e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013d82:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013d86:	f04f 0c00 	mov.w	ip, #0
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d90:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013d94:	d01b      	beq.n	8013dce <__gethex+0x396>
 8013d96:	3201      	adds	r2, #1
 8013d98:	6002      	str	r2, [r0, #0]
 8013d9a:	2d02      	cmp	r5, #2
 8013d9c:	f104 0314 	add.w	r3, r4, #20
 8013da0:	d13c      	bne.n	8013e1c <__gethex+0x3e4>
 8013da2:	f8d8 2000 	ldr.w	r2, [r8]
 8013da6:	3a01      	subs	r2, #1
 8013da8:	42b2      	cmp	r2, r6
 8013daa:	d109      	bne.n	8013dc0 <__gethex+0x388>
 8013dac:	1171      	asrs	r1, r6, #5
 8013dae:	2201      	movs	r2, #1
 8013db0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013db4:	f006 061f 	and.w	r6, r6, #31
 8013db8:	fa02 f606 	lsl.w	r6, r2, r6
 8013dbc:	421e      	tst	r6, r3
 8013dbe:	d13a      	bne.n	8013e36 <__gethex+0x3fe>
 8013dc0:	f045 0520 	orr.w	r5, r5, #32
 8013dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013dc6:	601c      	str	r4, [r3, #0]
 8013dc8:	9b02      	ldr	r3, [sp, #8]
 8013dca:	601f      	str	r7, [r3, #0]
 8013dcc:	e6b0      	b.n	8013b30 <__gethex+0xf8>
 8013dce:	4299      	cmp	r1, r3
 8013dd0:	f843 cc04 	str.w	ip, [r3, #-4]
 8013dd4:	d8d9      	bhi.n	8013d8a <__gethex+0x352>
 8013dd6:	68a3      	ldr	r3, [r4, #8]
 8013dd8:	459b      	cmp	fp, r3
 8013dda:	db17      	blt.n	8013e0c <__gethex+0x3d4>
 8013ddc:	6861      	ldr	r1, [r4, #4]
 8013dde:	9801      	ldr	r0, [sp, #4]
 8013de0:	3101      	adds	r1, #1
 8013de2:	f7fd fec9 	bl	8011b78 <_Balloc>
 8013de6:	4681      	mov	r9, r0
 8013de8:	b918      	cbnz	r0, 8013df2 <__gethex+0x3ba>
 8013dea:	4b1a      	ldr	r3, [pc, #104]	@ (8013e54 <__gethex+0x41c>)
 8013dec:	4602      	mov	r2, r0
 8013dee:	2184      	movs	r1, #132	@ 0x84
 8013df0:	e6c5      	b.n	8013b7e <__gethex+0x146>
 8013df2:	6922      	ldr	r2, [r4, #16]
 8013df4:	3202      	adds	r2, #2
 8013df6:	f104 010c 	add.w	r1, r4, #12
 8013dfa:	0092      	lsls	r2, r2, #2
 8013dfc:	300c      	adds	r0, #12
 8013dfe:	f7fd f87c 	bl	8010efa <memcpy>
 8013e02:	4621      	mov	r1, r4
 8013e04:	9801      	ldr	r0, [sp, #4]
 8013e06:	f7fd fef7 	bl	8011bf8 <_Bfree>
 8013e0a:	464c      	mov	r4, r9
 8013e0c:	6923      	ldr	r3, [r4, #16]
 8013e0e:	1c5a      	adds	r2, r3, #1
 8013e10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013e14:	6122      	str	r2, [r4, #16]
 8013e16:	2201      	movs	r2, #1
 8013e18:	615a      	str	r2, [r3, #20]
 8013e1a:	e7be      	b.n	8013d9a <__gethex+0x362>
 8013e1c:	6922      	ldr	r2, [r4, #16]
 8013e1e:	455a      	cmp	r2, fp
 8013e20:	dd0b      	ble.n	8013e3a <__gethex+0x402>
 8013e22:	2101      	movs	r1, #1
 8013e24:	4620      	mov	r0, r4
 8013e26:	f7ff fd9f 	bl	8013968 <rshift>
 8013e2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013e2e:	3701      	adds	r7, #1
 8013e30:	42bb      	cmp	r3, r7
 8013e32:	f6ff aee0 	blt.w	8013bf6 <__gethex+0x1be>
 8013e36:	2501      	movs	r5, #1
 8013e38:	e7c2      	b.n	8013dc0 <__gethex+0x388>
 8013e3a:	f016 061f 	ands.w	r6, r6, #31
 8013e3e:	d0fa      	beq.n	8013e36 <__gethex+0x3fe>
 8013e40:	4453      	add	r3, sl
 8013e42:	f1c6 0620 	rsb	r6, r6, #32
 8013e46:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013e4a:	f7fd ff87 	bl	8011d5c <__hi0bits>
 8013e4e:	42b0      	cmp	r0, r6
 8013e50:	dbe7      	blt.n	8013e22 <__gethex+0x3ea>
 8013e52:	e7f0      	b.n	8013e36 <__gethex+0x3fe>
 8013e54:	08014561 	.word	0x08014561

08013e58 <L_shift>:
 8013e58:	f1c2 0208 	rsb	r2, r2, #8
 8013e5c:	0092      	lsls	r2, r2, #2
 8013e5e:	b570      	push	{r4, r5, r6, lr}
 8013e60:	f1c2 0620 	rsb	r6, r2, #32
 8013e64:	6843      	ldr	r3, [r0, #4]
 8013e66:	6804      	ldr	r4, [r0, #0]
 8013e68:	fa03 f506 	lsl.w	r5, r3, r6
 8013e6c:	432c      	orrs	r4, r5
 8013e6e:	40d3      	lsrs	r3, r2
 8013e70:	6004      	str	r4, [r0, #0]
 8013e72:	f840 3f04 	str.w	r3, [r0, #4]!
 8013e76:	4288      	cmp	r0, r1
 8013e78:	d3f4      	bcc.n	8013e64 <L_shift+0xc>
 8013e7a:	bd70      	pop	{r4, r5, r6, pc}

08013e7c <__match>:
 8013e7c:	b530      	push	{r4, r5, lr}
 8013e7e:	6803      	ldr	r3, [r0, #0]
 8013e80:	3301      	adds	r3, #1
 8013e82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013e86:	b914      	cbnz	r4, 8013e8e <__match+0x12>
 8013e88:	6003      	str	r3, [r0, #0]
 8013e8a:	2001      	movs	r0, #1
 8013e8c:	bd30      	pop	{r4, r5, pc}
 8013e8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e92:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013e96:	2d19      	cmp	r5, #25
 8013e98:	bf98      	it	ls
 8013e9a:	3220      	addls	r2, #32
 8013e9c:	42a2      	cmp	r2, r4
 8013e9e:	d0f0      	beq.n	8013e82 <__match+0x6>
 8013ea0:	2000      	movs	r0, #0
 8013ea2:	e7f3      	b.n	8013e8c <__match+0x10>

08013ea4 <__hexnan>:
 8013ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ea8:	680b      	ldr	r3, [r1, #0]
 8013eaa:	6801      	ldr	r1, [r0, #0]
 8013eac:	115e      	asrs	r6, r3, #5
 8013eae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013eb2:	f013 031f 	ands.w	r3, r3, #31
 8013eb6:	b087      	sub	sp, #28
 8013eb8:	bf18      	it	ne
 8013eba:	3604      	addne	r6, #4
 8013ebc:	2500      	movs	r5, #0
 8013ebe:	1f37      	subs	r7, r6, #4
 8013ec0:	4682      	mov	sl, r0
 8013ec2:	4690      	mov	r8, r2
 8013ec4:	9301      	str	r3, [sp, #4]
 8013ec6:	f846 5c04 	str.w	r5, [r6, #-4]
 8013eca:	46b9      	mov	r9, r7
 8013ecc:	463c      	mov	r4, r7
 8013ece:	9502      	str	r5, [sp, #8]
 8013ed0:	46ab      	mov	fp, r5
 8013ed2:	784a      	ldrb	r2, [r1, #1]
 8013ed4:	1c4b      	adds	r3, r1, #1
 8013ed6:	9303      	str	r3, [sp, #12]
 8013ed8:	b342      	cbz	r2, 8013f2c <__hexnan+0x88>
 8013eda:	4610      	mov	r0, r2
 8013edc:	9105      	str	r1, [sp, #20]
 8013ede:	9204      	str	r2, [sp, #16]
 8013ee0:	f7ff fd94 	bl	8013a0c <__hexdig_fun>
 8013ee4:	2800      	cmp	r0, #0
 8013ee6:	d151      	bne.n	8013f8c <__hexnan+0xe8>
 8013ee8:	9a04      	ldr	r2, [sp, #16]
 8013eea:	9905      	ldr	r1, [sp, #20]
 8013eec:	2a20      	cmp	r2, #32
 8013eee:	d818      	bhi.n	8013f22 <__hexnan+0x7e>
 8013ef0:	9b02      	ldr	r3, [sp, #8]
 8013ef2:	459b      	cmp	fp, r3
 8013ef4:	dd13      	ble.n	8013f1e <__hexnan+0x7a>
 8013ef6:	454c      	cmp	r4, r9
 8013ef8:	d206      	bcs.n	8013f08 <__hexnan+0x64>
 8013efa:	2d07      	cmp	r5, #7
 8013efc:	dc04      	bgt.n	8013f08 <__hexnan+0x64>
 8013efe:	462a      	mov	r2, r5
 8013f00:	4649      	mov	r1, r9
 8013f02:	4620      	mov	r0, r4
 8013f04:	f7ff ffa8 	bl	8013e58 <L_shift>
 8013f08:	4544      	cmp	r4, r8
 8013f0a:	d952      	bls.n	8013fb2 <__hexnan+0x10e>
 8013f0c:	2300      	movs	r3, #0
 8013f0e:	f1a4 0904 	sub.w	r9, r4, #4
 8013f12:	f844 3c04 	str.w	r3, [r4, #-4]
 8013f16:	f8cd b008 	str.w	fp, [sp, #8]
 8013f1a:	464c      	mov	r4, r9
 8013f1c:	461d      	mov	r5, r3
 8013f1e:	9903      	ldr	r1, [sp, #12]
 8013f20:	e7d7      	b.n	8013ed2 <__hexnan+0x2e>
 8013f22:	2a29      	cmp	r2, #41	@ 0x29
 8013f24:	d157      	bne.n	8013fd6 <__hexnan+0x132>
 8013f26:	3102      	adds	r1, #2
 8013f28:	f8ca 1000 	str.w	r1, [sl]
 8013f2c:	f1bb 0f00 	cmp.w	fp, #0
 8013f30:	d051      	beq.n	8013fd6 <__hexnan+0x132>
 8013f32:	454c      	cmp	r4, r9
 8013f34:	d206      	bcs.n	8013f44 <__hexnan+0xa0>
 8013f36:	2d07      	cmp	r5, #7
 8013f38:	dc04      	bgt.n	8013f44 <__hexnan+0xa0>
 8013f3a:	462a      	mov	r2, r5
 8013f3c:	4649      	mov	r1, r9
 8013f3e:	4620      	mov	r0, r4
 8013f40:	f7ff ff8a 	bl	8013e58 <L_shift>
 8013f44:	4544      	cmp	r4, r8
 8013f46:	d936      	bls.n	8013fb6 <__hexnan+0x112>
 8013f48:	f1a8 0204 	sub.w	r2, r8, #4
 8013f4c:	4623      	mov	r3, r4
 8013f4e:	f853 1b04 	ldr.w	r1, [r3], #4
 8013f52:	f842 1f04 	str.w	r1, [r2, #4]!
 8013f56:	429f      	cmp	r7, r3
 8013f58:	d2f9      	bcs.n	8013f4e <__hexnan+0xaa>
 8013f5a:	1b3b      	subs	r3, r7, r4
 8013f5c:	f023 0303 	bic.w	r3, r3, #3
 8013f60:	3304      	adds	r3, #4
 8013f62:	3401      	adds	r4, #1
 8013f64:	3e03      	subs	r6, #3
 8013f66:	42b4      	cmp	r4, r6
 8013f68:	bf88      	it	hi
 8013f6a:	2304      	movhi	r3, #4
 8013f6c:	4443      	add	r3, r8
 8013f6e:	2200      	movs	r2, #0
 8013f70:	f843 2b04 	str.w	r2, [r3], #4
 8013f74:	429f      	cmp	r7, r3
 8013f76:	d2fb      	bcs.n	8013f70 <__hexnan+0xcc>
 8013f78:	683b      	ldr	r3, [r7, #0]
 8013f7a:	b91b      	cbnz	r3, 8013f84 <__hexnan+0xe0>
 8013f7c:	4547      	cmp	r7, r8
 8013f7e:	d128      	bne.n	8013fd2 <__hexnan+0x12e>
 8013f80:	2301      	movs	r3, #1
 8013f82:	603b      	str	r3, [r7, #0]
 8013f84:	2005      	movs	r0, #5
 8013f86:	b007      	add	sp, #28
 8013f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f8c:	3501      	adds	r5, #1
 8013f8e:	2d08      	cmp	r5, #8
 8013f90:	f10b 0b01 	add.w	fp, fp, #1
 8013f94:	dd06      	ble.n	8013fa4 <__hexnan+0x100>
 8013f96:	4544      	cmp	r4, r8
 8013f98:	d9c1      	bls.n	8013f1e <__hexnan+0x7a>
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	f844 3c04 	str.w	r3, [r4, #-4]
 8013fa0:	2501      	movs	r5, #1
 8013fa2:	3c04      	subs	r4, #4
 8013fa4:	6822      	ldr	r2, [r4, #0]
 8013fa6:	f000 000f 	and.w	r0, r0, #15
 8013faa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013fae:	6020      	str	r0, [r4, #0]
 8013fb0:	e7b5      	b.n	8013f1e <__hexnan+0x7a>
 8013fb2:	2508      	movs	r5, #8
 8013fb4:	e7b3      	b.n	8013f1e <__hexnan+0x7a>
 8013fb6:	9b01      	ldr	r3, [sp, #4]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d0dd      	beq.n	8013f78 <__hexnan+0xd4>
 8013fbc:	f1c3 0320 	rsb	r3, r3, #32
 8013fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8013fc4:	40da      	lsrs	r2, r3
 8013fc6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013fca:	4013      	ands	r3, r2
 8013fcc:	f846 3c04 	str.w	r3, [r6, #-4]
 8013fd0:	e7d2      	b.n	8013f78 <__hexnan+0xd4>
 8013fd2:	3f04      	subs	r7, #4
 8013fd4:	e7d0      	b.n	8013f78 <__hexnan+0xd4>
 8013fd6:	2004      	movs	r0, #4
 8013fd8:	e7d5      	b.n	8013f86 <__hexnan+0xe2>

08013fda <__ascii_mbtowc>:
 8013fda:	b082      	sub	sp, #8
 8013fdc:	b901      	cbnz	r1, 8013fe0 <__ascii_mbtowc+0x6>
 8013fde:	a901      	add	r1, sp, #4
 8013fe0:	b142      	cbz	r2, 8013ff4 <__ascii_mbtowc+0x1a>
 8013fe2:	b14b      	cbz	r3, 8013ff8 <__ascii_mbtowc+0x1e>
 8013fe4:	7813      	ldrb	r3, [r2, #0]
 8013fe6:	600b      	str	r3, [r1, #0]
 8013fe8:	7812      	ldrb	r2, [r2, #0]
 8013fea:	1e10      	subs	r0, r2, #0
 8013fec:	bf18      	it	ne
 8013fee:	2001      	movne	r0, #1
 8013ff0:	b002      	add	sp, #8
 8013ff2:	4770      	bx	lr
 8013ff4:	4610      	mov	r0, r2
 8013ff6:	e7fb      	b.n	8013ff0 <__ascii_mbtowc+0x16>
 8013ff8:	f06f 0001 	mvn.w	r0, #1
 8013ffc:	e7f8      	b.n	8013ff0 <__ascii_mbtowc+0x16>

08013ffe <_realloc_r>:
 8013ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014002:	4680      	mov	r8, r0
 8014004:	4615      	mov	r5, r2
 8014006:	460c      	mov	r4, r1
 8014008:	b921      	cbnz	r1, 8014014 <_realloc_r+0x16>
 801400a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801400e:	4611      	mov	r1, r2
 8014010:	f7fb bd40 	b.w	800fa94 <_malloc_r>
 8014014:	b92a      	cbnz	r2, 8014022 <_realloc_r+0x24>
 8014016:	f7fd fd65 	bl	8011ae4 <_free_r>
 801401a:	2400      	movs	r4, #0
 801401c:	4620      	mov	r0, r4
 801401e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014022:	f000 f827 	bl	8014074 <_malloc_usable_size_r>
 8014026:	4285      	cmp	r5, r0
 8014028:	4606      	mov	r6, r0
 801402a:	d802      	bhi.n	8014032 <_realloc_r+0x34>
 801402c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014030:	d8f4      	bhi.n	801401c <_realloc_r+0x1e>
 8014032:	4629      	mov	r1, r5
 8014034:	4640      	mov	r0, r8
 8014036:	f7fb fd2d 	bl	800fa94 <_malloc_r>
 801403a:	4607      	mov	r7, r0
 801403c:	2800      	cmp	r0, #0
 801403e:	d0ec      	beq.n	801401a <_realloc_r+0x1c>
 8014040:	42b5      	cmp	r5, r6
 8014042:	462a      	mov	r2, r5
 8014044:	4621      	mov	r1, r4
 8014046:	bf28      	it	cs
 8014048:	4632      	movcs	r2, r6
 801404a:	f7fc ff56 	bl	8010efa <memcpy>
 801404e:	4621      	mov	r1, r4
 8014050:	4640      	mov	r0, r8
 8014052:	f7fd fd47 	bl	8011ae4 <_free_r>
 8014056:	463c      	mov	r4, r7
 8014058:	e7e0      	b.n	801401c <_realloc_r+0x1e>

0801405a <__ascii_wctomb>:
 801405a:	4603      	mov	r3, r0
 801405c:	4608      	mov	r0, r1
 801405e:	b141      	cbz	r1, 8014072 <__ascii_wctomb+0x18>
 8014060:	2aff      	cmp	r2, #255	@ 0xff
 8014062:	d904      	bls.n	801406e <__ascii_wctomb+0x14>
 8014064:	228a      	movs	r2, #138	@ 0x8a
 8014066:	601a      	str	r2, [r3, #0]
 8014068:	f04f 30ff 	mov.w	r0, #4294967295
 801406c:	4770      	bx	lr
 801406e:	700a      	strb	r2, [r1, #0]
 8014070:	2001      	movs	r0, #1
 8014072:	4770      	bx	lr

08014074 <_malloc_usable_size_r>:
 8014074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014078:	1f18      	subs	r0, r3, #4
 801407a:	2b00      	cmp	r3, #0
 801407c:	bfbc      	itt	lt
 801407e:	580b      	ldrlt	r3, [r1, r0]
 8014080:	18c0      	addlt	r0, r0, r3
 8014082:	4770      	bx	lr

08014084 <_init>:
 8014084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014086:	bf00      	nop
 8014088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801408a:	bc08      	pop	{r3}
 801408c:	469e      	mov	lr, r3
 801408e:	4770      	bx	lr

08014090 <_fini>:
 8014090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014092:	bf00      	nop
 8014094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014096:	bc08      	pop	{r3}
 8014098:	469e      	mov	lr, r3
 801409a:	4770      	bx	lr
