\doxysection{Parametric\+Dram\+Directory\+MSI\+::Cache\+Cntlr Class Reference}
\label{classParametricDramDirectoryMSI_1_1CacheCntlr}\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}


{\ttfamily \#include $<$cache\+\_\+cntlr.\+h$>$}



Inheritance diagram for Parametric\+Dram\+Directory\+MSI\+::Cache\+Cntlr\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{classParametricDramDirectoryMSI_1_1CacheCntlr__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::Cache\+Cntlr\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Cache\+Cntlr} (\textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, String name, \textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Memory\+Manager} $\ast$memory\+\_\+manager, \textbf{ Address\+Home\+Lookup} $\ast$tag\+\_\+directory\+\_\+home\+\_\+lookup, \textbf{ Semaphore} $\ast$user\+\_\+thread\+\_\+sem, \textbf{ Semaphore} $\ast$network\+\_\+thread\+\_\+sem, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Cache\+Parameters} \&cache\+\_\+params, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, bool is\+\_\+last\+\_\+level\+\_\+cache)
\item 
virtual \textbf{ $\sim$\+Cache\+Cntlr} ()
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+Cache} ()
\item 
\textbf{ Lock} \& \textbf{ get\+Lock} ()
\item 
void \textbf{ set\+Prev\+Cache\+Cntlrs} (\textbf{ Cache\+Cntlr\+List} \&prev\+\_\+cache\+\_\+cntlrs)
\item 
void \textbf{ set\+Next\+Cache\+Cntlr} (\textbf{ Cache\+Cntlr} $\ast$next\+\_\+cache\+\_\+cntlr)
\item 
void \textbf{ create\+Set\+Locks} (\textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ UInt32} num\+\_\+sets, \textbf{ UInt32} core\+\_\+offset, \textbf{ UInt32} num\+\_\+cores)
\item 
void \textbf{ set\+DRAMDirect\+Access} (\textbf{ Dram\+Cntlr\+Interface} $\ast$dram\+\_\+cntlr, \textbf{ UInt64} num\+\_\+outstanding)
\item 
\textbf{ Hit\+Where\+::where\+\_\+t} \textbf{ process\+Mem\+Op\+From\+Core} (\textbf{ Int\+Ptr} eip, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} ca\+\_\+address, \textbf{ UInt32} offset, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, bool modeled, bool count, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type, \textbf{ Subsecond\+Time} TLB\+\_\+latency, \textbf{ Utopia\+Cache} $\ast$shadow\+\_\+cache=NULL, \textbf{ Core\+::mem\+\_\+origin\+\_\+t} mem\+\_\+origin=\textbf{ Core\+::mem\+\_\+origin\+\_\+t\+::\+NORMAL})
\item 
void \textbf{ update\+Hits} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ UInt64} hits)
\item 
void \textbf{ notify\+Prev\+Level\+Insert} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Int\+Ptr} address)
\item 
void \textbf{ notify\+Prev\+Level\+Evict} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Int\+Ptr} address)
\item 
void \textbf{ handle\+Msg\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ acquire\+Lock} (\textbf{ UInt64} address)
\item 
void \textbf{ release\+Lock} (\textbf{ UInt64} address)
\item 
void \textbf{ acquire\+Stack\+Lock} (\textbf{ UInt64} address, bool this\+\_\+is\+\_\+locked=false)
\item 
void \textbf{ release\+Stack\+Lock} (\textbf{ UInt64} address, bool this\+\_\+is\+\_\+locked=false)
\item 
bool \textbf{ is\+Master\+Cache} (void)
\item 
bool \textbf{ is\+First\+Level} (void)
\item 
bool \textbf{ is\+Last\+Level} (void)
\item 
bool \textbf{ is\+Shared} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id)
\item 
bool \textbf{ is\+In\+Lower\+Level\+Cache} (\textbf{ Cache\+Block\+Info} $\ast$block\+\_\+info)
\item 
void \textbf{ increment\+QBSLookup\+Cost} ()
\item 
void \textbf{ enable} ()
\item 
void \textbf{ disable} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ update\+Counters} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, bool cache\+\_\+hit, \textbf{ Cache\+State\+::cstate\+\_\+t} state, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type, \textbf{ Prefetch\+::prefetch\+\_\+type\+\_\+t} is\+Prefetch)
\item 
void \textbf{ cleanup\+Mshr} ()
\item 
void \textbf{ cleanup\+Metadata\+Mshr} ()
\item 
void \textbf{ transition} (\textbf{ Int\+Ptr} address, \textbf{ Transition\+::reason\+\_\+t} reason, \textbf{ Cache\+State\+::cstate\+\_\+t} old\+\_\+state, \textbf{ Cache\+State\+::cstate\+\_\+t} new\+\_\+state)
\item 
void \textbf{ update\+Uncore\+Statistics} (\textbf{ Hit\+Where\+::where\+\_\+t} hit\+\_\+where, \textbf{ Subsecond\+Time} now)
\item 
void \textbf{ access\+Cache} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} ca\+\_\+address, \textbf{ UInt32} offset, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, bool update\+\_\+replacement)
\item 
bool \textbf{ operation\+Permissiblein\+Cache} (\textbf{ Int\+Ptr} address, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Cache\+Block\+Info} $\ast$$\ast$cache\+\_\+block\+\_\+info=NULL)
\item 
void \textbf{ copy\+Data\+From\+Next\+Level} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, bool modeled, \textbf{ Subsecond\+Time} \textbf{ t\+\_\+start}, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ train\+Prefetcher} (\textbf{ Int\+Ptr} eip, \textbf{ Int\+Ptr} address, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, bool cache\+\_\+hit, bool prefetch\+\_\+hit, \textbf{ Subsecond\+Time} t\+\_\+issue)
\item 
void \textbf{ Prefetch} (\textbf{ Int\+Ptr} eip, \textbf{ Subsecond\+Time} \textbf{ t\+\_\+start})
\item 
void \textbf{ do\+Prefetch} (\textbf{ Int\+Ptr} eip, \textbf{ Int\+Ptr} prefetch\+\_\+address, \textbf{ Subsecond\+Time} \textbf{ t\+\_\+start})
\item 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ \textbf{ get\+Cache\+Block\+Info} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} \textbf{ get\+Cache\+Block\+Type} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Cache\+State\+::cstate\+\_\+t} \textbf{ get\+Cache\+State} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Cache\+State\+::cstate\+\_\+t} \textbf{ get\+Cache\+State} (\textbf{ Cache\+Block\+Info} $\ast$cache\+\_\+block\+\_\+info)
\item 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ \textbf{ set\+Cache\+State} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+State\+::cstate\+\_\+t} cstate)
\item 
void \textbf{ invalidate\+Cache\+Block} (\textbf{ Int\+Ptr} address)
\item 
void \textbf{ retrieve\+Cache\+Block} (\textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num, bool update\+\_\+replacement)
\item 
\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} \textbf{ get\+Cache\+Block\+Type\+From\+Origin} (\textbf{ Core\+::mem\+\_\+origin\+\_\+t} mem\+\_\+origin)
\item 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ \textbf{ insert\+Cache\+Block} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+State\+::cstate\+\_\+t} cstate, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} btype=\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE})
\item 
std\+::pair$<$ \textbf{ Subsecond\+Time}, bool $>$ \textbf{ update\+Cache\+Block} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+State\+::cstate\+\_\+t} cstate, \textbf{ Transition\+::reason\+\_\+t} reason, \textbf{ Byte} $\ast$out\+\_\+buf, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num)
\item 
void \textbf{ write\+Cache\+Block} (\textbf{ Int\+Ptr} address, \textbf{ UInt32} offset, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num)
\item 
\textbf{ Hit\+Where\+::where\+\_\+t} \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache} (\textbf{ Int\+Ptr} eip, \textbf{ Cache\+Cntlr} $\ast$requester, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, bool modeled, bool count, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type, \textbf{ Prefetch\+::prefetch\+\_\+type\+\_\+t} is\+Prefetch, \textbf{ Subsecond\+Time} t\+\_\+issue, bool have\+\_\+write\+\_\+lock, \textbf{ Core\+::mem\+\_\+origin\+\_\+t} mem\+\_\+origin)
\item 
boost\+::tuple$<$ \textbf{ Hit\+Where\+::where\+\_\+t}, \textbf{ Subsecond\+Time} $>$ \textbf{ access\+DRAM} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, bool is\+Prefetch, \textbf{ Byte} $\ast$data\+\_\+buf, bool metadata\+\_\+request)
\item 
void \textbf{ initiate\+Directory\+Access} (\textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type, bool is\+Prefetch, \textbf{ Subsecond\+Time} t\+\_\+issue)
\item 
void \textbf{ process\+Ex\+Req\+To\+Directory} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ process\+Sh\+Req\+To\+Directory} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ process\+Upgrade\+Req\+To\+Directory} (\textbf{ Int\+Ptr} address, \textbf{ Shmem\+Perf} $\ast$perf, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ process\+Ex\+Rep\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Sh\+Rep\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Upgrade\+Rep\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Inv\+Req\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Flush\+Req\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Wb\+Req\+From\+Dram\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ Memory\+Manager} $\ast$ \textbf{ get\+Memory\+Manager} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
void \textbf{ update\+Usage\+Bits} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+Block\+Info\+::\+Bits\+Used\+Type} used)
\item 
void \textbf{ walk\+Usage\+Bits} ()
\item 
void \textbf{ wake\+Up\+User\+Thread} (\textbf{ Semaphore} $\ast$user\+\_\+thread\+\_\+sem=NULL)
\item 
void \textbf{ wait\+For\+User\+Thread} (\textbf{ Semaphore} $\ast$network\+\_\+thread\+\_\+sem=NULL)
\item 
void \textbf{ wait\+For\+Network\+Thread} (void)
\item 
void \textbf{ wake\+Up\+Network\+Thread} (void)
\item 
\textbf{ Semaphore} $\ast$ \textbf{ get\+User\+Thread\+Semaphore} (void)
\item 
\textbf{ Semaphore} $\ast$ \textbf{ get\+Network\+Thread\+Semaphore} (void)
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ get\+Home} (\textbf{ Int\+Ptr} address)
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ last\+Level\+Cache} (void)
\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions inherited from \textbf{ Cache\+Cntlr}}
\doxysubsubsection*{Static Private Member Functions}
\begin{DoxyCompactItemize}
\item 
static \textbf{ SInt64} \textbf{ \+\_\+\+\_\+walk\+Usage\+Bits} (\textbf{ UInt64} arg0, \textbf{ UInt64} arg1)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Mem\+Component\+::component\+\_\+t} \textbf{ m\+\_\+mem\+\_\+component}
\item 
\textbf{ Memory\+Manager} $\ast$ \textbf{ m\+\_\+memory\+\_\+manager}
\item 
\textbf{ Cache\+Master\+Cntlr} $\ast$ \textbf{ m\+\_\+master}
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ m\+\_\+last\+\_\+level}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ Mem\+Component\+::component\+\_\+t} $>$ \textbf{ m\+\_\+shmem\+\_\+req\+\_\+source\+\_\+map}
\item 
bool \textbf{ m\+\_\+perfect}
\item 
bool \textbf{ m\+\_\+passthrough}
\item 
bool \textbf{ m\+\_\+coherent}
\item 
bool \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}
\item 
bool \textbf{ m\+\_\+l1\+\_\+mshr}
\item 
bool \textbf{ m\+\_\+l1\+\_\+metadata\+\_\+mshr}
\item 
int \textbf{ metadata\+\_\+passthrough\+\_\+loc}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\textbf{ UInt64} \textbf{ tloads}\\
\>\textbf{ UInt64} \textbf{ tstores}\\
\>\textbf{ UInt64} \textbf{ tload\_misses}\\
\>\textbf{ UInt64} \textbf{ tstore\_misses}\\
\>\textbf{ UInt64} \textbf{ loads} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ stores} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ load\_misses} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ store\_misses} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ load\_overlapping\_misses} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ store\_overlapping\_misses} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ loads\_state} [\textbf{ CacheState::NUM\_CSTATE\_STATES}][\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ stores\_state} [\textbf{ CacheState::NUM\_CSTATE\_STATES}][\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ loads\_where} [\textbf{ HitWhere::NUM\_HITWHERES}]\\
\>\textbf{ UInt64} \textbf{ stores\_where} [\textbf{ HitWhere::NUM\_HITWHERES}]\\
\>\textbf{ UInt64} \textbf{ loads\_where\_page\_table} [\textbf{ HitWhere::NUM\_HITWHERES}]\\
\>\textbf{ UInt64} \textbf{ loads\_where\_utopia} [\textbf{ HitWhere::NUM\_HITWHERES}]\\
\>\textbf{ UInt64} \textbf{ load\_misses\_state} [\textbf{ CacheState::NUM\_CSTATE\_STATES}][\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ store\_misses\_state} [\textbf{ CacheState::NUM\_CSTATE\_STATES}][\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ loads\_prefetch} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ stores\_prefetch} [\textbf{ CacheBlockInfo::block\_type\_t::NUM\_BLOCK\_TYPES}]\\
\>\textbf{ UInt64} \textbf{ hits\_prefetch}\\
\>\textbf{ UInt64} \textbf{ evict\_prefetch}\\
\>\textbf{ UInt64} \textbf{ invalidate\_prefetch}\\
\>\textbf{ UInt64} \textbf{ evict} [\textbf{ CacheState::NUM\_CSTATE\_STATES}]\\
\>\textbf{ UInt64} \textbf{ backinval} [\textbf{ CacheState::NUM\_CSTATE\_STATES}]\\
\>\textbf{ UInt64} \textbf{ hits\_warmup}\\
\>\textbf{ UInt64} \textbf{ evict\_warmup}\\
\>\textbf{ UInt64} \textbf{ invalidate\_warmup}\\
\>\textbf{ SubsecondTime} \textbf{ total\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ snoop\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ qbs\_query\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ mshr\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ metadata\_mshr\_latency}\\
\>\textbf{ UInt64} \textbf{ prefetches}\\
\>\textbf{ UInt64} \textbf{ coherency\_downgrades}\\
\>\textbf{ UInt64} \textbf{ coherency\_upgrades}\\
\>\textbf{ UInt64} \textbf{ coherency\_invalidates}\\
\>\textbf{ UInt64} \textbf{ coherency\_writebacks}\\
\} \textbf{ stats}\\

\end{tabbing}\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\item 
bool \textbf{ m\+\_\+cache\+\_\+writethrough}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+writeback\+\_\+time}
\item 
\textbf{ Component\+Bandwidth\+Per\+Cycle} \textbf{ m\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+shared\+\_\+cores}
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id\+\_\+master}
\item 
\textbf{ Semaphore} $\ast$ \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}
\item 
\textbf{ Semaphore} $\ast$ \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}
\item 
volatile \textbf{ Hit\+Where\+::where\+\_\+t} \textbf{ m\+\_\+last\+\_\+remote\+\_\+hit\+\_\+where}
\item 
\textbf{ Shmem\+Perf} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf}
\item 
\textbf{ Shmem\+Perf} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+global}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+totaltime}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+numrequests}
\item 
\textbf{ Shmem\+Perf} \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\end{DoxyCompactItemize}
\doxysubsubsection*{Friends}
\begin{DoxyCompactItemize}
\item 
class \textbf{ Cache\+Cntlr\+List}
\item 
class \textbf{ Memory\+Manager}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 204} of file \textbf{ cache\+\_\+cntlr.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!CacheCntlr@{CacheCntlr}}
\index{CacheCntlr@{CacheCntlr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{CacheCntlr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8bb1984b14db644f41273da9d424d8b6} 
Cache\+Cntlr\+::\+Cache\+Cntlr (\begin{DoxyParamCaption}\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{String}]{name}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Memory\+Manager} $\ast$}]{memory\+\_\+manager}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{tag\+\_\+directory\+\_\+home\+\_\+lookup}{, }\item[{\textbf{ Semaphore} $\ast$}]{user\+\_\+thread\+\_\+sem}{, }\item[{\textbf{ Semaphore} $\ast$}]{network\+\_\+thread\+\_\+sem}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ Cache\+Parameters} \&}]{cache\+\_\+params}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{, }\item[{bool}]{is\+\_\+last\+\_\+level\+\_\+cache}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 140} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::associativity}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Block\+Type\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::config\+Name}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::create\+ATDs()}, \textbf{ Prefetcher\+::create\+Prefetcher()}, \textbf{ Cache\+State\+::\+CSTATE\+\_\+\+FIRST}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache\+Cntlr\+At()}, \textbf{ Shmem\+Perf\+::get\+Component()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::hash\+\_\+function}, \textbf{ Hit\+Where\+String()}, \textbf{ is\+Master\+Cache()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+passthrough}, \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetcher}, \textbf{ m\+\_\+shared\+\_\+cores}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+global}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+numrequests}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+totaltime}, \textbf{ Cache\+Block\+Info\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}, \textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+SPECIAL\+\_\+\+STATES}, \textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}, \textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+NUM\+\_\+\+REASONS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::num\+\_\+sets}, \textbf{ Shmem\+Perf\+::\+NUM\+\_\+\+SHMEM\+\_\+\+TIMES}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::outstanding\+\_\+misses}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Base\+::parse\+Address\+Hash()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::prefetcher}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+REASON\+\_\+\+FIRST}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Reason\+String()}, \textbf{ register\+Stats\+Metric()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::replacement\+\_\+policy}, \textbf{ Cache\+Base\+::\+SHARED\+\_\+\+CACHE}, \textbf{ Shmem\+Reason\+String()}, \textbf{ stats}, \textbf{ Hit\+Where\+::\+WHERE\+\_\+\+FIRST}, and \textbf{ Subsecond\+Time\+::\+Zero()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8bb1984b14db644f41273da9d424d8b6_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!````~CacheCntlr@{$\sim$CacheCntlr}}
\index{````~CacheCntlr@{$\sim$CacheCntlr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{$\sim$CacheCntlr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a3363278bd5e3c7148ba11c2b645d6e5f} 
Cache\+Cntlr\+::$\sim$\+Cache\+Cntlr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Definition at line \textbf{ 316} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Hit\+Where\+String()}, \textbf{ is\+Master\+Cache()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+shmem\+\_\+perf}, and \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+global}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a3363278bd5e3c7148ba11c2b645d6e5f_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!\_\_walkUsageBits@{\_\_walkUsageBits}}
\index{\_\_walkUsageBits@{\_\_walkUsageBits}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{\_\_walkUsageBits()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a3b73db6949ab72af85d6e70a6d86c463} 
static \textbf{ SInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+\_\+\+\_\+walk\+Usage\+Bits (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{arg0}{, }\item[{\textbf{ UInt64}}]{arg1}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 351} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!accessCache@{accessCache}}
\index{accessCache@{accessCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{accessCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a92105bd7119f7807d74b5d1006824de9} 
void Cache\+Cntlr\+::access\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{ca\+\_\+address}{, }\item[{\textbf{ UInt32}}]{offset}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{bool}]{update\+\_\+replacement}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1531} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Cache\+::access\+Single\+Line()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+writethrough}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ MYLOG}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, \textbf{ Cache\+Base\+::\+STORE}, \textbf{ Core\+::\+WRITE}, and \textbf{ write\+Cache\+Block()}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a92105bd7119f7807d74b5d1006824de9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a92105bd7119f7807d74b5d1006824de9_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!accessDRAM@{accessDRAM}}
\index{accessDRAM@{accessDRAM}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{accessDRAM()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a1f1d9dff05979d72e4b7ec7e3e22b575} 
boost\+::tuple$<$ \textbf{ Hit\+Where\+::where\+\_\+t}, \textbf{ Subsecond\+Time} $>$ Cache\+Cntlr\+::access\+DRAM (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{is\+Prefetch}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{bool}]{metadata\+\_\+request}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1350} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Data\+From\+Dram()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Lock()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ Dram\+Cntlr\+Interface\+::put\+Data\+To\+Dram()}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, and \textbf{ Core\+::\+WRITE}.



Referenced by \textbf{ insert\+Cache\+Block()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1f1d9dff05979d72e4b7ec7e3e22b575_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1f1d9dff05979d72e4b7ec7e3e22b575_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!acquireLock@{acquireLock}}
\index{acquireLock@{acquireLock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{acquireLock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aef1a51ac41ae9dd605509058125e1663} 
void Cache\+Cntlr\+::acquire\+Lock (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 2550} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+Set\+Lock\+::acquire\+\_\+shared()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::get\+Set\+Lock()}, \textbf{ is\+First\+Level()}, \textbf{ last\+Level\+Cache()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, and \textbf{ MYLOG}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aef1a51ac41ae9dd605509058125e1663_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aef1a51ac41ae9dd605509058125e1663_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!acquireStackLock@{acquireStackLock}}
\index{acquireStackLock@{acquireStackLock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{acquireStackLock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ad91953aa4b5037ac15f6c32e064b1d74} 
void Cache\+Cntlr\+::acquire\+Stack\+Lock (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{address}{, }\item[{bool}]{this\+\_\+is\+\_\+locked}{ = {\ttfamily false}}\end{DoxyParamCaption})}



Definition at line \textbf{ 2567} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+Set\+Lock\+::acquire\+\_\+exclusive()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::get\+Set\+Lock()}, \textbf{ last\+Level\+Cache()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, and \textbf{ \+\_\+\+Set\+Lock\+::upgrade()}.



Referenced by \textbf{ do\+Prefetch()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ write\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ad91953aa4b5037ac15f6c32e064b1d74_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ad91953aa4b5037ac15f6c32e064b1d74_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!cleanupMetadataMshr@{cleanupMetadataMshr}}
\index{cleanupMetadataMshr@{cleanupMetadataMshr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{cleanupMetadataMshr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d74fb1b949136db1822a4fed78d5d97} 
void Cache\+Cntlr\+::cleanup\+Metadata\+Mshr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2469} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+master}, \textbf{ Subsecond\+Time\+::\+Max\+Time()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::metadata\+\_\+mshr}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Counters()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d74fb1b949136db1822a4fed78d5d97_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d74fb1b949136db1822a4fed78d5d97_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!cleanupMshr@{cleanupMshr}}
\index{cleanupMshr@{cleanupMshr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{cleanupMshr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a792e923bb11f42412d25bf1b496f2a68} 
void Cache\+Cntlr\+::cleanup\+Mshr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2453} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+master}, \textbf{ Subsecond\+Time\+::\+Max\+Time()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::mshr}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Counters()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a792e923bb11f42412d25bf1b496f2a68_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a792e923bb11f42412d25bf1b496f2a68_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!copyDataFromNextLevel@{copyDataFromNextLevel}}
\index{copyDataFromNextLevel@{copyDataFromNextLevel}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{copyDataFromNextLevel()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a1132cf45dc00f9822bc4800d5e30bb0b} 
void Cache\+Cntlr\+::copy\+Data\+From\+Next\+Level (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{modeled}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+start}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 827} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ Contention\+Model\+::get\+Completion\+Time()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Component\+Bandwidth\+Per\+Cycle\+::get\+Rounded\+Latency()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ insert\+Cache\+Block()}, \textbf{ Component\+Bandwidth\+Per\+Cycle\+::is\+Infinite()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ m\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth}, \textbf{ MYLOG}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ update\+Cache\+Block()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+UPGRADE}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1132cf45dc00f9822bc4800d5e30bb0b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1132cf45dc00f9822bc4800d5e30bb0b_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!createSetLocks@{createSetLocks}}
\index{createSetLocks@{createSetLocks}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{createSetLocks()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_af31d960a2946eec81c9dbcd0c21657b2} 
void Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::create\+Set\+Locks (\begin{DoxyParamCaption}\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ UInt32}}]{num\+\_\+sets}{, }\item[{\textbf{ UInt32}}]{core\+\_\+offset}{, }\item[{\textbf{ UInt32}}]{num\+\_\+cores}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 392} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::create\+Set\+Locks()}, and \textbf{ m\+\_\+master}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_af31d960a2946eec81c9dbcd0c21657b2_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!disable@{disable}}
\index{disable@{disable}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{disable()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab1f855e4cdc847bc7928e28674638411} 
void Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::disable (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 427} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Cache\+::disable()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, and \textbf{ m\+\_\+master}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=302pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ab1f855e4cdc847bc7928e28674638411_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!doPrefetch@{doPrefetch}}
\index{doPrefetch@{doPrefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{doPrefetch()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab11914f8d4a5a4a471bc20e79578e97b} 
void Cache\+Cntlr\+::do\+Prefetch (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Int\+Ptr}}]{prefetch\+\_\+address}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+start}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 935} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ Hit\+Where\+::\+MISS}, \textbf{ MYLOG}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Core\+::\+NORMAL}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+OWN}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ Core\+::\+READ}, \textbf{ release\+Stack\+Lock()}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ stats}, \textbf{ t\+\_\+start}, \textbf{ wait\+For\+Network\+Thread()}, and \textbf{ wake\+Up\+Network\+Thread()}.



Referenced by \textbf{ Prefetch()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ab11914f8d4a5a4a471bc20e79578e97b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ab11914f8d4a5a4a471bc20e79578e97b_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!enable@{enable}}
\index{enable@{enable}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{enable()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aedceecc0554ac2b258f2629cada5c05d} 
void Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::enable (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 426} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Cache\+::enable()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, and \textbf{ m\+\_\+master}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=300pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aedceecc0554ac2b258f2629cada5c05d_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCache@{getCache}}
\index{getCache@{getCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae7b62919729252f99b0c4c04f18d158d} 
\textbf{ Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 387} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, and \textbf{ m\+\_\+master}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ update\+Counters()}, and \textbf{ update\+Hits()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ae7b62919729252f99b0c4c04f18d158d_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheBlockInfo@{getCacheBlockInfo}}
\index{getCacheBlockInfo@{getCacheBlockInfo}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheBlockInfo()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae4853c74809249baa70c039e587459e7} 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ Cache\+Cntlr\+::get\+Cache\+Block\+Info (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1569} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+master}, and \textbf{ Cache\+::peek\+Single\+Line()}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ get\+Cache\+Block\+Type()}, \textbf{ get\+Cache\+State()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ notify\+Prev\+Level\+Evict()}, \textbf{ notify\+Prev\+Level\+Insert()}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ set\+Cache\+State()}, \textbf{ update\+Cache\+Block()}, and \textbf{ update\+Usage\+Bits()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ae4853c74809249baa70c039e587459e7_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ae4853c74809249baa70c039e587459e7_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheBlockSize@{getCacheBlockSize}}
\index{getCacheBlockSize@{getCacheBlockSize}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheBlockSize()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a3e6010b4084da3bddd19b6f7389abbb8} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 345} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ update\+Cache\+Block()}, \textbf{ walk\+Usage\+Bits()}, and \textbf{ write\+Cache\+Block()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a3e6010b4084da3bddd19b6f7389abbb8_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheBlockType@{getCacheBlockType}}
\index{getCacheBlockType@{getCacheBlockType}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheBlockType()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a7174501e712c3b36e62105c5a0c0f9ac} 
\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} Cache\+Cntlr\+::get\+Cache\+Block\+Type (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1582} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Cache\+Block\+Info\+::get\+Block\+Type()}, and \textbf{ get\+Cache\+Block\+Info()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a7174501e712c3b36e62105c5a0c0f9ac_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheBlockTypeFromOrigin@{getCacheBlockTypeFromOrigin}}
\index{getCacheBlockTypeFromOrigin@{getCacheBlockTypeFromOrigin}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheBlockTypeFromOrigin()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aa51275650435820aca6498fdb746b838} 
\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Cache\+Block\+Type\+From\+Origin (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+origin\+\_\+t}}]{mem\+\_\+origin}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 321} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, and \textbf{ Core\+::\+PAGE\+\_\+\+TABLE\+\_\+\+WALK}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheState@{getCacheState}}
\index{getCacheState@{getCacheState}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheState()\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ad94c998a4c8d51ed899fef348e7f4080} 
\textbf{ Cache\+State\+::cstate\+\_\+t} Cache\+Cntlr\+::get\+Cache\+State (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+Block\+Info} $\ast$}]{cache\+\_\+block\+\_\+info}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1588} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Cache\+Block\+Info\+::get\+CState()}, and \textbf{ Cache\+State\+::\+INVALID}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ad94c998a4c8d51ed899fef348e7f4080_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getCacheState@{getCacheState}}
\index{getCacheState@{getCacheState}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getCacheState()\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a1d20d342f424f88fcbe9d66ef999e35f} 
\textbf{ Cache\+State\+::cstate\+\_\+t} Cache\+Cntlr\+::get\+Cache\+State (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1575} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache\+Block\+Info()}, and \textbf{ get\+Cache\+State()}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ get\+Cache\+State()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ insert\+Cache\+Block()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ notify\+Prev\+Level\+Evict()}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Upgrade\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Upgrade\+Req\+To\+Directory()}, \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}, and \textbf{ update\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1d20d342f424f88fcbe9d66ef999e35f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1d20d342f424f88fcbe9d66ef999e35f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getHome@{getHome}}
\index{getHome@{getHome}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getHome()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5f3ad3d6315a8cd557159d5eac3cd63e} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Home (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 367} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Address\+Home\+Lookup\+::get\+Home()}, and \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}.



Referenced by \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Sh\+Req\+To\+Directory()}, and \textbf{ process\+Upgrade\+Req\+To\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a5f3ad3d6315a8cd557159d5eac3cd63e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a5f3ad3d6315a8cd557159d5eac3cd63e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getLock@{getLock}}
\index{getLock@{getLock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getLock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aea1d1ef74a03f69bf2feefead5d56716} 
\textbf{ Lock} \& Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Lock (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 388} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache\+\_\+lock}, and \textbf{ m\+\_\+master}.



Referenced by \textbf{ access\+DRAM()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ insert\+Cache\+Block()}, \textbf{ Prefetch()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ train\+Prefetcher()}, \textbf{ update\+Cache\+Block()}, \textbf{ update\+Hits()}, and \textbf{ update\+Usage\+Bits()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aea1d1ef74a03f69bf2feefead5d56716_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getMemoryManager@{getMemoryManager}}
\index{getMemoryManager@{getMemoryManager}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getMemoryManager()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2bcd090a2874dd55e531134308b351e7} 
\textbf{ Memory\+Manager} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Memory\+Manager (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 346} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+memory\+\_\+manager}.



Referenced by \textbf{ Cache\+Cntlr()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ increment\+QBSLookup\+Cost()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Sh\+Req\+To\+Directory()}, \textbf{ process\+Upgrade\+Req\+To\+Directory()}, and \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2bcd090a2874dd55e531134308b351e7_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getNetworkThreadSemaphore@{getNetworkThreadSemaphore}}
\index{getNetworkThreadSemaphore@{getNetworkThreadSemaphore}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getNetworkThreadSemaphore()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a9f96fc460c8654a94438f962d6fb188c} 
\textbf{ Semaphore} $\ast$ Cache\+Cntlr\+::get\+Network\+Thread\+Semaphore (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2644} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getShmemPerfModel@{getShmemPerfModel}}
\index{getShmemPerfModel@{getShmemPerfModel}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getShmemPerfModel()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab2ba61023241090c15029a7fe44bce09} 
\textbf{ Shmem\+Perf\+Model} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Shmem\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 347} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}.



Referenced by \textbf{ access\+Cache()}, \textbf{ access\+DRAM()}, \textbf{ do\+Prefetch()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ update\+Counters()}, and \textbf{ write\+Cache\+Block()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ab2ba61023241090c15029a7fe44bce09_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!getUserThreadSemaphore@{getUserThreadSemaphore}}
\index{getUserThreadSemaphore@{getUserThreadSemaphore}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{getUserThreadSemaphore()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a0b01b39a76cf38369645a66088ba6265} 
\textbf{ Semaphore} $\ast$ Cache\+Cntlr\+::get\+User\+Thread\+Semaphore (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2638} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!handleMsgFromDramDirectory@{handleMsgFromDramDirectory}}
\index{handleMsgFromDramDirectory@{handleMsgFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{handleMsgFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a66ea37da775196f0f1b2e203680bfb6e} 
void Cache\+Cntlr\+::handle\+Msg\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 2051} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ TLock$<$ T\+\_\+\+Lock\+Creator $>$\+::acquire()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter\+::block\+\_\+type}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter\+::cache\+\_\+cntlr}, \textbf{ cleanup\+Metadata\+Mshr()}, \textbf{ cleanup\+Mshr()}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::dequeue()}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::empty()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REP}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter\+::exclusive}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+State()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Lock()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Subsecond\+Time\+::get\+NS()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Where()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REQ}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter\+::is\+Prefetch}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+directory\+\_\+waiters}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::make\+\_\+mshr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::metadata\+\_\+mshr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::mshr}, \textbf{ MYLOG}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Shmem\+Perf\+::\+PENDING\+\_\+\+HIT}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ process\+Ex\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Sh\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Upgrade\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Upgrade\+Req\+To\+Directory()}, \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}, \textbf{ TLock$<$ T\+\_\+\+Lock\+Creator $>$\+::release()}, \textbf{ release\+Stack\+Lock()}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ Cache\+Block\+Info\+::set\+Option()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REP}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter\+::t\+\_\+issue}, \textbf{ Shmem\+Perf\+::update\+Time()}, \textbf{ update\+Uncore\+Statistics()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REP}, \textbf{ wait\+For\+User\+Thread()}, \textbf{ wake\+Up\+User\+Thread()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+WB\+\_\+\+REQ}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::handle\+Msg\+From\+Network()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a66ea37da775196f0f1b2e203680bfb6e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a66ea37da775196f0f1b2e203680bfb6e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!incrementQBSLookupCost@{incrementQBSLookupCost}}
\index{incrementQBSLookupCost@{incrementQBSLookupCost}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{incrementQBSLookupCost()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_adbf880429de12e9e47708f4b70044708} 
void Cache\+Cntlr\+::increment\+QBSLookup\+Cost (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Reimplemented from \textbf{ Cache\+Cntlr} \doxyref{}{p.}{classCacheCntlr_ad3a52db081f76064e788527ea5b97a2a}.



Definition at line \textbf{ 2038} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ atomic\+\_\+add\+\_\+subsecondtime()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ m\+\_\+writeback\+\_\+time}, and \textbf{ stats}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_adbf880429de12e9e47708f4b70044708_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!initiateDirectoryAccess@{initiateDirectoryAccess}}
\index{initiateDirectoryAccess@{initiateDirectoryAccess}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{initiateDirectoryAccess()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a03d9ef93b19e2aa1010bbfdbcb261dfe} 
void Cache\+Cntlr\+::initiate\+Directory\+Access (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{, }\item[{bool}]{is\+Prefetch}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+issue}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1377} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::enqueue()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ get\+Lock()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+directory\+\_\+waiters}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ MYLOG}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Sh\+Req\+To\+Directory()}, \textbf{ process\+Upgrade\+Req\+To\+Directory()}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, \textbf{ Shmem\+Perf\+::reset()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, and \textbf{ Core\+::\+WRITE}.



Referenced by \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a03d9ef93b19e2aa1010bbfdbcb261dfe_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a03d9ef93b19e2aa1010bbfdbcb261dfe_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!insertCacheBlock@{insertCacheBlock}}
\index{insertCacheBlock@{insertCacheBlock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{insertCacheBlock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2286fb929d7ee20cd2b8012c88a0df91} 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ Cache\+Cntlr\+::insert\+Cache\+Block (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{cstate}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{btype}{ = {\ttfamily \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1631} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ access\+DRAM()}, \textbf{ atomic\+\_\+add\+\_\+subsecondtime()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+BACK\+\_\+\+INVAL}, \textbf{ Inst\+Mode\+::\+CACHE\+\_\+\+ONLY}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+EVICT}, \textbf{ Cache\+State\+::\+EXCLUSIVE}, \textbf{ Cache\+Block\+Info\+::\+EXPRESSIVE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REP}, \textbf{ Cache\+Block\+Info\+::get\+Block\+Type()}, \textbf{ get\+Cache()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ Contention\+Model\+::get\+Completion\+Time()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Home()}, \textbf{ get\+Lock()}, \textbf{ get\+Max()}, \textbf{ get\+Memory\+Manager()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Contention\+Model\+::get\+Start\+Time()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ Cache\+::insert\+Single\+Line()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REP}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+writethrough}, \textbf{ m\+\_\+coherent}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+cntlr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+outstanding\+\_\+writebacks}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+address}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+buf}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ m\+\_\+perfect}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ notify\+Prev\+Level\+Evict()}, \textbf{ notify\+Prev\+Level\+Insert()}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE\+\_\+\+PASSTHROUGH}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ Cache\+Block\+Info\+::\+SECURITY}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ set\+Cache\+State()}, \textbf{ Cache\+Block\+Info\+::set\+Option()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ stats}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY\+\_\+\+PASSTHROUGH}, \textbf{ transition()}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ Cache\+Block\+Info\+::\+WARMUP}, \textbf{ Core\+::\+WRITE}, \textbf{ write\+Cache\+Block()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ process\+Ex\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ process\+Sh\+Rep\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2286fb929d7ee20cd2b8012c88a0df91_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2286fb929d7ee20cd2b8012c88a0df91_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!invalidateCacheBlock@{invalidateCacheBlock}}
\index{invalidateCacheBlock@{invalidateCacheBlock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{invalidateCacheBlock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a47835252a675491784ebcb839fbab68e} 
void Cache\+Cntlr\+::invalidate\+Cache\+Block (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1602} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ get\+Cache\+State()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Cache\+::invalidate\+Single\+Line()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ MYLOG}, and \textbf{ notify\+Prev\+Level\+Evict()}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a47835252a675491784ebcb839fbab68e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a47835252a675491784ebcb839fbab68e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!isFirstLevel@{isFirstLevel}}
\index{isFirstLevel@{isFirstLevel}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{isFirstLevel()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a0f1697ce1bf6a1447531db29a90cb3fe} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::is\+First\+Level (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 419} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+master}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}.



Referenced by \textbf{ acquire\+Lock()}, and \textbf{ release\+Lock()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a0f1697ce1bf6a1447531db29a90cb3fe_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!isInLowerLevelCache@{isInLowerLevelCache}}
\index{isInLowerLevelCache@{isInLowerLevelCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{isInLowerLevelCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae9660a1c881e6889729796e0fca66a54} 
bool Cache\+Cntlr\+::is\+In\+Lower\+Level\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+Block\+Info} $\ast$}]{block\+\_\+info}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Reimplemented from \textbf{ Cache\+Cntlr} \doxyref{}{p.}{classCacheCntlr_aa328351ed74d2f56252d756395f4952c}.



Definition at line \textbf{ 2024} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Cache\+Block\+Info\+::get\+Tag()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}, and \textbf{ Cache\+Base\+::tag\+To\+Address()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_ae9660a1c881e6889729796e0fca66a54_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!isLastLevel@{isLastLevel}}
\index{isLastLevel@{isLastLevel}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{isLastLevel()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5a6341d8cf34cc83c0921ff5bddf5b8d} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::is\+Last\+Level (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 420} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!isMasterCache@{isMasterCache}}
\index{isMasterCache@{isMasterCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{isMasterCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2efaa58a6798ebf5dd5abaaf7a180c17} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::is\+Master\+Cache (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 418} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+core\+\_\+id}, and \textbf{ m\+\_\+core\+\_\+id\+\_\+master}.



Referenced by \textbf{ Cache\+Cntlr()}, and \textbf{ $\sim$\+Cache\+Cntlr()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2efaa58a6798ebf5dd5abaaf7a180c17_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!isShared@{isShared}}
\index{isShared@{isShared}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{isShared()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a287ec4961862f7732a34bc99c81eb88d} 
bool Cache\+Cntlr\+::is\+Shared (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 2604} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, and \textbf{ m\+\_\+shared\+\_\+cores}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!lastLevelCache@{lastLevelCache}}
\index{lastLevelCache@{lastLevelCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{lastLevelCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_adffa2bb6c8ca37019f8cea402e414117} 
\textbf{ Cache\+Cntlr} $\ast$ Cache\+Cntlr\+::last\+Level\+Cache (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2591} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+last\+\_\+level}, and \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}.



Referenced by \textbf{ acquire\+Lock()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ release\+Lock()}, and \textbf{ release\+Stack\+Lock()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_adffa2bb6c8ca37019f8cea402e414117_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!notifyPrevLevelEvict@{notifyPrevLevelEvict}}
\index{notifyPrevLevelEvict@{notifyPrevLevelEvict}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{notifyPrevLevelEvict()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a262f4b56514acc095b2551de06e669af} 
void Cache\+Cntlr\+::notify\+Prev\+Level\+Evict (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 1299} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+State()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+address}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+buf}, \textbf{ m\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}, and \textbf{ MYLOG}.



Referenced by \textbf{ insert\+Cache\+Block()}, and \textbf{ invalidate\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a262f4b56514acc095b2551de06e669af_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a262f4b56514acc095b2551de06e669af_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!notifyPrevLevelInsert@{notifyPrevLevelInsert}}
\index{notifyPrevLevelInsert@{notifyPrevLevelInsert}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{notifyPrevLevelInsert()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6c410ca43451e83f2459b60c3003c3d9} 
void Cache\+Cntlr\+::notify\+Prev\+Level\+Insert (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 1288} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache\+Block\+Info()}, \textbf{ m\+\_\+master}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}.



Referenced by \textbf{ insert\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6c410ca43451e83f2459b60c3003c3d9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6c410ca43451e83f2459b60c3003c3d9_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!operationPermissibleinCache@{operationPermissibleinCache}}
\index{operationPermissibleinCache@{operationPermissibleinCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{operationPermissibleinCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aee230142b51681a6d4e493a02b364ce9} 
bool Cache\+Cntlr\+::operation\+Permissiblein\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Cache\+Block\+Info} $\ast$$\ast$}]{cache\+\_\+block\+\_\+info}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1499} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+State()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ MYLOG}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, \textbf{ Cache\+State\+::readable()}, \textbf{ Cache\+State\+::writable()}, and \textbf{ Core\+::\+WRITE}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ Prefetch()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ train\+Prefetcher()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aee230142b51681a6d4e493a02b364ce9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aee230142b51681a6d4e493a02b364ce9_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!Prefetch@{Prefetch}}
\index{Prefetch@{Prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{Prefetch()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a563c7f028d73ea54cbd07098a398004f} 
void Cache\+Cntlr\+::\+Prefetch (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+start}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 897} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ atomic\+\_\+add\+\_\+subsecondtime()}, \textbf{ do\+Prefetch()}, \textbf{ get\+Lock()}, \textbf{ INVALID\+\_\+\+ADDRESS}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetch\+\_\+list}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetch\+\_\+next}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ Prefetch()}, \textbf{ PREFETCH\+\_\+\+INTERVAL}, and \textbf{ Core\+::\+READ}.



Referenced by \textbf{ Prefetch()}, and \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a563c7f028d73ea54cbd07098a398004f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a563c7f028d73ea54cbd07098a398004f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processExRepFromDramDirectory@{processExRepFromDramDirectory}}
\index{processExRepFromDramDirectory@{processExRepFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processExRepFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a51b6594ca3ffc63039f7f9e6efab7919} 
void Cache\+Cntlr\+::process\+Ex\+Rep\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2171} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Cache\+State\+::\+EXCLUSIVE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ insert\+Cache\+Block()}, \textbf{ m\+\_\+mem\+\_\+component}, and \textbf{ MYLOG}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a51b6594ca3ffc63039f7f9e6efab7919_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a51b6594ca3ffc63039f7f9e6efab7919_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processExReqToDirectory@{processExReqToDirectory}}
\index{processExReqToDirectory@{processExReqToDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processExReqToDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aab2c5a27e288e90d52e84ba964748548} 
void Cache\+Cntlr\+::process\+Ex\+Req\+To\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1437} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ get\+Cache\+State()}, \textbf{ get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ MYLOG}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, and \textbf{ Hit\+Where\+::\+UNKNOWN}.



Referenced by \textbf{ initiate\+Directory\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aab2c5a27e288e90d52e84ba964748548_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aab2c5a27e288e90d52e84ba964748548_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processFlushReqFromDramDirectory@{processFlushReqFromDramDirectory}}
\index{processFlushReqFromDramDirectory@{processFlushReqFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processFlushReqFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a22d616cf8d1ab556be1060d9d63fe38f} 
void Cache\+Cntlr\+::process\+Flush\+Req\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2272} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+DATA\+\_\+\+AND\+\_\+\+TAGS}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ get\+Cache()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+last\+\_\+level}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, \textbf{ Shmem\+Perf\+::\+REMOTE\+\_\+\+CACHE\+\_\+\+WB}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ Cache\+Base\+::split\+Address()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ update\+Cache\+Block()}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a22d616cf8d1ab556be1060d9d63fe38f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a22d616cf8d1ab556be1060d9d63fe38f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processInvReqFromDramDirectory@{processInvReqFromDramDirectory}}
\index{processInvReqFromDramDirectory@{processInvReqFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processInvReqFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a15789a495ae1992e43c2feb82d8f3e15} 
void Cache\+Cntlr\+::process\+Inv\+Req\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2233} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ get\+Cache\+State()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REP}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, \textbf{ Shmem\+Perf\+::\+REMOTE\+\_\+\+CACHE\+\_\+\+INV}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ update\+Cache\+Block()}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a15789a495ae1992e43c2feb82d8f3e15_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a15789a495ae1992e43c2feb82d8f3e15_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processMemOpFromCore@{processMemOpFromCore}}
\index{processMemOpFromCore@{processMemOpFromCore}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processMemOpFromCore()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a12fe60e83d912a61b7b1694dd33db84b} 
\textbf{ Hit\+Where\+::where\+\_\+t} Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{ca\+\_\+address}{, }\item[{\textbf{ UInt32}}]{offset}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{, }\item[{\textbf{ Subsecond\+Time}}]{TLB\+\_\+latency}{, }\item[{\textbf{ Utopia\+Cache} $\ast$}]{shadow\+\_\+cache}{ = {\ttfamily NULL}, }\item[{\textbf{ Core\+::mem\+\_\+origin\+\_\+t}}]{mem\+\_\+origin}{ = {\ttfamily \textbf{ Core\+::mem\+\_\+origin\+\_\+t\+::\+NORMAL}}}\end{DoxyParamCaption})}



Definition at line \textbf{ 358} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+DATA\+\_\+\+AND\+\_\+\+TAGS}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ access\+Cache()}, \textbf{ acquire\+Lock()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ Inst\+Mode\+::\+CACHE\+\_\+\+ONLY}, \textbf{ Cache\+Block\+Info\+::clear\+Option()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ Cache\+Block\+Info\+::\+EXPRESSIVE}, \textbf{ get\+Cache()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ Contention\+Model\+::get\+Completion\+Time()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Lock()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Subsecond\+Time\+::get\+NS()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Contention\+Model\+::get\+Start\+Time()}, \textbf{ Contention\+Model\+::get\+Tag\+Completion\+Time()}, \textbf{ Cache\+Block\+Info\+::get\+Usage()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::\+HIT}, \textbf{ Hit\+Where\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ insert\+Cache\+Block()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Cache\+Block\+Info\+::invalidate()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ Core\+::\+LOCK}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::lookup()}, \textbf{ m\+\_\+cache\+\_\+writethrough}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+l1\+\_\+metadata\+\_\+mshr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+l1\+\_\+metadata\+\_\+mshr}, \textbf{ m\+\_\+l1\+\_\+mshr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+l1\+\_\+mshr}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ m\+\_\+passthrough}, \textbf{ m\+\_\+perfect}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetcher}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+smt\+\_\+lock}, \textbf{ Subsecond\+Time\+::\+Max\+Time()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::metadata\+\_\+mshr}, \textbf{ metadata\+\_\+passthrough\+\_\+loc}, \textbf{ Hit\+Where\+::\+MISS}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::mshr}, \textbf{ mshr\+\_\+latency}, \textbf{ MYLOG}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Core\+::\+NONE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+NONE}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE\+\_\+\+PASSTHROUGH}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ Prefetch()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, \textbf{ release\+Lock()}, \textbf{ release\+Stack\+Lock()}, \textbf{ Cache\+Block\+Info\+::\+SECURITY}, \textbf{ Cache\+Block\+Info\+::set\+CState()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ stats}, \textbf{ t\+\_\+start}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY\+\_\+\+PASSTHROUGH}, \textbf{ total\+\_\+latency}, \textbf{ train\+Prefetcher()}, \textbf{ Core\+::\+UNLOCK}, \textbf{ Cache\+::update\+Counters()}, \textbf{ update\+Counters()}, \textbf{ Cache\+Block\+Info\+::update\+Usage()}, \textbf{ update\+Usage\+Bits()}, \textbf{ Cache\+Block\+Info\+::\+UTOPIA}, \textbf{ wait\+For\+Network\+Thread()}, \textbf{ wake\+Up\+Network\+Thread()}, \textbf{ Cache\+Block\+Info\+::\+WARMUP}, and \textbf{ Core\+::\+WRITE}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::access\+\_\+cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Hash\+Dont\+Cache\+::access\+\_\+cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Cuckoo\+::access\+Table()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::access\+Utopia\+Subsystem()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::core\+Initiate\+Memory\+Access()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::\+Find\+Permissions\+Recursive()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::\+Initialize\+Walk\+Recursive()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a12fe60e83d912a61b7b1694dd33db84b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a12fe60e83d912a61b7b1694dd33db84b_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processShmemReqFromPrevCache@{processShmemReqFromPrevCache}}
\index{processShmemReqFromPrevCache@{processShmemReqFromPrevCache}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processShmemReqFromPrevCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a713db037ede5e62d735d05318ca8c51f} 
\textbf{ Hit\+Where\+::where\+\_\+t} Cache\+Cntlr\+::process\+Shmem\+Req\+From\+Prev\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Cache\+Cntlr} $\ast$}]{requester}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{, }\item[{\textbf{ Prefetch\+::prefetch\+\_\+type\+\_\+t}}]{is\+Prefetch}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+issue}{, }\item[{bool}]{have\+\_\+write\+\_\+lock}{, }\item[{\textbf{ Core\+::mem\+\_\+origin\+\_\+t}}]{mem\+\_\+origin}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 967} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+DATA\+\_\+\+AND\+\_\+\+TAGS}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ access\+DRAM()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ atomic\+\_\+add\+\_\+subsecondtime()}, \textbf{ Inst\+Mode\+::\+CACHE\+\_\+\+ONLY}, \textbf{ cleanup\+Metadata\+Mshr()}, \textbf{ cleanup\+Mshr()}, \textbf{ Cache\+Block\+Info\+::clear\+Option()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ Cache\+State\+::\+EXCLUSIVE}, \textbf{ Cache\+Block\+Info\+::\+EXPRESSIVE}, \textbf{ get\+Cache()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Lock()}, \textbf{ get\+Max()}, \textbf{ get\+Memory\+Manager()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ Hit\+Where\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ insert\+Cache\+Block()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Shared\+Cache\+Block\+Info\+::invalidate()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ itostr()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+last\+\_\+remote\+\_\+hit\+\_\+where}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ m\+\_\+passthrough}, \textbf{ m\+\_\+perfect}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetcher}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+shared\+\_\+cores}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::make\+\_\+mshr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::metadata\+\_\+mshr}, \textbf{ Hit\+Where\+::\+MISS}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::mshr}, \textbf{ MYLOG}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+NONE}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+OTHER}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE\+\_\+\+PASSTHROUGH}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ Core\+::\+READ}, \textbf{ release\+Stack\+Lock()}, \textbf{ Shmem\+Perf\+::reset()}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ Cache\+Block\+Info\+::\+SECURITY}, \textbf{ Cache\+Block\+Info\+::set\+CState()}, \textbf{ Cache\+Block\+Info\+::set\+Option()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Hit\+Where\+::\+SIBLING}, \textbf{ stats}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY\+\_\+\+PASSTHROUGH}, \textbf{ train\+Prefetcher()}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ Cache\+::update\+Counters()}, \textbf{ update\+Counters()}, \textbf{ update\+Uncore\+Statistics()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+UPGRADE}, \textbf{ Cache\+Block\+Info\+::\+WARMUP}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ do\+Prefetch()}, \textbf{ process\+Mem\+Op\+From\+Core()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a713db037ede5e62d735d05318ca8c51f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a713db037ede5e62d735d05318ca8c51f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processShRepFromDramDirectory@{processShRepFromDramDirectory}}
\index{processShRepFromDramDirectory@{processShRepFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processShRepFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_affaef844ef4179845793859ee6cfa263} 
void Cache\+Cntlr\+::process\+Sh\+Rep\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2186} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ insert\+Cache\+Block()}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, and \textbf{ Cache\+State\+::\+SHARED}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_affaef844ef4179845793859ee6cfa263_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_affaef844ef4179845793859ee6cfa263_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processShReqToDirectory@{processShReqToDirectory}}
\index{processShReqToDirectory@{processShReqToDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processShReqToDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6b2a8672c6fe749d83d3b7a7f6b04a2e} 
void Cache\+Cntlr\+::process\+Sh\+Req\+To\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1476} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ MYLOG}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, and \textbf{ Hit\+Where\+::\+UNKNOWN}.



Referenced by \textbf{ initiate\+Directory\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6b2a8672c6fe749d83d3b7a7f6b04a2e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6b2a8672c6fe749d83d3b7a7f6b04a2e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processUpgradeRepFromDramDirectory@{processUpgradeRepFromDramDirectory}}
\index{processUpgradeRepFromDramDirectory@{processUpgradeRepFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processUpgradeRepFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6561ba8b8cbe6b2bc205bcaf8193486a} 
void Cache\+Cntlr\+::process\+Upgrade\+Rep\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2201} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ get\+Cache\+State()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ Cache\+State\+::\+SHARED\+\_\+\+UPGRADING}, \textbf{ update\+Cache\+Block()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+UPGRADE}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6561ba8b8cbe6b2bc205bcaf8193486a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6561ba8b8cbe6b2bc205bcaf8193486a_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processUpgradeReqToDirectory@{processUpgradeReqToDirectory}}
\index{processUpgradeReqToDirectory@{processUpgradeReqToDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processUpgradeReqToDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aba3a0b1a5ed2c8941dcba54b623c7aed} 
void Cache\+Cntlr\+::process\+Upgrade\+Req\+To\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1457} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache\+State()}, \textbf{ get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ MYLOG}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ set\+Cache\+State()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Cache\+State\+::\+SHARED\+\_\+\+UPGRADING}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}, and \textbf{ initiate\+Directory\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aba3a0b1a5ed2c8941dcba54b623c7aed_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aba3a0b1a5ed2c8941dcba54b623c7aed_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!processWbReqFromDramDirectory@{processWbReqFromDramDirectory}}
\index{processWbReqFromDramDirectory@{processWbReqFromDramDirectory}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{processWbReqFromDramDirectory()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8c665a45a8b17dc4746ad769d55124c3} 
void Cache\+Cntlr\+::process\+Wb\+Req\+From\+Dram\+Directory (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2315} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+DATA\+\_\+\+AND\+\_\+\+TAGS}, \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, \textbf{ Shmem\+Perf\+::\+REMOTE\+\_\+\+CACHE\+\_\+\+FWD}, \textbf{ Shmem\+Perf\+::\+REMOTE\+\_\+\+CACHE\+\_\+\+WB}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Cache\+State\+::\+SHARED\+\_\+\+UPGRADING}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ update\+Cache\+Block()}, \textbf{ Shmem\+Perf\+::update\+Time()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+WB\+\_\+\+REP}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8c665a45a8b17dc4746ad769d55124c3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8c665a45a8b17dc4746ad769d55124c3_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!releaseLock@{releaseLock}}
\index{releaseLock@{releaseLock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{releaseLock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a261a34cb53050bc29212c0382b0da25a} 
void Cache\+Cntlr\+::release\+Lock (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{address}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 2559} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::get\+Set\+Lock()}, \textbf{ is\+First\+Level()}, \textbf{ last\+Level\+Cache()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, and \textbf{ \+\_\+\+Set\+Lock\+::release\+\_\+shared()}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a261a34cb53050bc29212c0382b0da25a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a261a34cb53050bc29212c0382b0da25a_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!releaseStackLock@{releaseStackLock}}
\index{releaseStackLock@{releaseStackLock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{releaseStackLock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6626d8428c8a01fae4366d1bb1ab26f6} 
void Cache\+Cntlr\+::release\+Stack\+Lock (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{address}{, }\item[{bool}]{this\+\_\+is\+\_\+locked}{ = {\ttfamily false}}\end{DoxyParamCaption})}



Definition at line \textbf{ 2580} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+Set\+Lock\+::downgrade()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::get\+Set\+Lock()}, \textbf{ last\+Level\+Cache()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+mem\+\_\+component}, \textbf{ MYLOG}, and \textbf{ \+\_\+\+Set\+Lock\+::release\+\_\+exclusive()}.



Referenced by \textbf{ do\+Prefetch()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ write\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6626d8428c8a01fae4366d1bb1ab26f6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a6626d8428c8a01fae4366d1bb1ab26f6_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!retrieveCacheBlock@{retrieveCacheBlock}}
\index{retrieveCacheBlock@{retrieveCacheBlock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{retrieveCacheBlock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aca1b3533de3d7e8699495281a6877b70} 
void Cache\+Cntlr\+::retrieve\+Cache\+Block (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{, }\item[{bool}]{update\+\_\+replacement}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1618} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+()}, \textbf{ Cache\+::access\+Single\+Line()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, and \textbf{ m\+\_\+master}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aca1b3533de3d7e8699495281a6877b70_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aca1b3533de3d7e8699495281a6877b70_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!setCacheState@{setCacheState}}
\index{setCacheState@{setCacheState}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{setCacheState()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8f8d05098c45d6d98d99c879fa01be59} 
\textbf{ Shared\+Cache\+Block\+Info} $\ast$ Cache\+Cntlr\+::set\+Cache\+State (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{cstate}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1594} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache\+Block\+Info()}, and \textbf{ Cache\+Block\+Info\+::set\+CState()}.



Referenced by \textbf{ insert\+Cache\+Block()}, and \textbf{ process\+Upgrade\+Req\+To\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8f8d05098c45d6d98d99c879fa01be59_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8f8d05098c45d6d98d99c879fa01be59_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!setDRAMDirectAccess@{setDRAMDirectAccess}}
\index{setDRAMDirectAccess@{setDRAMDirectAccess}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{setDRAMDirectAccess()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a3da6f6525f49ee356e08dd973d6bc83e} 
void Cache\+Cntlr\+::set\+DRAMDirect\+Access (\begin{DoxyParamCaption}\item[{\textbf{ Dram\+Cntlr\+Interface} $\ast$}]{dram\+\_\+cntlr}{, }\item[{\textbf{ UInt64}}]{num\+\_\+outstanding}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 346} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+core\+\_\+id}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+cntlr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+dram\+\_\+outstanding\+\_\+writebacks}, and \textbf{ m\+\_\+master}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!setNextCacheCntlr@{setNextCacheCntlr}}
\index{setNextCacheCntlr@{setNextCacheCntlr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{setNextCacheCntlr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a53f84c9dc491556893ec37c7bc78c93f} 
void Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::set\+Next\+Cache\+Cntlr (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+Cntlr} $\ast$}]{next\+\_\+cache\+\_\+cntlr}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 391} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::\+Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a53f84c9dc491556893ec37c7bc78c93f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!setPrevCacheCntlrs@{setPrevCacheCntlrs}}
\index{setPrevCacheCntlrs@{setPrevCacheCntlrs}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{setPrevCacheCntlrs()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a89422f7f5da056c6cd0ec75887c8ca64} 
void Cache\+Cntlr\+::set\+Prev\+Cache\+Cntlrs (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+Cntlr\+List} \&}]{prev\+\_\+cache\+\_\+cntlrs}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 334} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+master}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::\+Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a89422f7f5da056c6cd0ec75887c8ca64_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!trainPrefetcher@{trainPrefetcher}}
\index{trainPrefetcher@{trainPrefetcher}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{trainPrefetcher()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a1e4a5bad0f1e312e3c3ef372d7a9875a} 
void Cache\+Cntlr\+::train\+Prefetcher (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{bool}]{cache\+\_\+hit}{, }\item[{bool}]{prefetch\+\_\+hit}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+issue}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 871} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Lock()}, \textbf{ Prefetcher\+::get\+Next\+Address()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetch\+\_\+list}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetch\+\_\+next}, \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prefetcher}, \textbf{ operation\+Permissiblein\+Cache()}, \textbf{ PREFETCH\+\_\+\+INTERVAL}, \textbf{ PREFETCH\+\_\+\+MAX\+\_\+\+QUEUE\+\_\+\+LENGTH}, and \textbf{ Core\+::\+READ}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1e4a5bad0f1e312e3c3ef372d7a9875a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a1e4a5bad0f1e312e3c3ef372d7a9875a_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!transition@{transition}}
\index{transition@{transition}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{transition()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_abfe73cdbea8ea2161b082934bfe12f23} 
void Cache\+Cntlr\+::transition (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Transition\+::reason\+\_\+t}}]{reason}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{old\+\_\+state}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{new\+\_\+state}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2486} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+BACK\+\_\+\+INVAL}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+EVICT}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ Cache\+State\+::\+INVALID\+\_\+\+COHERENCY}, \textbf{ Cache\+State\+::\+INVALID\+\_\+\+COLD}, \textbf{ Cache\+State\+::\+INVALID\+\_\+\+EVICT}, and \textbf{ stats}.



Referenced by \textbf{ insert\+Cache\+Block()}, \textbf{ update\+Cache\+Block()}, and \textbf{ update\+Counters()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_abfe73cdbea8ea2161b082934bfe12f23_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!updateCacheBlock@{updateCacheBlock}}
\index{updateCacheBlock@{updateCacheBlock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{updateCacheBlock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aa7ab85c5e3a1c11436af72a8ceadadb5} 
std\+::pair$<$ \textbf{ Subsecond\+Time}, bool $>$ Cache\+Cntlr\+::update\+Cache\+Block (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{cstate}{, }\item[{\textbf{ Transition\+::reason\+\_\+t}}]{reason}{, }\item[{\textbf{ Byte} $\ast$}]{out\+\_\+buf}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1829} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+BACK\+\_\+\+INVAL}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+COHERENCY}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+CState\+String()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+EVICT}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ get\+Cache\+State()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ get\+Lock()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+cache\+\_\+writethrough}, \textbf{ m\+\_\+coherent}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+prev\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+writeback\+\_\+time}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ Cache\+Block\+Info\+::set\+CState()}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ stats}, \textbf{ transition()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+UPGRADE}, \textbf{ Cache\+Block\+Info\+::\+WARMUP}, \textbf{ write\+Cache\+Block()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Upgrade\+Rep\+From\+Dram\+Directory()}, and \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aa7ab85c5e3a1c11436af72a8ceadadb5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aa7ab85c5e3a1c11436af72a8ceadadb5_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!updateCounters@{updateCounters}}
\index{updateCounters@{updateCounters}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{updateCounters()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a39fd60d352f93f308a5e980a22a64300} 
void Cache\+Cntlr\+::update\+Counters (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{cache\+\_\+hit}{, }\item[{\textbf{ Cache\+State\+::cstate\+\_\+t}}]{state}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{, }\item[{\textbf{ Prefetch\+::prefetch\+\_\+type\+\_\+t}}]{is\+Prefetch}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2362} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::access\+ATDs()}, \textbf{ cleanup\+Metadata\+Mshr()}, \textbf{ cleanup\+Mshr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+CORE\+\_\+\+RD}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+CORE\+\_\+\+RDEX}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition\+::\+CORE\+\_\+\+WR}, \textbf{ Cache\+Block\+Info\+::\+EXPRESSIVE}, \textbf{ get\+Cache()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Cache\+Block\+Info\+::increase\+Reuse()}, \textbf{ Cache\+State\+::\+INVALID}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+master}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::metadata\+\_\+mshr}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::mshr}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+NONE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+OWN}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+Block\+Info\+::\+PAGE\+\_\+\+TABLE\+\_\+\+PASSTHROUGH}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ Core\+::\+READ}, \textbf{ Core\+::\+READ\+\_\+\+EX}, \textbf{ Cache\+Block\+Info\+::\+SECURITY}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ stats}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY\+\_\+\+PASSTHROUGH}, \textbf{ transition()}, and \textbf{ Core\+::\+WRITE}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Hits()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a39fd60d352f93f308a5e980a22a64300_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a39fd60d352f93f308a5e980a22a64300_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!updateHits@{updateHits}}
\index{updateHits@{updateHits}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{updateHits()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a22536964afee778d04a8eec1bc030748} 
void Cache\+Cntlr\+::update\+Hits (\begin{DoxyParamCaption}\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ UInt64}}]{hits}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 813} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache()}, \textbf{ get\+Lock()}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch\+::\+NONE}, \textbf{ Core\+::\+READ}, \textbf{ Cache\+State\+::\+SHARED}, \textbf{ Cache\+::update\+Counters()}, and \textbf{ update\+Counters()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a22536964afee778d04a8eec1bc030748_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!updateUncoreStatistics@{updateUncoreStatistics}}
\index{updateUncoreStatistics@{updateUncoreStatistics}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{updateUncoreStatistics()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aaf3fc94d5e37c48606140619ddb4514e} 
void Cache\+Cntlr\+::update\+Uncore\+Statistics (\begin{DoxyParamCaption}\item[{\textbf{ Hit\+Where\+::where\+\_\+t}}]{hit\+\_\+where}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2504} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+::add()}, \textbf{ Shmem\+Perf\+::disable()}, \textbf{ Shmem\+Perf\+::get\+Initial\+Time()}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ m\+\_\+last\+\_\+remote\+\_\+hit\+\_\+where}, \textbf{ m\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+global}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+numrequests}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+totaltime}, \textbf{ Shmem\+Perf\+::reset()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aaf3fc94d5e37c48606140619ddb4514e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aaf3fc94d5e37c48606140619ddb4514e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!updateUsageBits@{updateUsageBits}}
\index{updateUsageBits@{updateUsageBits}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{updateUsageBits()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8a404bf32f84abab685eebf4aaa858fc} 
void Cache\+Cntlr\+::update\+Usage\+Bits (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+Block\+Info\+::\+Bits\+Used\+Type}}]{used}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1316} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Lock()}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ m\+\_\+perfect}, \textbf{ Cache\+Block\+Info\+::update\+Usage()}, and \textbf{ update\+Usage\+Bits()}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}, and \textbf{ update\+Usage\+Bits()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8a404bf32f84abab685eebf4aaa858fc_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a8a404bf32f84abab685eebf4aaa858fc_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!waitForNetworkThread@{waitForNetworkThread}}
\index{waitForNetworkThread@{waitForNetworkThread}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{waitForNetworkThread()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a0ef06bb2689e4b34d291282a841a4797} 
void Cache\+Cntlr\+::wait\+For\+Network\+Thread (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2626} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}, and \textbf{ Semaphore\+::wait()}.



Referenced by \textbf{ do\+Prefetch()}, and \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a0ef06bb2689e4b34d291282a841a4797_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a0ef06bb2689e4b34d291282a841a4797_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!waitForUserThread@{waitForUserThread}}
\index{waitForUserThread@{waitForUserThread}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{waitForUserThread()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a397d30124951848a4ff365fe9649ac3b} 
void Cache\+Cntlr\+::wait\+For\+User\+Thread (\begin{DoxyParamCaption}\item[{\textbf{ Semaphore} $\ast$}]{network\+\_\+thread\+\_\+sem}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2620} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a397d30124951848a4ff365fe9649ac3b_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!wakeUpNetworkThread@{wakeUpNetworkThread}}
\index{wakeUpNetworkThread@{wakeUpNetworkThread}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{wakeUpNetworkThread()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d54dc41ce69374f5f81cc0f3b0ad067} 
void Cache\+Cntlr\+::wake\+Up\+Network\+Thread (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2632} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}, and \textbf{ Semaphore\+::signal()}.



Referenced by \textbf{ do\+Prefetch()}, and \textbf{ process\+Mem\+Op\+From\+Core()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d54dc41ce69374f5f81cc0f3b0ad067_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_a2d54dc41ce69374f5f81cc0f3b0ad067_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!wakeUpUserThread@{wakeUpUserThread}}
\index{wakeUpUserThread@{wakeUpUserThread}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{wakeUpUserThread()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_adc38c6c1949198c4c34f222e465ed923} 
void Cache\+Cntlr\+::wake\+Up\+User\+Thread (\begin{DoxyParamCaption}\item[{\textbf{ Semaphore} $\ast$}]{user\+\_\+thread\+\_\+sem}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 2614} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}.



Referenced by \textbf{ handle\+Msg\+From\+Dram\+Directory()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_adc38c6c1949198c4c34f222e465ed923_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!walkUsageBits@{walkUsageBits}}
\index{walkUsageBits@{walkUsageBits}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{walkUsageBits()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_acbc35a53367a24489fa779fcccd2865c} 
void Cache\+Cntlr\+::walk\+Usage\+Bits (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1331} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ Cache\+Block\+Info\+::\+Bits\+Used\+Offset}, \textbf{ Cache\+Base\+::get\+Associativity()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Cache\+Base\+::get\+Num\+Sets()}, \textbf{ Cache\+Block\+Info\+::get\+Owner()}, \textbf{ Cache\+Block\+Info\+::get\+Usage()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ Cache\+Block\+Info\+::is\+Valid()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ Cache\+::peek\+Block()}, and \textbf{ Cache\+Block\+Info\+::\+WARMUP}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_acbc35a53367a24489fa779fcccd2865c_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!writeCacheBlock@{writeCacheBlock}}
\index{writeCacheBlock@{writeCacheBlock}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{writeCacheBlock()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aec8892445604ffc8cea5cc72cd77a502} 
void Cache\+Cntlr\+::write\+Cache\+Block (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ UInt32}}]{offset}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1997} of file \textbf{ cache\+\_\+cntlr.\+cc}.



References \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+()}, \textbf{ Cache\+::access\+Single\+Line()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+writethrough}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+address}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr\+::m\+\_\+evicting\+\_\+buf}, \textbf{ m\+\_\+master}, \textbf{ m\+\_\+next\+\_\+cache\+\_\+cntlr}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ release\+Stack\+Lock()}, \textbf{ Cache\+Base\+::\+STORE}, and \textbf{ write\+Cache\+Block()}.



Referenced by \textbf{ access\+Cache()}, \textbf{ insert\+Cache\+Block()}, \textbf{ update\+Cache\+Block()}, and \textbf{ write\+Cache\+Block()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aec8892445604ffc8cea5cc72cd77a502_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1CacheCntlr_aec8892445604ffc8cea5cc72cd77a502_icgraph}
\end{center}
\end{figure}


\doxysubsection{Friends And Related Symbol Documentation}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!CacheCntlrList@{CacheCntlrList}}
\index{CacheCntlrList@{CacheCntlrList}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{CacheCntlrList}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aff183c09fef7f20bde540829020432e8} 
friend class \textbf{ Cache\+Cntlr\+List}\hspace{0.3cm}{\ttfamily [friend]}}



Definition at line \textbf{ 429} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!MemoryManager@{MemoryManager}}
\index{MemoryManager@{MemoryManager}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{MemoryManager}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a714d9445184f29c663c1c02da59e9727} 
friend class \textbf{ Memory\+Manager}\hspace{0.3cm}{\ttfamily [friend]}}



Definition at line \textbf{ 430} of file \textbf{ cache\+\_\+cntlr.\+h}.



\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!backinval@{backinval}}
\index{backinval@{backinval}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{backinval}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a68544ec2ebc9e2d7109850018e51d38b} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::backinval[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}]}



Definition at line \textbf{ 247} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!coherency\_downgrades@{coherency\_downgrades}}
\index{coherency\_downgrades@{coherency\_downgrades}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{coherency\_downgrades}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aae05704d7a4b93c3c58e9e99d3236faf} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::coherency\+\_\+downgrades}



Definition at line \textbf{ 258} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!coherency\_invalidates@{coherency\_invalidates}}
\index{coherency\_invalidates@{coherency\_invalidates}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{coherency\_invalidates}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a48c9028ffcf185fdaa27f6aa17b6cd35} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::coherency\+\_\+invalidates}



Definition at line \textbf{ 258} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!coherency\_upgrades@{coherency\_upgrades}}
\index{coherency\_upgrades@{coherency\_upgrades}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{coherency\_upgrades}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab6ec6babdb90b61a6a742e42141a9aef} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::coherency\+\_\+upgrades}



Definition at line \textbf{ 258} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!coherency\_writebacks@{coherency\_writebacks}}
\index{coherency\_writebacks@{coherency\_writebacks}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{coherency\_writebacks}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5085dee5222dae3fadf46d30d523ec4f} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::coherency\+\_\+writebacks}



Definition at line \textbf{ 258} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!evict@{evict}}
\index{evict@{evict}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{evict}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a889cbfac2669a17d317b3ffffc6c8246} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::evict[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}]}



Definition at line \textbf{ 246} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!evict\_prefetch@{evict\_prefetch}}
\index{evict\_prefetch@{evict\_prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{evict\_prefetch}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aa2fcca8e996af158fff4ba19dec4783e} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::evict\+\_\+prefetch}



Definition at line \textbf{ 240} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!evict\_warmup@{evict\_warmup}}
\index{evict\_warmup@{evict\_warmup}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{evict\_warmup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aaed296aee21b64775e55fc0fe3939ee6} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::evict\+\_\+warmup}



Definition at line \textbf{ 248} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!hits\_prefetch@{hits\_prefetch}}
\index{hits\_prefetch@{hits\_prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{hits\_prefetch}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a885828708c7db784cf2e2f61ec31a0ac} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::hits\+\_\+prefetch}



Definition at line \textbf{ 239} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!hits\_warmup@{hits\_warmup}}
\index{hits\_warmup@{hits\_warmup}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{hits\_warmup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a372c27002f4a38134b895c0b00723fef} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::hits\+\_\+warmup}



Definition at line \textbf{ 248} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!invalidate\_prefetch@{invalidate\_prefetch}}
\index{invalidate\_prefetch@{invalidate\_prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{invalidate\_prefetch}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_af416e73ff091cd707146e75bb909285b} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::invalidate\+\_\+prefetch}



Definition at line \textbf{ 241} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!invalidate\_warmup@{invalidate\_warmup}}
\index{invalidate\_warmup@{invalidate\_warmup}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{invalidate\_warmup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a93b5933052990e5bda13b2d61adb6c56} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::invalidate\+\_\+warmup}



Definition at line \textbf{ 248} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!load\_misses@{load\_misses}}
\index{load\_misses@{load\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{load\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6273882300d7ca5cb098763cf4c08223} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::load\+\_\+misses[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 229} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!load\_misses\_state@{load\_misses\_state}}
\index{load\_misses\_state@{load\_misses\_state}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{load\_misses\_state}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_acc2da5cb6c3b3ba8334fd2e14ab17de7} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::load\+\_\+misses\+\_\+state[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}][\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 237} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!load\_overlapping\_misses@{load\_overlapping\_misses}}
\index{load\_overlapping\_misses@{load\_overlapping\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{load\_overlapping\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab9f619710fba6dd3d547755d73725120} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::load\+\_\+overlapping\+\_\+misses[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 230} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads@{loads}}
\index{loads@{loads}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac3e8fb38d97d7ca4a67632e3958c7b26} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 228} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads\_prefetch@{loads\_prefetch}}
\index{loads\_prefetch@{loads\_prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads\_prefetch}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a0cedb2c306d8efdb0914b67302ab12da} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads\+\_\+prefetch[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 238} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads\_state@{loads\_state}}
\index{loads\_state@{loads\_state}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads\_state}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac3764ca5ee1bcac3cb535f6e8c7ae2ae} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads\+\_\+state[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}][\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 231} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads\_where@{loads\_where}}
\index{loads\_where@{loads\_where}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads\_where}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_acd17440eb30dd5ea02bac1304e2ade6b} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads\+\_\+where[\textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}]}



Definition at line \textbf{ 232} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads\_where\_page\_table@{loads\_where\_page\_table}}
\index{loads\_where\_page\_table@{loads\_where\_page\_table}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads\_where\_page\_table}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a654c36d4c03a4c85e31cb06340ee2ae5} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads\+\_\+where\+\_\+page\+\_\+table[\textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}]}



Definition at line \textbf{ 233} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!loads\_where\_utopia@{loads\_where\_utopia}}
\index{loads\_where\_utopia@{loads\_where\_utopia}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{loads\_where\_utopia}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aed276b892bfa1cf7e0f3511ef61adf05} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::loads\+\_\+where\+\_\+utopia[\textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}]}



Definition at line \textbf{ 234} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_af25f323d9541e801ef0750a8da00e5c1} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 276} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, and \textbf{ get\+Cache\+Block\+Size()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_cache\_writethrough@{m\_cache\_writethrough}}
\index{m\_cache\_writethrough@{m\_cache\_writethrough}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_cache\_writethrough}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_acfa064ef71950bcf6bab0a27070aecf7} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+cache\+\_\+writethrough\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 277} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ access\+Cache()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ update\+Cache\+Block()}, and \textbf{ write\+Cache\+Block()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_coherent@{m\_coherent}}
\index{m\_coherent@{m\_coherent}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_coherent}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae44daffc10b8529ef790767fc5d2d74e} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+coherent\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 218} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ insert\+Cache\+Block()}, and \textbf{ update\+Cache\+Block()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a4ca72e8164acb46465f803aa930fb3b9} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 275} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ acquire\+Lock()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ Cache\+Cntlr()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ insert\+Cache\+Block()}, \textbf{ is\+Master\+Cache()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ release\+Lock()}, \textbf{ release\+Stack\+Lock()}, \textbf{ set\+DRAMDirect\+Access()}, \textbf{ train\+Prefetcher()}, \textbf{ update\+Counters()}, and \textbf{ $\sim$\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_core\_id\_master@{m\_core\_id\_master}}
\index{m\_core\_id\_master@{m\_core\_id\_master}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_core\_id\_master}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a52f07a16bc350a06658a8a5ee74610c7} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+core\+\_\+id\+\_\+master\hspace{0.3cm}{\ttfamily [private]}}

\doxyref{Core}{p.}{classCore} id of the \textquotesingle{}master\textquotesingle{} (actual) cache controller we\textquotesingle{}re proxying 

Definition at line \textbf{ 282} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ access\+DRAM()}, \textbf{ Cache\+Cntlr()}, \textbf{ insert\+Cache\+Block()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ is\+Master\+Cache()}, \textbf{ is\+Shared()}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Sh\+Req\+To\+Directory()}, \textbf{ process\+Upgrade\+Req\+To\+Directory()}, and \textbf{ update\+Counters()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}}
\index{m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_dummy\_shmem\_perf}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a56d253c1dc70314ea6d0d4dff9316109} 
\textbf{ Shmem\+Perf} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+dummy\+\_\+shmem\+\_\+perf\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 292} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ insert\+Cache\+Block()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_l1\_metadata\_mshr@{m\_l1\_metadata\_mshr}}
\index{m\_l1\_metadata\_mshr@{m\_l1\_metadata\_mshr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_l1\_metadata\_mshr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2a9a1f75e64453661b23a56f71047ba7} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+l1\+\_\+metadata\+\_\+mshr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 221} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_l1\_mshr@{m\_l1\_mshr}}
\index{m\_l1\_mshr@{m\_l1\_mshr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_l1\_mshr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5d01dff5184bb37b9a50ff7085bc0c6a} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+l1\+\_\+mshr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 220} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_last\_level@{m\_last\_level}}
\index{m\_last\_level@{m\_last\_level}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_last\_level}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aadfc6315a0a34f75d7096c666b59481a} 
\textbf{ Cache\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+last\+\_\+level\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 212} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ last\+Level\+Cache()}, and \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_last\_remote\_hit\_where@{m\_last\_remote\_hit\_where}}
\index{m\_last\_remote\_hit\_where@{m\_last\_remote\_hit\_where}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_last\_remote\_hit\_where}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5149082c16e04f9a873faa45f7409e1d} 
volatile \textbf{ Hit\+Where\+::where\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+last\+\_\+remote\+\_\+hit\+\_\+where\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 286} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Uncore\+Statistics()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_master@{m\_master}}
\index{m\_master@{m\_master}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_master}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6d91cbe245c38c280d852cc050973301} 
\textbf{ Cache\+Master\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+master\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 210} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ access\+Cache()}, \textbf{ access\+DRAM()}, \textbf{ acquire\+Lock()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ Cache\+Cntlr()}, \textbf{ cleanup\+Metadata\+Mshr()}, \textbf{ cleanup\+Mshr()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ create\+Set\+Locks()}, \textbf{ disable()}, \textbf{ enable()}, \textbf{ get\+Cache()}, \textbf{ get\+Cache\+Block\+Info()}, \textbf{ get\+Lock()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ insert\+Cache\+Block()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ is\+First\+Level()}, \textbf{ is\+In\+Lower\+Level\+Cache()}, \textbf{ notify\+Prev\+Level\+Evict()}, \textbf{ notify\+Prev\+Level\+Insert()}, \textbf{ Prefetch()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ release\+Lock()}, \textbf{ release\+Stack\+Lock()}, \textbf{ retrieve\+Cache\+Block()}, \textbf{ set\+DRAMDirect\+Access()}, \textbf{ set\+Prev\+Cache\+Cntlrs()}, \textbf{ train\+Prefetcher()}, \textbf{ update\+Cache\+Block()}, \textbf{ update\+Counters()}, \textbf{ walk\+Usage\+Bits()}, \textbf{ write\+Cache\+Block()}, and \textbf{ $\sim$\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_mem\_component@{m\_mem\_component}}
\index{m\_mem\_component@{m\_mem\_component}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_mem\_component}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a14170d6c617b785290b5ea6db018bf33} 
\textbf{ Mem\+Component\+::component\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+mem\+\_\+component\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 208} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ acquire\+Lock()}, \textbf{ acquire\+Stack\+Lock()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ insert\+Cache\+Block()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ process\+Ex\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Sh\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Upgrade\+Rep\+From\+Dram\+Directory()}, \textbf{ process\+Wb\+Req\+From\+Dram\+Directory()}, \textbf{ release\+Lock()}, and \textbf{ release\+Stack\+Lock()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_memory\_manager@{m\_memory\_manager}}
\index{m\_memory\_manager@{m\_memory\_manager}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_memory\_manager}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac44230f189457b6dc41f07d93de66eed} 
\textbf{ Memory\+Manager}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+memory\+\_\+manager\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 209} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_network\_thread\_sem@{m\_network\_thread\_sem}}
\index{m\_network\_thread\_sem@{m\_network\_thread\_sem}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_network\_thread\_sem}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2cdfe850737898369b4d205fc758da1a} 
\textbf{ Semaphore}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+network\+\_\+thread\+\_\+sem\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 285} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Network\+Thread\+Semaphore()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ wait\+For\+User\+Thread()}, and \textbf{ wake\+Up\+Network\+Thread()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_next\_cache\_cntlr@{m\_next\_cache\_cntlr}}
\index{m\_next\_cache\_cntlr@{m\_next\_cache\_cntlr}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_next\_cache\_cntlr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a14c5bd14e4b1c126dd8ae6e44749474e} 
\textbf{ Cache\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+next\+\_\+cache\+\_\+cntlr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 211} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ access\+Cache()}, \textbf{ copy\+Data\+From\+Next\+Level()}, \textbf{ insert\+Cache\+Block()}, \textbf{ invalidate\+Cache\+Block()}, \textbf{ is\+Last\+Level()}, \textbf{ last\+Level\+Cache()}, \textbf{ Prefetch()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ set\+Next\+Cache\+Cntlr()}, \textbf{ update\+Cache\+Block()}, \textbf{ update\+Usage\+Bits()}, \textbf{ walk\+Usage\+Bits()}, and \textbf{ write\+Cache\+Block()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_next\_level\_read\_bandwidth@{m\_next\_level\_read\_bandwidth}}
\index{m\_next\_level\_read\_bandwidth@{m\_next\_level\_read\_bandwidth}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_next\_level\_read\_bandwidth}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac3b7681495a98594f03dfc84e0aea7eb} 
\textbf{ Component\+Bandwidth\+Per\+Cycle} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 279} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ copy\+Data\+From\+Next\+Level()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_passthrough@{m\_passthrough}}
\index{m\_passthrough@{m\_passthrough}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_passthrough}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a838bec3a9e26da8e5fda108fce61e336} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+passthrough\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 217} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, \textbf{ process\+Mem\+Op\+From\+Core()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_perfect@{m\_perfect}}
\index{m\_perfect@{m\_perfect}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_perfect}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac7b7374f234594a00dc051a3d79e3b70} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+perfect\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 216} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ update\+Usage\+Bits()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_prefetch\_on\_prefetch\_hit@{m\_prefetch\_on\_prefetch\_hit}}
\index{m\_prefetch\_on\_prefetch\_hit@{m\_prefetch\_on\_prefetch\_hit}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_prefetch\_on\_prefetch\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a087eb453fdf83af3ed230371f7cd94e6} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 219} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, and \textbf{ train\+Prefetcher()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shared\_cores@{m\_shared\_cores}}
\index{m\_shared\_cores@{m\_shared\_cores}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shared\_cores}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a7bfff21267d391df9aa8cbc41760670e} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shared\+\_\+cores\hspace{0.3cm}{\ttfamily [private]}}

Number of cores this cache is shared with 

Definition at line \textbf{ 281} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, \textbf{ is\+Shared()}, and \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_perf@{m\_shmem\_perf}}
\index{m\_shmem\_perf@{m\_shmem\_perf}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_perf}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_abe97652d58c02baa95cc8730da54b57c} 
\textbf{ Shmem\+Perf}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+perf\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 288} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ access\+DRAM()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ initiate\+Directory\+Access()}, \textbf{ process\+Ex\+Req\+To\+Directory()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ process\+Sh\+Req\+To\+Directory()}, \textbf{ update\+Uncore\+Statistics()}, and \textbf{ $\sim$\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_perf\_global@{m\_shmem\_perf\_global}}
\index{m\_shmem\_perf\_global@{m\_shmem\_perf\_global}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_perf\_global}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a6df05af08b9d97e9935f3a04828d58b6} 
\textbf{ Shmem\+Perf}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+perf\+\_\+global\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 289} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, \textbf{ update\+Uncore\+Statistics()}, and \textbf{ $\sim$\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae74459a91bdeba9d2ab2f151a109e22f} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 294} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Shmem\+Perf\+Model()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_perf\_numrequests@{m\_shmem\_perf\_numrequests}}
\index{m\_shmem\_perf\_numrequests@{m\_shmem\_perf\_numrequests}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_perf\_numrequests}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aee2d2926c1c81bfcf9ed9987b67b6125} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+perf\+\_\+numrequests\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 291} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, and \textbf{ update\+Uncore\+Statistics()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_perf\_totaltime@{m\_shmem\_perf\_totaltime}}
\index{m\_shmem\_perf\_totaltime@{m\_shmem\_perf\_totaltime}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_perf\_totaltime}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac968ad33a139f926e54d30e5d673f80f} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+perf\+\_\+totaltime\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 290} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Cache\+Cntlr()}, and \textbf{ update\+Uncore\+Statistics()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_shmem\_req\_source\_map@{m\_shmem\_req\_source\_map}}
\index{m\_shmem\_req\_source\_map@{m\_shmem\_req\_source\_map}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_shmem\_req\_source\_map}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ae2d9ec897997804203deabbc4100b9aa} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr}, \textbf{ Mem\+Component\+::component\+\_\+t}$>$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+shmem\+\_\+req\+\_\+source\+\_\+map\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 215} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_tag\_directory\_home\_lookup@{m\_tag\_directory\_home\_lookup}}
\index{m\_tag\_directory\_home\_lookup@{m\_tag\_directory\_home\_lookup}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_tag\_directory\_home\_lookup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ad89424b62b1f620ab0ea490f2294d32a} 
\textbf{ Address\+Home\+Lookup}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 214} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Home()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_user\_thread\_sem@{m\_user\_thread\_sem}}
\index{m\_user\_thread\_sem@{m\_user\_thread\_sem}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_user\_thread\_sem}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac8a8ebc2301867cb49d1c1d78572010e} 
\textbf{ Semaphore}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+user\+\_\+thread\+\_\+sem\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 284} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+User\+Thread\+Semaphore()}, \textbf{ handle\+Msg\+From\+Dram\+Directory()}, \textbf{ wait\+For\+Network\+Thread()}, and \textbf{ wake\+Up\+User\+Thread()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!m\_writeback\_time@{m\_writeback\_time}}
\index{m\_writeback\_time@{m\_writeback\_time}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{m\_writeback\_time}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_adca309231e713258e9fc00cb9d338f24} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::m\+\_\+writeback\+\_\+time\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 278} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ increment\+QBSLookup\+Cost()}, and \textbf{ update\+Cache\+Block()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!metadata\_mshr\_latency@{metadata\_mshr\_latency}}
\index{metadata\_mshr\_latency@{metadata\_mshr\_latency}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{metadata\_mshr\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a32a756a854deea93e539b35a6cee63d5} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::metadata\+\_\+mshr\+\_\+latency}



Definition at line \textbf{ 253} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!metadata\_passthrough\_loc@{metadata\_passthrough\_loc}}
\index{metadata\_passthrough\_loc@{metadata\_passthrough\_loc}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{metadata\_passthrough\_loc}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ab48d65639fe35c7b0640d089eb5c3ad5} 
int Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::metadata\+\_\+passthrough\+\_\+loc\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 223} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!mshr\_latency@{mshr\_latency}}
\index{mshr\_latency@{mshr\_latency}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{mshr\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a97679af355e03569ccf82418c7587b24} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::mshr\+\_\+latency}



Definition at line \textbf{ 252} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!prefetches@{prefetches}}
\index{prefetches@{prefetches}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{prefetches}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ac099c59d2ab909b2e64bbac56de85ebc} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::prefetches}



Definition at line \textbf{ 257} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!qbs\_query\_latency@{qbs\_query\_latency}}
\index{qbs\_query\_latency@{qbs\_query\_latency}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{qbs\_query\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a4968c6b62d950d7fc2bd4e527b29767c} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::qbs\+\_\+query\+\_\+latency}



Definition at line \textbf{ 251} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!snoop\_latency@{snoop\_latency}}
\index{snoop\_latency@{snoop\_latency}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{snoop\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a7d24c9509cfeb2b758ea4996cc433305} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::snoop\+\_\+latency}



Definition at line \textbf{ 250} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!stats@{stats}}
\index{stats@{stats}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{[struct]}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a5a3b1e3254b764012ca842f35685938d} 
struct  \{ ... \}  Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::stats\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ Cache\+Cntlr()}, \textbf{ do\+Prefetch()}, \textbf{ increment\+QBSLookup\+Cost()}, \textbf{ insert\+Cache\+Block()}, \textbf{ process\+Mem\+Op\+From\+Core()}, \textbf{ process\+Shmem\+Req\+From\+Prev\+Cache()}, \textbf{ transition()}, \textbf{ update\+Cache\+Block()}, and \textbf{ update\+Counters()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!store\_misses@{store\_misses}}
\index{store\_misses@{store\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{store\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a381c6b9b0b9ad27ea461f1e724ca2665} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::store\+\_\+misses[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 229} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!store\_misses\_state@{store\_misses\_state}}
\index{store\_misses\_state@{store\_misses\_state}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{store\_misses\_state}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8fec7212225656d8ba8c23d20f1539fe} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::store\+\_\+misses\+\_\+state[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}][\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 237} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!store\_overlapping\_misses@{store\_overlapping\_misses}}
\index{store\_overlapping\_misses@{store\_overlapping\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{store\_overlapping\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aebeebe3c941537227ffe6bce56ddbc30} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::store\+\_\+overlapping\+\_\+misses[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 230} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!stores@{stores}}
\index{stores@{stores}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{stores}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a8294ffbdcdf9ed1eb5b8dbb533f48692} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::stores[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 228} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!stores\_prefetch@{stores\_prefetch}}
\index{stores\_prefetch@{stores\_prefetch}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{stores\_prefetch}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a23f55546c03235a78b40a8ac5eee35e2} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::stores\+\_\+prefetch[\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 238} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!stores\_state@{stores\_state}}
\index{stores\_state@{stores\_state}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{stores\_state}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2daa3b5190fb22bf9d4077569be97041} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::stores\+\_\+state[\textbf{ Cache\+State\+::\+NUM\+\_\+\+CSTATE\+\_\+\+STATES}][\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NUM\+\_\+\+BLOCK\+\_\+\+TYPES}]}



Definition at line \textbf{ 231} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!stores\_where@{stores\_where}}
\index{stores\_where@{stores\_where}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{stores\_where}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a2ea45f604986a07567c3b549b51d3570} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::stores\+\_\+where[\textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}]}



Definition at line \textbf{ 232} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!tload\_misses@{tload\_misses}}
\index{tload\_misses@{tload\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{tload\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aa7eda97474eb0870ee67f006cef1ea28} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::tload\+\_\+misses}



Definition at line \textbf{ 227} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!tloads@{tloads}}
\index{tloads@{tloads}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{tloads}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_a14321e59ab2dd2c8da7b90584ec39070} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::tloads}



Definition at line \textbf{ 227} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!total\_latency@{total\_latency}}
\index{total\_latency@{total\_latency}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{total\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_aa03b740bd01fb4159842fa71d39492be} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::total\+\_\+latency}



Definition at line \textbf{ 249} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Mem\+Op\+From\+Core()}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!tstore\_misses@{tstore\_misses}}
\index{tstore\_misses@{tstore\_misses}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{tstore\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ad1b714605e40b502cafb7ad3ddacb6cc} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::tstore\+\_\+misses}



Definition at line \textbf{ 227} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}!tstores@{tstores}}
\index{tstores@{tstores}!ParametricDramDirectoryMSI::CacheCntlr@{ParametricDramDirectoryMSI::CacheCntlr}}
\doxysubsubsection{tstores}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheCntlr_ad03619c63612ef25173d3ae5cfc636c7} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::tstores}



Definition at line \textbf{ 227} of file \textbf{ cache\+\_\+cntlr.\+h}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ cache\+\_\+cntlr.\+h}\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ cache\+\_\+cntlr.\+cc}\end{DoxyCompactItemize}
