simVerilogNetlistFileList = '(
    (("bitslice_rv32Lib" "regfile") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "reg2w32") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "dlatch") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "bit2") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "trans") 
	("cds1/netlist" "cds1/map" "schematic")
    )
    (("stdcell_rv32Lib" "inv") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("bitslice_rv32Lib" "stdcell_rv32Lib")
simVerilogNetlistFileCellList = '(
    ("stdcell_rv32Lib" 
	("inv" "trans" "bit2" "dlatch" "reg2w32")
    ) 
    ("bitslice_rv32Lib" 
	("regfile")
    )
)
hnlIncrementalDirectory = '"ihnl"
