<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › perf_event_amd_ibs.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>perf_event_amd_ibs.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Performance events - AMD IBS</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2011 Advanced Micro Devices, Inc., Robert Richter</span>
<span class="cm"> *</span>
<span class="cm"> *  For licencing details see kernel-base/COPYING</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>

<span class="cp">#include &lt;asm/apic.h&gt;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">ibs_caps</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_PERF_EVENTS) &amp;&amp; defined(CONFIG_CPU_SUP_AMD)</span>

<span class="cp">#include &lt;linux/kprobes.h&gt;</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>

<span class="cp">#include &lt;asm/nmi.h&gt;</span>

<span class="cp">#define IBS_FETCH_CONFIG_MASK	(IBS_FETCH_RAND_EN | IBS_FETCH_MAX_CNT)</span>
<span class="cp">#define IBS_OP_CONFIG_MASK	IBS_OP_MAX_CNT</span>

<span class="k">enum</span> <span class="n">ibs_states</span> <span class="p">{</span>
	<span class="n">IBS_ENABLED</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IBS_STARTED</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">IBS_STOPPING</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>

	<span class="n">IBS_MAX_STATES</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_event</span>	<span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">state</span><span class="p">[</span><span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">IBS_MAX_STATES</span><span class="p">)];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmu</span>	<span class="n">pmu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">msr</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">config_mask</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">cnt_mask</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">enable_mask</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">valid_mask</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">max_period</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">offset_mask</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span>		<span class="n">offset_max</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="n">__percpu</span> <span class="o">*</span><span class="n">pcpu</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="p">(</span><span class="o">*</span><span class="n">get_count</span><span class="p">)(</span><span class="n">u64</span> <span class="n">config</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">perf_ibs_data</span> <span class="p">{</span>
	<span class="n">u32</span>		<span class="n">size</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span>	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>	<span class="cm">/* data buffer starts here */</span>
		<span class="n">u32</span>	<span class="n">caps</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u64</span>		<span class="n">regs</span><span class="p">[</span><span class="n">MSR_AMD64_IBS_REG_COUNT_MAX</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">perf_event_set_period</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">min</span><span class="p">,</span> <span class="n">u64</span> <span class="n">max</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">hw_period</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s64</span> <span class="n">left</span> <span class="o">=</span> <span class="n">local64_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">);</span>
	<span class="n">s64</span> <span class="n">period</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">overflow</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we are way outside a reasonable range then just skip forward:</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">left</span> <span class="o">&lt;=</span> <span class="o">-</span><span class="n">period</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">left</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">left</span><span class="p">);</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">overflow</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">left</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">s64</span><span class="p">)</span><span class="n">min</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">left</span> <span class="o">+=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">left</span><span class="p">);</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">overflow</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the hw period that triggers the sw overflow is too short</span>
<span class="cm">	 * we might hit the irq handler. This biases the results.</span>
<span class="cm">	 * Thus we shorten the next-to-last period and set the last</span>
<span class="cm">	 * period to the max period.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">left</span> <span class="o">&gt;</span> <span class="n">max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">left</span> <span class="o">-=</span> <span class="n">max</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">left</span> <span class="o">&gt;</span> <span class="n">max</span><span class="p">)</span>
			<span class="n">left</span> <span class="o">=</span> <span class="n">max</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">left</span> <span class="o">&lt;</span> <span class="n">min</span><span class="p">)</span>
			<span class="n">left</span> <span class="o">=</span> <span class="n">min</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">hw_period</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">left</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">overflow</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span>  <span class="kt">int</span>
<span class="nf">perf_event_try_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="n">u64</span> <span class="n">new_raw_count</span><span class="p">,</span> <span class="kt">int</span> <span class="n">width</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">-</span> <span class="n">width</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prev_raw_count</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">delta</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Careful: an NMI might modify the previous event value.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Our tactic to handle this is to first atomically read and</span>
<span class="cm">	 * exchange a new raw count - then add that new-prev delta</span>
<span class="cm">	 * count to the generic event atomically:</span>
<span class="cm">	 */</span>
	<span class="n">prev_raw_count</span> <span class="o">=</span> <span class="n">local64_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">local64_cmpxchg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">,</span> <span class="n">prev_raw_count</span><span class="p">,</span>
					<span class="n">new_raw_count</span><span class="p">)</span> <span class="o">!=</span> <span class="n">prev_raw_count</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now we have the new raw value and have updated the prev</span>
<span class="cm">	 * timestamp already. We can now calculate the elapsed delta</span>
<span class="cm">	 * (event-)time and add that to the generic event.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Careful, not all hw sign-extends above the physical width</span>
<span class="cm">	 * of the count.</span>
<span class="cm">	 */</span>
	<span class="n">delta</span> <span class="o">=</span> <span class="p">(</span><span class="n">new_raw_count</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">prev_raw_count</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">delta</span> <span class="o">&gt;&gt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">local64_add</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">);</span>
	<span class="n">local64_sub</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_ibs</span> <span class="n">perf_ibs_fetch</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_ibs</span> <span class="n">perf_ibs_op</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="nf">get_ibs_pmu</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perf_ibs_fetch</span><span class="p">.</span><span class="n">pmu</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">type</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">perf_ibs_fetch</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perf_ibs_op</span><span class="p">.</span><span class="n">pmu</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">type</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">perf_ibs_op</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Use IBS for precise event sampling:</span>
<span class="cm"> *</span>
<span class="cm"> *  perf record -a -e cpu-cycles:p ...    # use ibs op counting cycle count</span>
<span class="cm"> *  perf record -a -e r076:p ...          # same as -e cpu-cycles:p</span>
<span class="cm"> *  perf record -a -e r0C1:p ...          # use ibs op counting micro-ops</span>
<span class="cm"> *</span>
<span class="cm"> * IbsOpCntCtl (bit 19) of IBS Execution Control Register (IbsOpCtl,</span>
<span class="cm"> * MSRC001_1033) is used to select either cycle or micro-ops counting</span>
<span class="cm"> * mode.</span>
<span class="cm"> *</span>
<span class="cm"> * The rip of IBS samples has skid 0. Thus, IBS supports precise</span>
<span class="cm"> * levels 1 and 2 and the PERF_EFLAGS_EXACT is set. In rare cases the</span>
<span class="cm"> * rip is invalid when IBS was not able to record the rip correctly.</span>
<span class="cm"> * We clear PERF_EFLAGS_EXACT and take the rip from pt_regs then.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">perf_ibs_precise_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PERF_TYPE_HARDWARE</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">config</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PERF_COUNT_HW_CPU_CYCLES</span>:
			<span class="o">*</span><span class="n">config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PERF_TYPE_RAW</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">config</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x0076</span>:
			<span class="o">*</span><span class="n">config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00C1</span>:
			<span class="o">*</span><span class="n">config</span> <span class="o">=</span> <span class="n">IBS_OP_CNT_CTL</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">perf_ibs_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">max_cnt</span><span class="p">,</span> <span class="n">config</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">perf_ibs</span> <span class="o">=</span> <span class="n">get_ibs_pmu</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perf_ibs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">config</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">config</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">perf_ibs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">perf_ibs_op</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">perf_ibs_precise_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">config</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">config_mask</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">cnt_mask</span><span class="p">)</span>
			<span class="cm">/* raw max_cnt may not be set */</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_freq</span> <span class="o">&amp;&amp;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span>
			<span class="cm">/*</span>
<span class="cm">			 * lower 4 bits can not be set in ibs max cnt,</span>
<span class="cm">			 * but allowing it in case we adjust the</span>
<span class="cm">			 * sample period to set a frequency.</span>
<span class="cm">			 */</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0FULL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">)</span>
			<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">max_cnt</span> <span class="o">=</span> <span class="n">config</span> <span class="o">&amp;</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">cnt_mask</span><span class="p">;</span>
		<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">cnt_mask</span><span class="p">;</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_period</span> <span class="o">=</span> <span class="n">max_cnt</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_period</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we modify hwc-&gt;sample_period, we also need to update</span>
<span class="cm">	 * hwc-&gt;last_period and hwc-&gt;period_left.</span>
<span class="cm">	 */</span>
	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">;</span>
	<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">);</span>

	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">=</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">;</span>
	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">config</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">perf_ibs_set_period</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">period</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">overflow</span><span class="p">;</span>

	<span class="cm">/* ignore lower 4 bits in min count: */</span>
	<span class="n">overflow</span> <span class="o">=</span> <span class="n">perf_event_set_period</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">max_period</span><span class="p">,</span> <span class="n">period</span><span class="p">);</span>
	<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">overflow</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">get_ibs_fetch_count</span><span class="p">(</span><span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">IBS_FETCH_CNT</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">get_ibs_op_count</span><span class="p">(</span><span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">IBS_OP_VAL</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">+=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">IBS_OP_MAX_CNT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* cnt rolled over */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_RDWROPCNT</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">+=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">IBS_OP_CUR_CNT</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">perf_ibs_event_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
		      <span class="n">u64</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">count</span> <span class="o">=</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">get_count</span><span class="p">(</span><span class="o">*</span><span class="n">config</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set width to 64 since we do not overflow on max width but</span>
<span class="cm">	 * instead on max count. In perf_ibs_set_period() we clear</span>
<span class="cm">	 * prev count manually on overflow.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">perf_event_try_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="mi">64</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config_base</span><span class="p">,</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">get_count</span><span class="p">(</span><span class="o">*</span><span class="n">config</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">perf_ibs_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">|</span> <span class="n">config</span> <span class="o">|</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Erratum #420 Instruction-Based Sampling Engine May Generate</span>
<span class="cm"> * Interrupt that Cannot Be Cleared:</span>
<span class="cm"> *</span>
<span class="cm"> * Must clear counter mask first, then clear the enable bit. See</span>
<span class="cm"> * Revision Guide for AMD Family 10h Processors, Publication #41322.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">perf_ibs_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">cnt_mask</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
	<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We cannot restore the ibs pmu state, so we always needs to update</span>
<span class="cm"> * the event while stopping it and then reset the state when starting</span>
<span class="cm"> * again. Thus, ignoring PERF_EF_RELOAD and PERF_EF_UPDATE flags in</span>
<span class="cm"> * perf_ibs_start()/perf_ibs_stop() and instead always do it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_ibs_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_ibs</span><span class="p">,</span> <span class="n">pmu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="o">*</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">period</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_STOPPED</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">));</span>
	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">perf_ibs_set_period</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">period</span><span class="p">);</span>
	<span class="n">set_bit</span><span class="p">(</span><span class="n">IBS_STARTED</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
	<span class="n">perf_ibs_enable_event</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">period</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">perf_event_update_userpage</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_ibs_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_ibs</span><span class="p">,</span> <span class="n">pmu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="o">*</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">config</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">stopping</span><span class="p">;</span>

	<span class="n">stopping</span> <span class="o">=</span> <span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">IBS_STARTED</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stopping</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stopping</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">IBS_STOPPING</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="n">perf_ibs_disable_event</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
		<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_STOPPED</span><span class="p">);</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">|=</span> <span class="n">PERF_HES_STOPPED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear valid bit to not count rollovers on update, rollovers</span>
<span class="cm">	 * are only updated in the irq handler.</span>
<span class="cm">	 */</span>
	<span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">valid_mask</span><span class="p">;</span>

	<span class="n">perf_ibs_event_update</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">config</span><span class="p">);</span>
	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">|=</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">perf_ibs_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_ibs</span><span class="p">,</span> <span class="n">pmu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="o">*</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">IBS_ENABLED</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>

	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">PERF_HES_UPTODATE</span> <span class="o">|</span> <span class="n">PERF_HES_STOPPED</span><span class="p">;</span>

	<span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">event</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_EF_START</span><span class="p">)</span>
		<span class="n">perf_ibs_start</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">PERF_EF_RELOAD</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_ibs_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_ibs</span><span class="p">,</span> <span class="n">pmu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="o">*</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">IBS_ENABLED</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">perf_ibs_stop</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">PERF_EF_UPDATE</span><span class="p">);</span>

	<span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">event</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">perf_event_update_userpage</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_ibs_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_ibs</span> <span class="n">perf_ibs_fetch</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pmu</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">task_ctx_nr</span>	<span class="o">=</span> <span class="n">perf_invalid_context</span><span class="p">,</span>

		<span class="p">.</span><span class="n">event_init</span>	<span class="o">=</span> <span class="n">perf_ibs_init</span><span class="p">,</span>
		<span class="p">.</span><span class="n">add</span>		<span class="o">=</span> <span class="n">perf_ibs_add</span><span class="p">,</span>
		<span class="p">.</span><span class="n">del</span>		<span class="o">=</span> <span class="n">perf_ibs_del</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">perf_ibs_start</span><span class="p">,</span>
		<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">perf_ibs_stop</span><span class="p">,</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">perf_ibs_read</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">msr</span>			<span class="o">=</span> <span class="n">MSR_AMD64_IBSFETCHCTL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_mask</span>		<span class="o">=</span> <span class="n">IBS_FETCH_CONFIG_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cnt_mask</span>		<span class="o">=</span> <span class="n">IBS_FETCH_MAX_CNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>		<span class="o">=</span> <span class="n">IBS_FETCH_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">valid_mask</span>		<span class="o">=</span> <span class="n">IBS_FETCH_VAL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="n">IBS_FETCH_MAX_CNT</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">offset_mask</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">MSR_AMD64_IBSFETCH_REG_MASK</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">offset_max</span>		<span class="o">=</span> <span class="n">MSR_AMD64_IBSFETCH_REG_COUNT</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_count</span>		<span class="o">=</span> <span class="n">get_ibs_fetch_count</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_ibs</span> <span class="n">perf_ibs_op</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pmu</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">task_ctx_nr</span>	<span class="o">=</span> <span class="n">perf_invalid_context</span><span class="p">,</span>

		<span class="p">.</span><span class="n">event_init</span>	<span class="o">=</span> <span class="n">perf_ibs_init</span><span class="p">,</span>
		<span class="p">.</span><span class="n">add</span>		<span class="o">=</span> <span class="n">perf_ibs_add</span><span class="p">,</span>
		<span class="p">.</span><span class="n">del</span>		<span class="o">=</span> <span class="n">perf_ibs_del</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">perf_ibs_start</span><span class="p">,</span>
		<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">perf_ibs_stop</span><span class="p">,</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">perf_ibs_read</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">msr</span>			<span class="o">=</span> <span class="n">MSR_AMD64_IBSOPCTL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_mask</span>		<span class="o">=</span> <span class="n">IBS_OP_CONFIG_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cnt_mask</span>		<span class="o">=</span> <span class="n">IBS_OP_MAX_CNT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>		<span class="o">=</span> <span class="n">IBS_OP_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">valid_mask</span>		<span class="o">=</span> <span class="n">IBS_OP_VAL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="n">IBS_OP_MAX_CNT</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">offset_mask</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">MSR_AMD64_IBSOP_REG_MASK</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">offset_max</span>		<span class="o">=</span> <span class="n">MSR_AMD64_IBSOP_REG_COUNT</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_count</span>		<span class="o">=</span> <span class="n">get_ibs_op_count</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">perf_ibs_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">iregs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="o">*</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_raw_record</span> <span class="n">raw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_ibs_data</span> <span class="n">ibs_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">check_rip</span><span class="p">,</span> <span class="n">offset_max</span><span class="p">,</span> <span class="n">throttle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span> <span class="n">period</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">IBS_STARTED</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Catch spurious interrupts after stopping IBS: After</span>
<span class="cm">		 * disabling IBS there could be still incomming NMIs</span>
<span class="cm">		 * with samples that even have the valid bit cleared.</span>
<span class="cm">		 * Mark all this NMIs as handled.</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">IBS_STOPPING</span><span class="p">,</span> <span class="n">pcpu</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msr</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">;</span>
	<span class="n">buf</span> <span class="o">=</span> <span class="n">ibs_data</span><span class="p">.</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">&amp;</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">valid_mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">config</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ibs_data</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">perf_ibs_event_update</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
	<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">perf_ibs_set_period</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">period</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>	<span class="cm">/* no sw counter overflow */</span>

	<span class="n">ibs_data</span><span class="p">.</span><span class="n">caps</span> <span class="o">=</span> <span class="n">ibs_caps</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">check_rip</span> <span class="o">=</span> <span class="p">(</span><span class="n">perf_ibs</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">perf_ibs_op</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_RIPINVALIDCHK</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_type</span> <span class="o">&amp;</span> <span class="n">PERF_SAMPLE_RAW</span><span class="p">)</span>
		<span class="n">offset_max</span> <span class="o">=</span> <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">offset_max</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">check_rip</span><span class="p">)</span>
		<span class="n">offset_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">offset_max</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span><span class="p">);</span>
		<span class="n">size</span><span class="o">++</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">find_next_bit</span><span class="p">(</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">offset_mask</span><span class="p">,</span>
				       <span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">offset_max</span><span class="p">,</span>
				       <span class="n">offset</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="n">offset_max</span><span class="p">);</span>
	<span class="n">ibs_data</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="o">*</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="o">*</span><span class="n">iregs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_rip</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ibs_data</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">IBS_RIP_INVALID</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">regs</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_EFLAGS_EXACT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">instruction_pointer_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ibs_data</span><span class="p">.</span><span class="n">regs</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">regs</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_EFLAGS_EXACT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_type</span> <span class="o">&amp;</span> <span class="n">PERF_SAMPLE_RAW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">+</span> <span class="n">ibs_data</span><span class="p">.</span><span class="n">size</span><span class="p">;</span>
		<span class="n">raw</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">ibs_data</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
		<span class="n">data</span><span class="p">.</span><span class="n">raw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">raw</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">throttle</span> <span class="o">=</span> <span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">throttle</span><span class="p">)</span>
		<span class="n">perf_ibs_disable_event</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">perf_ibs_enable_event</span><span class="p">(</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">period</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">perf_event_update_userpage</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__kprobes</span>
<span class="nf">perf_ibs_nmi_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">handled</span> <span class="o">+=</span> <span class="n">perf_ibs_handle_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_ibs_fetch</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">handled</span> <span class="o">+=</span> <span class="n">perf_ibs_handle_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_ibs_op</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">handled</span><span class="p">)</span>
		<span class="n">inc_irq_stat</span><span class="p">(</span><span class="n">apic_perf_irqs</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">perf_ibs_pmu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_ibs</span> <span class="o">*</span><span class="n">perf_ibs</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_perf_ibs</span> <span class="n">__percpu</span> <span class="o">*</span><span class="n">pcpu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pcpu</span> <span class="o">=</span> <span class="n">alloc_percpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_perf_ibs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pcpu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span> <span class="o">=</span> <span class="n">pcpu</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">perf_pmu_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">perf_ibs</span><span class="o">-&gt;</span><span class="n">pcpu</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">free_percpu</span><span class="p">(</span><span class="n">pcpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">perf_event_ibs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>	<span class="cm">/* ibs not supported by the cpu */</span>

	<span class="n">perf_ibs_pmu_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_ibs_fetch</span><span class="p">,</span> <span class="s">&quot;ibs_fetch&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_OPCNT</span><span class="p">)</span>
		<span class="n">perf_ibs_op</span><span class="p">.</span><span class="n">config_mask</span> <span class="o">|=</span> <span class="n">IBS_OP_CNT_CTL</span><span class="p">;</span>
	<span class="n">perf_ibs_pmu_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_ibs_op</span><span class="p">,</span> <span class="s">&quot;ibs_op&quot;</span><span class="p">);</span>
	<span class="n">register_nmi_handler</span><span class="p">(</span><span class="n">NMI_LOCAL</span><span class="p">,</span> <span class="n">perf_ibs_nmi_handler</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;perf_ibs&quot;</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;perf: AMD IBS detected (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ibs_caps</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#else </span><span class="cm">/* defined(CONFIG_PERF_EVENTS) &amp;&amp; defined(CONFIG_CPU_SUP_AMD) */</span><span class="cp"></span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">perf_event_ibs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>

<span class="cp">#endif</span>

<span class="cm">/* IBS - apic initialization, for perf and oprofile */</span>

<span class="k">static</span> <span class="n">__init</span> <span class="n">u32</span> <span class="nf">__get_ibs_caps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">caps</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_level</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_IBS</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* check IBS cpuid feature flags */</span>
	<span class="n">max_level</span> <span class="o">=</span> <span class="n">cpuid_eax</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">max_level</span> <span class="o">&lt;</span> <span class="n">IBS_CPUID_FEATURES</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IBS_CAPS_DEFAULT</span><span class="p">;</span>

	<span class="n">caps</span> <span class="o">=</span> <span class="n">cpuid_eax</span><span class="p">(</span><span class="n">IBS_CPUID_FEATURES</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_AVAIL</span><span class="p">))</span>
		<span class="cm">/* cpuid flags not valid */</span>
		<span class="k">return</span> <span class="n">IBS_CAPS_DEFAULT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">caps</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">get_ibs_caps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ibs_caps</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">get_ibs_caps</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_eilvt</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="n">setup_APIC_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">APIC_EILVT_MSG_NMI</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">put_eilvt</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="n">setup_APIC_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check and reserve APIC extended interrupt LVT offset for IBS if available.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ibs_eilvt_valid</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IBSCTL_LVT_OFFSET_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">IBSCTL_LVT_OFFSET_VALID</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="n">FW_BUG</span> <span class="s">&quot;cpu %d, invalid IBS interrupt offset %d (MSR%08X=0x%016llx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">offset</span><span class="p">,</span> <span class="n">MSR_AMD64_IBSCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="n">FW_BUG</span> <span class="s">&quot;cpu %d, IBS interrupt offset %d not available (MSR%08X=0x%016llx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">offset</span><span class="p">,</span> <span class="n">MSR_AMD64_IBSCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">valid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">preempt_enable</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">valid</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">setup_ibs_ctl</span><span class="p">(</span><span class="kt">int</span> <span class="n">ibs_eilvt_off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">cpu_cfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nodes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">nodes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cpu_cfg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">cpu_cfg</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
					 <span class="n">PCI_DEVICE_ID_AMD_10H_NB_MISC</span><span class="p">,</span>
					 <span class="n">cpu_cfg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_cfg</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="o">++</span><span class="n">nodes</span><span class="p">;</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">cpu_cfg</span><span class="p">,</span> <span class="n">IBSCTL</span><span class="p">,</span> <span class="n">ibs_eilvt_off</span>
				       <span class="o">|</span> <span class="n">IBSCTL_LVT_OFFSET_VALID</span><span class="p">);</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">cpu_cfg</span><span class="p">,</span> <span class="n">IBSCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">value</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="p">(</span><span class="n">ibs_eilvt_off</span> <span class="o">|</span> <span class="n">IBSCTL_LVT_OFFSET_VALID</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">cpu_cfg</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Failed to setup IBS LVT offset, &quot;</span>
			       <span class="s">&quot;IBSCTL = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nodes</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;No CPU node configured for IBS</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This runs only on the current cpu. We try to find an LVT offset and</span>
<span class="cm"> * setup the local APIC. For this we must disable preemption. On</span>
<span class="cm"> * success we initialize all nodes with this offset. This updates then</span>
<span class="cm"> * the offset in the IBS_CTL per-node msr. The per-core APIC setup of</span>
<span class="cm"> * the IBS interrupt vector is handled by perf_ibs_cpu_notifier that</span>
<span class="cm"> * is using the new offset.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">force_ibs_eilvt_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="cm">/* find the next free available EILVT entry, skip offset 0 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="n">APIC_EILVT_NR_MAX</span><span class="p">;</span> <span class="n">offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">get_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">preempt_enable</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">==</span> <span class="n">APIC_EILVT_NR_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;No EILVT entry available</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">setup_ibs_ctl</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_eilvt_valid</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;IBS: LVT offset %d assigned</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">put_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_ibs_lvt_offset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">IBSCTL_LVT_OFFSET_VALID</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IBSCTL_LVT_OFFSET_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">setup_APIC_ibs</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dummy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">offset</span> <span class="o">=</span> <span class="n">get_ibs_lvt_offset</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">failed</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">setup_APIC_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">APIC_EILVT_MSG_NMI</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
<span class="nl">failed:</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;perf: IBS APIC setup failed on cpu #%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">smp_processor_id</span><span class="p">());</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clear_APIC_ibs</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">dummy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">offset</span> <span class="o">=</span> <span class="n">get_ibs_lvt_offset</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">setup_APIC_eilvt</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">APIC_EILVT_MSG_FIX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span>
<span class="nf">perf_ibs_cpu_notifier</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">action</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">hcpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">action</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CPU_TASKS_FROZEN</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_STARTING</span>:
		<span class="n">setup_APIC_ibs</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_DYING</span>:
		<span class="n">clear_APIC_ibs</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">amd_ibs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">caps</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">caps</span> <span class="o">=</span> <span class="n">__get_ibs_caps</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">caps</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>	<span class="cm">/* ibs not supported by the cpu */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Force LVT offset assignment for family 10h: The offsets are</span>
<span class="cm">	 * not assigned by the BIOS for this family, so the OS is</span>
<span class="cm">	 * responsible for doing it. If the OS assignment fails, fall</span>
<span class="cm">	 * back to BIOS settings and try to setup this.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="n">force_ibs_eilvt_setup</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_eilvt_valid</span><span class="p">())</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">get_online_cpus</span><span class="p">();</span>
	<span class="n">ibs_caps</span> <span class="o">=</span> <span class="n">caps</span><span class="p">;</span>
	<span class="cm">/* make ibs_caps visible to other cpus: */</span>
	<span class="n">smp_mb</span><span class="p">();</span>
	<span class="n">perf_cpu_notifier</span><span class="p">(</span><span class="n">perf_ibs_cpu_notifier</span><span class="p">);</span>
	<span class="n">smp_call_function</span><span class="p">(</span><span class="n">setup_APIC_ibs</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">put_online_cpus</span><span class="p">();</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">perf_event_ibs_init</span><span class="p">();</span>
<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to setup IBS, %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Since we need the pci subsystem to init ibs we can&#39;t do this earlier: */</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">amd_ibs_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
