Warning (10268): Verilog HDL information at Part1.v(142): always construct contains both blocking and non-blocking assignments File: E:/Masters/Computer Hardware Design/Lab/Lab 6/Fitz/Part1.v Line: 142
