Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 691c595231c44659bb5cef7ed93edb80 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.ipcore
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.cpu_dataflow
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.ext_16
Compiling module xil_defaultlib.ext_5
Compiling module xil_defaultlib.ext_18
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.pc_add8
Compiling module xil_defaultlib.pc_add4
Compiling module xil_defaultlib.pc_ext3
Compiling module xil_defaultlib.pc_addext
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav
