{"auto_keywords": [{"score": 0.03892276291099736, "phrase": "c-amte"}, {"score": 0.00481495049065317, "phrase": "flexible_cache_management"}, {"score": 0.004722254884093624, "phrase": "chip_multiprocessors"}, {"score": 0.004498213310668266, "phrase": "constrained_associative-mapping-of-tracking-"}, {"score": 0.003964007795174772, "phrase": "flexible_and_efficient_distributed_cache_management"}, {"score": 0.0038876302202924644, "phrase": "large-scale_chip_multiprocessors"}, {"score": 0.003527181559366122, "phrase": "cache_blocks"}, {"score": 0.003459191419478298, "phrase": "cmp_cache_schemes"}, {"score": 0.0032629585038738856, "phrase": "associative_mappings"}, {"score": 0.003200045185608395, "phrase": "c-amte_stores"}, {"score": 0.0031383410838018953, "phrase": "per-core_data_structures"}, {"score": 0.002659527314613792, "phrase": "simulation_results"}, {"score": 0.0025829353063908256, "phrase": "full_system_simulator_demonstrate"}, {"score": 0.002436289099444074, "phrase": "cache_access_latency"}, {"score": 0.002231747358665628, "phrase": "perfect_location_strategy"}, {"score": 0.0021049977753042253, "phrase": "elsevier_inc."}], "paper_keywords": ["CMP", " Shared scheme", " Private scheme", " Associative mapping", " Fixed mapping", " Tracking entries"], "paper_abstract": "This paper describes Constrained Associative-Mapping-of-Tracking-Entries (C-AMTE), a scalable mechanism to facilitate flexible and efficient distributed cache management in large-scale chip multiprocessors (CMPs). C-AMTE enables fast locating of cache blocks in CMP cache schemes that employ one-to-one or one-to-many associative mappings. C-AMTE stores in per-core data structures tracking entries to avoid on-chip interconnect traffic outburst or long distance directory lookups. Simulation results using a full system simulator demonstrate that C-AMTE achieves improvement in cache access latency by up to 34.4%, close to that of a perfect location strategy. (C) 2010 Elsevier Inc. All rights reserved.", "paper_title": "C-AMTE: A location mechanism for flexible cache management in chip multiprocessors", "paper_id": "WOS:000290460100014"}