{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:00:58 2018 " "Info: Processing started: Mon Jul 30 13:00:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project " "Warning: Ignored assignments for entity \"project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Info: Found entity 1: check" {  } { { "check.v" "" { Text "C:/Users/Embedded/Desktop/project/check.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a status.v(2) " "Info (10281): Verilog HDL Declaration information at status.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b status.v(2) " "Info (10281): Verilog HDL Declaration information at status.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file status.v" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Info: Found entity 1: status" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor1 " "Info: Found entity 1: xor1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 and1 " "Info: Found entity 2: and1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 or1 " "Info: Found entity 3: or1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 inv1 " "Info: Found entity 4: inv1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 nand1 " "Info: Found entity 5: nand1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w1 dff1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(5): created implicit net for \"w1\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w2 dff1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(6): created implicit net for \"w2\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w3 dff1.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(7): created implicit net for \"w3\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Rnot dff1.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(8): created implicit net for \"Rnot\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w4 dff1.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for \"w4\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w5 dff1.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for \"w5\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "QS dff1.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(11): created implicit net for \"QS\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "QSnot dff1.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(11): created implicit net for \"QSnot\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Info: Found entity 1: dff1" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "WNOT mux1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(5): created implicit net for \"WNOT\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "W1 mux1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(6): created implicit net for \"W1\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "W2 mux1.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(7): created implicit net for \"W2\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Info: Found entity 1: compare" {  } { { "compare.v" "" { Text "C:/Users/Embedded/Desktop/project/compare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdriver " "Info: Found entity 1: segdriver" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out2 counter.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(7): created implicit net for \"out2\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Xnot counter.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(8): created implicit net for \"Xnot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 counter.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(10): created implicit net for \"out1\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Ynot counter.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(11): created implicit net for \"Ynot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 counter.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(13): created implicit net for \"out0\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Znot counter.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(14): created implicit net for \"Znot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit12 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit12\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit11 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit11\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit10 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit10\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit22 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit22\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit21 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit21\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit20 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit20\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit32 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit32\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit31 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit31\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit30 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit30\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit42 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit42\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit41 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit41\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit40 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit40\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res12 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res12\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res11 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res11\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res10 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res10\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res22 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res22\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res21 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res21\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res20 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res20\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res32 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res32\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res31 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res31\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res30 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res30\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res42 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res42\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res41 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res41\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res40 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res40\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "torf Final.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(23): created implicit net for \"torf\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "reset Final.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(25): created implicit net for \"reset\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "X Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"X\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Y Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"Y\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Z Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"Z\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "OUT Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"OUT\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 Final.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(30): created implicit net for \"out1\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 Final.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(30): created implicit net for \"out0\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Info: Found entity 1: Final" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out2 save.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(5): created implicit net for \"out2\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q2not save.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(6): created implicit net for \"Q2not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 save.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(8): created implicit net for \"out1\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q1not save.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(9): created implicit net for \"Q1not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 save.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(11): created implicit net for \"out0\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q0not save.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(12): created implicit net for \"Q0not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file save.v" { { "Info" "ISGN_ENTITY_NAME" "1 save " "Info: Found entity 1: save" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w1 SRL.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at SRL.v(5): created implicit net for \"w1\"" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w2 SRL.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at SRL.v(6): created implicit net for \"w2\"" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRL " "Info: Found entity 1: SRL" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(5): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(6): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(7): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(8): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(5): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(6): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(7): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(8): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(10): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(11): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(13): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(14): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(5): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(6): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(7): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(8): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(8): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(11): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(14): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(5): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(6): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(8): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(9): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(11): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(12): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(12): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(13): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(14): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(15): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(18): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(19): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(20): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(21): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(28): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(30): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(33) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(33): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(34): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(35) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(35): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(36): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(37) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(37): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(38): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Info: Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save save:comb_4 " "Info: Elaborating entity \"save\" for hierarchy \"save:comb_4\"" {  } { { "Final.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 save:comb_4\|mux1:comb_4 " "Info: Elaborating entity \"mux1\" for hierarchy \"save:comb_4\|mux1:comb_4\"" {  } { { "save.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv1 save:comb_4\|mux1:comb_4\|inv1:comb_4 " "Info: Elaborating entity \"inv1\" for hierarchy \"save:comb_4\|mux1:comb_4\|inv1:comb_4\"" {  } { { "mux1.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1 save:comb_4\|mux1:comb_4\|and1:comb_5 " "Info: Elaborating entity \"and1\" for hierarchy \"save:comb_4\|mux1:comb_4\|and1:comb_5\"" {  } { { "mux1.v" "comb_5" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1 save:comb_4\|mux1:comb_4\|or1:comb_7 " "Info: Elaborating entity \"or1\" for hierarchy \"save:comb_4\|mux1:comb_4\|or1:comb_7\"" {  } { { "mux1.v" "comb_7" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 save:comb_4\|dff1:comb_5 " "Info: Elaborating entity \"dff1\" for hierarchy \"save:comb_4\|dff1:comb_5\"" {  } { { "save.v" "comb_5" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL save:comb_4\|dff1:comb_5\|SRL:comb_8 " "Info: Elaborating entity \"SRL\" for hierarchy \"save:comb_4\|dff1:comb_5\|SRL:comb_8\"" {  } { { "dff1.v" "comb_8" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand1 save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_4 " "Info: Elaborating entity \"nand1\" for hierarchy \"save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_4\"" {  } { { "SRL.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:comb_140 " "Info: Elaborating entity \"compare\" for hierarchy \"compare:comb_140\"" {  } { { "Final.v" "comb_140" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_158 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_158\"" {  } { { "Final.v" "comb_158" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:comb_159 " "Info: Elaborating entity \"check\" for hierarchy \"check:comb_159\"" {  } { { "Final.v" "comb_159" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdriver segdriver:comb_160 " "Info: Elaborating entity \"segdriver\" for hierarchy \"segdriver:comb_160\"" {  } { { "Final.v" "comb_160" { Text "C:/Users/Embedded/Desktop/project/Final.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:comb_165 " "Info: Elaborating entity \"status\" for hierarchy \"status:comb_165\"" {  } { { "Final.v" "comb_165" { Text "C:/Users/Embedded/Desktop/project/Final.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_106 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_106\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_106" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_72 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_72\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_72" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_38 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_38\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_38" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_4 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "b4 VCC " "Warning (13410): Pin \"b4\" stuck at VCC" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "c4 VCC " "Warning (13410): Pin \"c4\" stuck at VCC" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e4 GND " "Warning (13410): Pin \"e4\" stuck at GND" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f4 GND " "Warning (13410): Pin \"f4\" stuck at GND" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project " "Warning: Ignored assignments for entity \"project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Embedded/Desktop/project/project.map.smsg " "Info: Generated suppressed messages file C:/Users/Embedded/Desktop/project/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Info: Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:00 2018 " "Info: Processing ended: Mon Jul 30 13:01:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:01:01 2018 " "Info: Processing started: Mon Jul 30 13:01:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "136 Top " "Info: Previous placement does not exist for 136 of 136 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.079 ns register register " "Info: Estimated most critical path is register to register delay of 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67 1 REG LAB_X1_Y35 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y35; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_18|SRL:comb_9|nand1:comb_6|out~67 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 0.565 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131 2 COMB LAB_X1_Y35 2 " "Info: 2: + IC(0.290 ns) + CELL(0.275 ns) = 0.565 ns; Loc. = LAB_X1_Y35; Fanout = 2; COMB Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { counter:comb_158|dff1:comb_18|SRL:comb_9|nand1:comb_6|out~67 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.950 ns) 1.515 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 3 COMB LOOP LAB_X1_Y35 2 " "Info: 3: + IC(0.000 ns) + CELL(0.950 ns) = 1.515 ns; Loc. = LAB_X1_Y35; Fanout = 2; COMB LOOP Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132'" { { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 LAB_X1_Y35 " "Info: Loc. = LAB_X1_Y35; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130 LAB_X1_Y35 " "Info: Loc. = LAB_X1_Y35; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 2.079 ns counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 4 REG LAB_X1_Y35 11 " "Info: 4: + IC(0.127 ns) + CELL(0.437 ns) = 2.079 ns; Loc. = LAB_X1_Y35; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 79.94 % ) " "Info: Total cell delay = 1.662 ns ( 79.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.417 ns ( 20.06 % ) " "Info: Total interconnect delay = 0.417 ns ( 20.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { counter:comb_158|dff1:comb_18|SRL:comb_9|nand1:comb_6|out~67 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y26 X11_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0 0 " "Info: Pin \"a0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b0 0 " "Info: Pin \"b0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Info: Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0 0 " "Info: Pin \"d0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e0 0 " "Info: Pin \"e0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0 0 " "Info: Pin \"f0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g0 0 " "Info: Pin \"g0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Info: Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Info: Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Info: Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Info: Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Info: Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Info: Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Info: Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Info: Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Info: Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Info: Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Info: Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Info: Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Info: Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Info: Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Info: Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Info: Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Info: Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3 0 " "Info: Pin \"d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Info: Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f3 0 " "Info: Pin \"f3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g3 0 " "Info: Pin \"g3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a5 0 " "Info: Pin \"a5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b5 0 " "Info: Pin \"b5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5 0 " "Info: Pin \"c5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d5 0 " "Info: Pin \"d5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e5 0 " "Info: Pin \"e5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f5 0 " "Info: Pin \"f5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g5 0 " "Info: Pin \"g5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a4 0 " "Info: Pin \"a4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b4 0 " "Info: Pin \"b4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4 0 " "Info: Pin \"c4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d4 0 " "Info: Pin \"d4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e4 0 " "Info: Pin \"e4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f4 0 " "Info: Pin \"f4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g4 0 " "Info: Pin \"g4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "b4 VCC " "Info: Pin b4 has VCC driving its datain port" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { b4 } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "b4" } } } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { b4 } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { b4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c4 VCC " "Info: Pin c4 has VCC driving its datain port" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { c4 } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "c4" } } } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { c4 } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { c4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "e4 GND " "Info: Pin e4 has GND driving its datain port" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { e4 } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "e4" } } } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { e4 } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { e4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "f4 GND " "Info: Pin f4 has GND driving its datain port" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { f4 } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4" } } } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { f4 } "NODE_NAME" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { f4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Allocated 324 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:13 2018 " "Info: Processing ended: Mon Jul 30 13:01:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:01:14 2018 " "Info: Processing started: Mon Jul 30 13:01:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Allocated 324 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:27 2018 " "Info: Processing ended: Mon Jul 30 13:01:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:01:28 2018 " "Info: Processing started: Mon Jul 30 13:01:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_4\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_4\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_38\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_38\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_72\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_72\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_72\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_106\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_106\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67 " "Warning: Node \"counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 " "Warning: Node \"counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_18\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"counter:comb_158\|dff1:comb_18\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 " "Warning: Node \"counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130\"" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132\"" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S " "Info: Assuming node \"S\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CH " "Info: Assuming node \"CH\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S register save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 register save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 338.75 MHz 2.952 ns Internal " "Info: Clock \"S\" has Internal fmax of 338.75 MHz between source register \"save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" and destination register \"save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" (period= 2.952 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.445 ns + Longest register register " "Info: + Longest register to register delay is 0.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 1 REG LCCOMB_X4_Y11_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y11_N6; Fanout = 1; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X4_Y11_N10 8 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 8; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 33.71 % ) " "Info: Total cell delay = 0.150 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 66.29 % ) " "Info: Total interconnect delay = 0.295 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.295ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.483 ns + Shortest register " "Info: + Shortest clock path from clock \"S\" to destination register is 3.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(0.275 ns) 3.483 ns save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X4_Y11_N10 8 " "Info: 2: + IC(2.396 ns) + CELL(0.275 ns) = 3.483 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 8; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 31.21 % ) " "Info: Total cell delay = 1.087 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.396 ns ( 68.79 % ) " "Info: Total interconnect delay = 2.396 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.480 ns - Longest register " "Info: - Longest clock path from clock \"S\" to source register is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(0.271 ns) 3.480 ns save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N6 1 " "Info: 2: + IC(2.397 ns) + CELL(0.271 ns) = 3.480 ns; Loc. = LCCOMB_X4_Y11_N6; Fanout = 1; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 31.12 % ) " "Info: Total cell delay = 1.083 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 68.88 % ) " "Info: Total interconnect delay = 2.397 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.034 ns + " "Info: + Micro setup delay of destination is 1.034 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.295ns } { 0.000ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CH register counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 register counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 209.64 MHz 4.77 ns Internal " "Info: Clock \"CH\" has Internal fmax of 209.64 MHz between source register \"counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55\" and destination register \"counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47\" (period= 4.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.080 ns + Longest register register " "Info: + Longest register to register delay is 1.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 1 REG LCCOMB_X1_Y35_N26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y35_N26; Fanout = 10; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 0.689 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~46 2 COMB LCCOMB_X1_Y35_N0 1 " "Info: 2: + IC(0.269 ns) + CELL(0.420 ns) = 0.689 ns; Loc. = LCCOMB_X1_Y35_N0; Fanout = 1; COMB Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~46'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.080 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 3 REG LCCOMB_X1_Y35_N28 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 1.080 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 52.78 % ) " "Info: Total cell delay = 0.570 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 47.22 % ) " "Info: Total interconnect delay = 0.510 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.269ns 0.241ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH destination 2.454 ns + Shortest register " "Info: + Shortest clock path from clock \"CH\" to destination register is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.275 ns) 2.454 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 2 REG LCCOMB_X1_Y35_N28 1 " "Info: 2: + IC(1.367 ns) + CELL(0.275 ns) = 2.454 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 44.30 % ) " "Info: Total cell delay = 1.087 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.70 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH source 2.450 ns - Longest register " "Info: - Longest clock path from clock \"CH\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.271 ns) 2.450 ns counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 2 REG LCCOMB_X1_Y35_N26 10 " "Info: 2: + IC(1.367 ns) + CELL(0.271 ns) = 2.450 ns; Loc. = LCCOMB_X1_Y35_N26; Fanout = 10; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 44.20 % ) " "Info: Total cell delay = 1.083 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.309 ns + " "Info: + Micro setup delay of destination is 1.309 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.269ns 0.241ns } { 0.000ns 0.420ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "S 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"S\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 S 776 ps " "Info: Found hold time violation between source  pin or register \"save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" and destination pin or register \"save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" for clock \"S\" (Hold time is 776 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.183 ns + Largest " "Info: + Largest clock skew is 1.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.528 ns + Longest register " "Info: + Longest clock path from clock \"S\" to destination register is 3.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.419 ns) 3.528 ns save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X1_Y35_N24 8 " "Info: 2: + IC(2.297 ns) + CELL(0.419 ns) = 3.528 ns; Loc. = LCCOMB_X1_Y35_N24; Fanout = 8; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns ( 34.89 % ) " "Info: Total cell delay = 1.231 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 65.11 % ) " "Info: Total interconnect delay = 2.297 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"S\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.150 ns) 2.345 ns save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X1_Y35_N18 1 " "Info: 2: + IC(1.383 ns) + CELL(0.150 ns) = 2.345 ns; Loc. = LCCOMB_X1_Y35_N18; Fanout = 1; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 41.02 % ) " "Info: Total cell delay = 0.962 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 58.98 % ) " "Info: Total interconnect delay = 1.383 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 1 REG LCCOMB_X1_Y35_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y35_N18; Fanout = 1; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.407 ns save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X1_Y35_N24 8 " "Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X1_Y35_N24; Fanout = 8; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.86 % ) " "Info: Total cell delay = 0.150 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 63.14 % ) " "Info: Total interconnect delay = 0.257 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 A1 CH 16.547 ns register " "Info: tsu for register \"counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47\" (data pin = \"A1\", clock pin = \"CH\") is 16.547 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.637 ns + Longest pin register " "Info: + Longest pin to register delay is 17.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns A1 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.578 ns) + CELL(0.410 ns) 8.810 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(7.578 ns) + CELL(0.410 ns) = 8.810 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { A1 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 11.802 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 11.802 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 15.542 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 15.542 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.438 ns) 16.281 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131 5 COMB LCCOMB_X1_Y35_N8 2 " "Info: 5: + IC(0.301 ns) + CELL(0.438 ns) = 16.281 ns; Loc. = LCCOMB_X1_Y35_N8; Fanout = 2; COMB Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.526 ns) 16.807 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 6 COMB LOOP LCCOMB_X1_Y35_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.526 ns) = 16.807 ns; Loc. = LCCOMB_X1_Y35_N10; Fanout = 2; COMB LOOP Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132'" { { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 LCCOMB_X1_Y35_N10 " "Info: Loc. = LCCOMB_X1_Y35_N10; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130 LCCOMB_X1_Y35_N14 " "Info: Loc. = LCCOMB_X1_Y35_N14; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 17.637 ns counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 7 REG LCCOMB_X1_Y35_N20 11 " "Info: 7: + IC(0.680 ns) + CELL(0.150 ns) = 17.637 ns; Loc. = LCCOMB_X1_Y35_N20; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.031 ns ( 17.19 % ) " "Info: Total cell delay = 3.031 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.606 ns ( 82.81 % ) " "Info: Total interconnect delay = 14.606 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.637 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "17.637 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.301ns 0.000ns 0.680ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 0.526ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.360 ns + " "Info: + Micro setup delay of destination is 1.360 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH destination 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CH\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.271 ns) 2.450 ns counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 2 REG LCCOMB_X1_Y35_N20 11 " "Info: 2: + IC(1.367 ns) + CELL(0.271 ns) = 2.450 ns; Loc. = LCCOMB_X1_Y35_N20; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 44.20 % ) " "Info: Total cell delay = 1.083 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.637 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "17.637 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.301ns 0.000ns 0.680ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 0.526ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "S g5 save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 18.891 ns register " "Info: tco from clock \"S\" to destination pin \"g5\" through register \"save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is 18.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.791 ns + Longest register " "Info: + Longest clock path from clock \"S\" to source register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.275 ns) 3.791 ns save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 2 REG LCCOMB_X27_Y11_N24 8 " "Info: 2: + IC(2.704 ns) + CELL(0.275 ns) = 3.791 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 8; REG Node = 'save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 28.67 % ) " "Info: Total cell delay = 1.087 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 71.33 % ) " "Info: Total interconnect delay = 2.704 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { S {} S~combout {} save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest register pin " "Info: + Longest register to pin delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 1 REG LCCOMB_X27_Y11_N24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 8; REG Node = 'save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.552 ns) + CELL(0.150 ns) 3.702 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(3.552 ns) + CELL(0.150 ns) = 3.702 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 6.694 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 6.694 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 10.434 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 10.434 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.438 ns) 11.389 ns segdriver:comb_164\|g 5 COMB LCCOMB_X1_Y34_N10 1 " "Info: 5: + IC(0.517 ns) + CELL(0.438 ns) = 11.389 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'segdriver:comb_164\|g'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { segdriver:comb_164|a~55 segdriver:comb_164|g } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(2.622 ns) 15.100 ns g5 6 PIN PIN_K5 0 " "Info: 6: + IC(1.089 ns) + CELL(2.622 ns) = 15.100 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'g5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { segdriver:comb_164|g g5 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.895 ns ( 25.79 % ) " "Info: Total cell delay = 3.895 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 74.21 % ) " "Info: Total interconnect delay = 11.205 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 3.552ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.150ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { S {} S~combout {} save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 3.552ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.150ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 g5 20.208 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"g5\" is 20.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns A1 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.578 ns) + CELL(0.410 ns) 8.810 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(7.578 ns) + CELL(0.410 ns) = 8.810 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { A1 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 11.802 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 11.802 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 15.542 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 15.542 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.438 ns) 16.497 ns segdriver:comb_164\|g 5 COMB LCCOMB_X1_Y34_N10 1 " "Info: 5: + IC(0.517 ns) + CELL(0.438 ns) = 16.497 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'segdriver:comb_164\|g'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { segdriver:comb_164|a~55 segdriver:comb_164|g } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(2.622 ns) 20.208 ns g5 6 PIN PIN_K5 0 " "Info: 6: + IC(1.089 ns) + CELL(2.622 ns) = 20.208 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'g5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { segdriver:comb_164|g g5 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.977 ns ( 24.63 % ) " "Info: Total cell delay = 4.977 ns ( 24.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.231 ns ( 75.37 % ) " "Info: Total interconnect delay = 15.231 ns ( 75.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.208 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "20.208 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 A2 S -2.784 ns register " "Info: th for register \"save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" (data pin = \"A2\", clock pin = \"S\") is -2.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.485 ns + Longest register " "Info: + Longest clock path from clock \"S\" to destination register is 3.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.275 ns) 3.485 ns save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N0 1 " "Info: 2: + IC(2.398 ns) + CELL(0.275 ns) = 3.485 ns; Loc. = LCCOMB_X4_Y11_N0; Fanout = 1; REG Node = 'save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 31.19 % ) " "Info: Total cell delay = 1.087 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.398 ns ( 68.81 % ) " "Info: Total interconnect delay = 2.398 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { S {} S~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.398ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A2 1 PIN PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 2; PIN Node = 'A2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.018 ns) + CELL(0.419 ns) 6.269 ns save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N0 1 " "Info: 2: + IC(5.018 ns) + CELL(0.419 ns) = 6.269 ns; Loc. = LCCOMB_X4_Y11_N0; Fanout = 1; REG Node = 'save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 19.96 % ) " "Info: Total cell delay = 1.251 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.018 ns ( 80.04 % ) " "Info: Total interconnect delay = 5.018 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { A2 {} A2~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 5.018ns } { 0.000ns 0.832ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { S {} S~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.398ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { A2 {} A2~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 5.018ns } { 0.000ns 0.832ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Allocated 169 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:28 2018 " "Info: Processing ended: Mon Jul 30 13:01:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Info: Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
