Analysis & Synthesis report for genTetromino
Tue Jan 10 13:13:26 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |top
 13. Parameter Settings for User Entity Instance: game:Tetris
 14. Parameter Settings for User Entity Instance: music:GAME_MUSIC|speed_control:speed_control_tool
 15. Parameter Settings for Inferred Entity Instance: game:Tetris|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: game:Tetris|lpm_divide:Mod1
 18. Port Connectivity Checks: "timer:GAME_TIMER"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 10 13:13:25 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; genTetromino                               ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 9,298                                      ;
;     Total combinational functions  ; 9,227                                      ;
;     Dedicated logic registers      ; 670                                        ;
; Total registers                    ; 670                                        ;
; Total pins                         ; 47                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; top                ; genTetromino       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; genTetromino.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/LAB305/Desktop/Demo/genTetromino.sv                       ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/LAB305/Desktop/Demo/top.sv                                ;         ;
; timer.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/LAB305/Desktop/Demo/timer.sv                              ;         ;
; util.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/LAB305/Desktop/Demo/util.sv                               ;         ;
; music.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/LAB305/Desktop/Demo/music.sv                              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc      ;         ;
; db/lpm_divide_ino.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/lpm_divide_ino.tdf                 ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/abs_divider_jbg.tdf                ;         ;
; db/alt_u_div_r5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/alt_u_div_r5f.tdf                  ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/add_sub_unc.tdf                    ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/add_sub_vnc.tdf                    ;         ;
; db/lpm_abs_ot9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/lpm_abs_ot9.tdf                    ;         ;
; db/lpm_abs_9v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/lpm_abs_9v9.tdf                    ;         ;
; db/lpm_divide_bjm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/lpm_divide_bjm.tdf                 ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/sign_div_unsign_9nh.tdf            ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/LAB305/Desktop/Demo/db/alt_u_div_t8f.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 9,298         ;
;                                             ;               ;
; Total combinational functions               ; 9227          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 5208          ;
;     -- 3 input functions                    ; 2950          ;
;     -- <=2 input functions                  ; 1069          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 6985          ;
;     -- arithmetic mode                      ; 2242          ;
;                                             ;               ;
; Total registers                             ; 670           ;
;     -- Dedicated logic registers            ; 670           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 47            ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; restart~input ;
; Maximum fan-out                             ; 713           ;
; Total fan-out                               ; 34061         ;
; Average fan-out                             ; 3.25          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 9227 (42)         ; 670 (18)     ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |top                                                                                                                                             ; work         ;
;    |divfreq1000HZ:HZ_1000|                   ; 34 (34)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divfreq1000HZ:HZ_1000                                                                                                                       ; work         ;
;    |divfreq6HZ:HZ_6|                         ; 34 (34)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divfreq6HZ:HZ_6                                                                                                                             ; work         ;
;    |game:Tetris|                             ; 7626 (7120)       ; 504 (504)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris                                                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                      ; 470 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod0                                                                                                                 ; work         ;
;          |lpm_divide_ino:auto_generated|     ; 470 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod0|lpm_divide_ino:auto_generated                                                                                   ; work         ;
;             |abs_divider_jbg:divider|        ; 470 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod0|lpm_divide_ino:auto_generated|abs_divider_jbg:divider                                                           ; work         ;
;                |alt_u_div_r5f:divider|       ; 415 (415)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod0|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|alt_u_div_r5f:divider                                     ; work         ;
;                |lpm_abs_9v9:my_abs_num|      ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod0|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|lpm_abs_9v9:my_abs_num                                    ; work         ;
;       |lpm_divide:Mod1|                      ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod1                                                                                                                 ; work         ;
;          |lpm_divide_ino:auto_generated|     ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod1|lpm_divide_ino:auto_generated                                                                                   ; work         ;
;             |abs_divider_jbg:divider|        ; 36 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider                                                           ; work         ;
;                |alt_u_div_r5f:divider|       ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|alt_u_div_r5f:divider                                     ; work         ;
;                |lpm_abs_9v9:my_abs_num|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|game:Tetris|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|lpm_abs_9v9:my_abs_num                                    ; work         ;
;    |music:GAME_MUSIC|                        ; 1491 (0)          ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC                                                                                                                            ; work         ;
;       |cal_divnum:cal_divnum_tool|           ; 1313 (69)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|cal_divnum:cal_divnum_tool                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 1244 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_bjm:auto_generated|  ; 1244 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0|lpm_divide_bjm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1244 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0|lpm_divide_bjm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1244 (1244)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0|lpm_divide_bjm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;       |music_mem:music_mem_tool|             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|music_mem:music_mem_tool                                                                                                   ; work         ;
;       |speed_control:speed_control_tool|     ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|speed_control:speed_control_tool                                                                                           ; work         ;
;       |wave_gen:wave_gen_tool|               ; 117 (117)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|music:GAME_MUSIC|wave_gen:wave_gen_tool                                                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+------------------------------------------------------------+----------------------------------------+
; Register name                                              ; Reason for Removal                     ;
+------------------------------------------------------------+----------------------------------------+
; com[0]~reg0                                                ; Stuck at GND due to stuck port data_in ;
; com[1]~reg0                                                ; Stuck at VCC due to stuck port data_in ;
; com[2]~reg0                                                ; Stuck at VCC due to stuck port data_in ;
; com[3]~reg0                                                ; Stuck at VCC due to stuck port data_in ;
; seg[7]~reg0                                                ; Stuck at GND due to stuck port data_in ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[26..31] ; Stuck at GND due to stuck port data_in ;
; game:Tetris|score_idx[3..31]                               ; Merged with game:Tetris|score_idx[2]   ;
; game:Tetris|gravity[3..30]                                 ; Merged with game:Tetris|gravity[31]    ;
; game:Tetris|center[1][0]                                   ; Merged with game:Tetris|center[0][0]   ;
; game:Tetris|score_idx[0]                                   ; Merged with S[0]~reg0                  ;
; game:Tetris|cnt[0]                                         ; Merged with S[0]~reg0                  ;
; game:Tetris|cnt[1]                                         ; Merged with S[1]~reg0                  ;
; game:Tetris|score_idx[1]                                   ; Merged with S[1]~reg0                  ;
; game:Tetris|cnt[2]                                         ; Merged with S[2]~reg0                  ;
; game:Tetris|score_idx[2]                                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 75                     ;                                        ;
+------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 670   ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 140   ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[25] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[23] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[22] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[21] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[20] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[19] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[17] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[15] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[14] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[13] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[12] ; 2       ;
; music:GAME_MUSIC|cal_divnum:cal_divnum_tool|divnum[7]  ; 2       ;
; game:Tetris|gameend                                    ; 2       ;
; game:Tetris|T[0][0][0]                                 ; 1       ;
; game:Tetris|T[0][1][1]                                 ; 2       ;
; game:Tetris|T[1][0][0]                                 ; 1       ;
; game:Tetris|T[1][1][0]                                 ; 1       ;
; game:Tetris|T[1][1][1]                                 ; 2       ;
; game:Tetris|T[2][0][0]                                 ; 1       ;
; game:Tetris|T[2][1][2]                                 ; 1       ;
; game:Tetris|T[3][0][0]                                 ; 1       ;
; game:Tetris|T[3][1][0]                                 ; 2       ;
; game:Tetris|T[3][1][2]                                 ; 2       ;
; game:Tetris|center[0][1]                               ; 2       ;
; game:Tetris|center[1][2]                               ; 1       ;
; game:Tetris|center[1][1]                               ; 1       ;
; game:Tetris|center[0][0]                               ; 1       ;
; Total number of inverted registers = 27                ;         ;
+--------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|DATA_B[5]~reg0            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|game:Tetris|center[0][3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|game:Tetris|score[1][1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|game:Tetris|score[0][1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|game:Tetris|score[2][1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|game:Tetris|score[3][1]   ;
; 19:1               ; 29 bits   ; 348 LEs       ; 58 LEs               ; 290 LEs                ; Yes        ; |top|game:Tetris|center[1][25] ;
; 19:1               ; 124 bits  ; 1488 LEs      ; 248 LEs              ; 1240 LEs               ; Yes        ; |top|game:Tetris|T[0][0][19]   ;
; 20:1               ; 122 bits  ; 1586 LEs      ; 244 LEs              ; 1342 LEs               ; Yes        ; |top|game:Tetris|T[2][1][15]   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|game:Tetris|center[1][2]  ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |top|game:Tetris|T[2][0][0]    ;
; 20:1               ; 6 bits    ; 78 LEs        ; 12 LEs               ; 66 LEs                 ; Yes        ; |top|game:Tetris|T[2][1][2]    ;
; 3:1                ; 117 bits  ; 234 LEs       ; 117 LEs              ; 117 LEs                ; No         ; |top|game:Tetris|T             ;
; 3:1                ; 154 bits  ; 308 LEs       ; 308 LEs              ; 0 LEs                  ; No         ; |top|game:Tetris|center        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |top|game:Tetris|T             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|game:Tetris|center        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|game:Tetris|Screen        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|game:Tetris|Mux0          ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; No         ; |top|game:Tetris|center        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top|game:Tetris|center        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|game:Tetris|Screen        ;
; 5:1                ; 48 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |top|game:Tetris|Screen        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top                                       ;
+----------------+---------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                     ; Type         ;
+----------------+---------------------------------------------------------------------------+--------------+
; NEW_GAME       ; (11111111,11111111,11111111,11111111,11111111,11111111,11111111,11111111) ; Array/Record ;
+----------------+---------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:Tetris                                                  ;
+----------------+---------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                     ; Type         ;
+----------------+---------------------------------------------------------------------------+--------------+
; NEW_GAME       ; (11111111,11111111,11111111,11111111,11111111,11111111,11111111,11111111) ; Array/Record ;
; END_GAME       ; (01111110,10111101,11011011,11100111,11100111,11011011,10111101,01111110) ; Array/Record ;
+----------------+---------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:GAME_MUSIC|speed_control:speed_control_tool ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; T_250ms        ; 12500000 ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game:Tetris|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ino ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                            ;
; LPM_WIDTHD             ; 32             ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_bjm ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game:Tetris|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ino ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:GAME_TIMER"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; com  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jan 10 13:11:12 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off genTetromino -c genTetromino
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (10229): Verilog HDL Expression warning at genTetromino.sv(338): truncated literal to match 7 bits
Info (12021): Found 1 design units, including 1 entities, in source file gentetromino.sv
    Info (12023): Found entity 1: game
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer
Info (12021): Found 3 design units, including 3 entities, in source file util.sv
    Info (12023): Found entity 1: divfreq1000HZ
    Info (12023): Found entity 2: divfreq6HZ
    Info (12023): Found entity 3: divfreq1HZ
Info (12021): Found 5 design units, including 5 entities, in source file music.sv
    Info (12023): Found entity 1: music
    Info (12023): Found entity 2: speed_control
    Info (12023): Found entity 3: music_mem
    Info (12023): Found entity 4: cal_divnum
    Info (12023): Found entity 5: wave_gen
Warning (10236): Verilog HDL Implicit Net warning at top.sv(53): created implicit net for "clk_1000"
Warning (10236): Verilog HDL Implicit Net warning at top.sv(54): created implicit net for "clk_6"
Warning (10236): Verilog HDL Implicit Net warning at top.sv(55): created implicit net for "clk_1"
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(24): object "data_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.sv(24): object "data_g" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.sv(24): object "data_b" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at top.sv(106): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "divfreq1000HZ" for hierarchy "divfreq1000HZ:HZ_1000"
Info (12128): Elaborating entity "divfreq6HZ" for hierarchy "divfreq6HZ:HZ_6"
Info (12128): Elaborating entity "divfreq1HZ" for hierarchy "divfreq1HZ:HZ_1"
Info (12128): Elaborating entity "game" for hierarchy "game:Tetris"
Warning (10036): Verilog HDL or VHDL warning at genTetromino.sv(13): object "T" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at genTetromino.sv(14): object "center" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at genTetromino.sv(15): object "typeid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at genTetromino.sv(15): object "errno" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at genTetromino.sv(18): object "good" assigned a value but never read
Warning (10241): Verilog HDL Function Declaration warning at genTetromino.sv(252): function "gameover" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10855): Verilog HDL warning at genTetromino.sv(42): initial value for variable Screen should be constant
Warning (10241): Verilog HDL Function Declaration warning at genTetromino.sv(215): function "detect_conflict" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10230): Verilog HDL assignment warning at genTetromino.sv(88): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at genTetromino.sv(89): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at genTetromino.sv(90): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at genTetromino.sv(91): truncated value with size 32 to match size of target (4)
Info (10264): Verilog HDL Case Statement information at genTetromino.sv(99): all case item expressions in this case statement are onehot
Warning (10030): Net "genTetromino.tetromino" at genTetromino.sv(113) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "detect_conflict" at genTetromino.sv(215) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "gameover" at genTetromino.sv(252) has no driver or initial value, using a default initial value '0'
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "genTetromino.tetromino" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "enable_tetromino.T" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "move.T" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "detect_conflict.T" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gameover.T" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "T" into its bus
Info (12128): Elaborating entity "timer" for hierarchy "timer:GAME_TIMER"
Warning (10230): Verilog HDL assignment warning at timer.sv(20): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at timer.sv(21): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at timer.sv(22): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at timer.sv(23): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "music" for hierarchy "music:GAME_MUSIC"
Info (12128): Elaborating entity "speed_control" for hierarchy "music:GAME_MUSIC|speed_control:speed_control_tool"
Info (12128): Elaborating entity "music_mem" for hierarchy "music:GAME_MUSIC|music_mem:music_mem_tool"
Info (12128): Elaborating entity "cal_divnum" for hierarchy "music:GAME_MUSIC|cal_divnum:cal_divnum_tool"
Info (12128): Elaborating entity "wave_gen" for hierarchy "music:GAME_MUSIC|wave_gen:wave_gen_tool"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "music:GAME_MUSIC|music_mem:music_mem_tool|Ram0" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game:Tetris|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "music:GAME_MUSIC|cal_divnum:cal_divnum_tool|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game:Tetris|Mod1"
Info (12130): Elaborated megafunction instantiation "game:Tetris|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "game:Tetris|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ino.tdf
    Info (12023): Found entity 1: lpm_divide_ino
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf
    Info (12023): Found entity 1: alt_u_div_r5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ot9.tdf
    Info (12023): Found entity 1: lpm_abs_ot9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf
    Info (12023): Found entity 1: lpm_abs_9v9
Info (12130): Elaborated megafunction instantiation "music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0"
Info (12133): Instantiated megafunction "music:GAME_MUSIC|cal_divnum:cal_divnum_tool|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bjm.tdf
    Info (12023): Found entity 1: lpm_divide_bjm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12130): Elaborated megafunction instantiation "game:Tetris|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "game:Tetris|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13014): Ignored 35 buffer(s)
    Info (13016): Ignored 35 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DATA_R[7]" is stuck at VCC
    Warning (13410): Pin "DATA_R[6]" is stuck at VCC
    Warning (13410): Pin "DATA_R[5]" is stuck at VCC
    Warning (13410): Pin "DATA_R[4]" is stuck at VCC
    Warning (13410): Pin "DATA_R[3]" is stuck at VCC
    Warning (13410): Pin "DATA_R[2]" is stuck at VCC
    Warning (13410): Pin "DATA_R[1]" is stuck at VCC
    Warning (13410): Pin "DATA_R[0]" is stuck at VCC
    Warning (13410): Pin "DATA_G[7]" is stuck at VCC
    Warning (13410): Pin "DATA_G[6]" is stuck at VCC
    Warning (13410): Pin "DATA_G[5]" is stuck at VCC
    Warning (13410): Pin "DATA_G[4]" is stuck at VCC
    Warning (13410): Pin "DATA_G[3]" is stuck at VCC
    Warning (13410): Pin "DATA_G[2]" is stuck at VCC
    Warning (13410): Pin "DATA_G[1]" is stuck at VCC
    Warning (13410): Pin "DATA_G[0]" is stuck at VCC
    Warning (13410): Pin "En" is stuck at VCC
    Warning (13410): Pin "seg[7]" is stuck at GND
    Warning (13410): Pin "com[0]" is stuck at GND
    Warning (13410): Pin "com[1]" is stuck at VCC
    Warning (13410): Pin "com[2]" is stuck at VCC
    Warning (13410): Pin "com[3]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "game:Tetris|Add56~0"
    Info (17048): Logic cell "game:Tetris|Add56~2"
    Info (17048): Logic cell "game:Tetris|Add56~4"
    Info (17048): Logic cell "game:Tetris|Add56~6"
    Info (17048): Logic cell "game:Tetris|Add56~8"
    Info (17048): Logic cell "game:Tetris|Add56~10"
    Info (17048): Logic cell "game:Tetris|Add56~12"
    Info (17048): Logic cell "game:Tetris|Add56~14"
    Info (17048): Logic cell "game:Tetris|Add56~16"
    Info (17048): Logic cell "game:Tetris|Add56~18"
    Info (17048): Logic cell "game:Tetris|Add56~20"
    Info (17048): Logic cell "game:Tetris|Add56~22"
    Info (17048): Logic cell "game:Tetris|Add56~24"
    Info (17048): Logic cell "game:Tetris|Add56~26"
    Info (17048): Logic cell "game:Tetris|Add56~28"
    Info (17048): Logic cell "game:Tetris|Add56~30"
    Info (17048): Logic cell "game:Tetris|Add56~32"
    Info (17048): Logic cell "game:Tetris|Add56~34"
    Info (17048): Logic cell "game:Tetris|Add56~36"
    Info (17048): Logic cell "game:Tetris|Add56~38"
    Info (17048): Logic cell "game:Tetris|Add56~40"
    Info (17048): Logic cell "game:Tetris|Add56~42"
    Info (17048): Logic cell "game:Tetris|Add56~44"
    Info (17048): Logic cell "game:Tetris|Add56~46"
    Info (17048): Logic cell "game:Tetris|Add58~0"
    Info (17048): Logic cell "game:Tetris|Add58~2"
    Info (17048): Logic cell "game:Tetris|Add58~4"
    Info (17048): Logic cell "game:Tetris|Add58~6"
    Info (17048): Logic cell "game:Tetris|Add58~8"
    Info (17048): Logic cell "game:Tetris|Add58~10"
    Info (17048): Logic cell "game:Tetris|Add58~12"
    Info (17048): Logic cell "game:Tetris|Add58~14"
    Info (17048): Logic cell "game:Tetris|Add58~16"
    Info (17048): Logic cell "game:Tetris|Add58~18"
    Info (17048): Logic cell "game:Tetris|Add58~20"
    Info (17048): Logic cell "game:Tetris|Add58~22"
    Info (17048): Logic cell "game:Tetris|Add58~24"
    Info (17048): Logic cell "game:Tetris|Add58~26"
    Info (17048): Logic cell "game:Tetris|Add58~28"
    Info (17048): Logic cell "game:Tetris|Add58~30"
    Info (17048): Logic cell "game:Tetris|Add58~32"
    Info (17048): Logic cell "game:Tetris|Add58~34"
    Info (17048): Logic cell "game:Tetris|Add58~36"
    Info (17048): Logic cell "game:Tetris|Add58~38"
    Info (17048): Logic cell "game:Tetris|Add58~40"
    Info (17048): Logic cell "game:Tetris|Add58~42"
    Info (17048): Logic cell "game:Tetris|Add58~44"
    Info (17048): Logic cell "game:Tetris|Add58~46"
    Info (17048): Logic cell "game:Tetris|Add58~48"
    Info (17048): Logic cell "game:Tetris|Add58~50"
    Info (17048): Logic cell "game:Tetris|Add56~48"
    Info (17048): Logic cell "game:Tetris|Add56~50"
    Info (17048): Logic cell "game:Tetris|Add56~52"
    Info (17048): Logic cell "game:Tetris|Add56~54"
    Info (17048): Logic cell "game:Tetris|Add58~52"
    Info (17048): Logic cell "game:Tetris|Add58~54"
    Info (17048): Logic cell "game:Tetris|Add58~56"
    Info (17048): Logic cell "game:Tetris|Add58~58"
    Info (17048): Logic cell "game:Tetris|Add22~0"
    Info (17048): Logic cell "game:Tetris|Add19~0"
    Info (17048): Logic cell "game:Tetris|Add22~2"
    Info (17048): Logic cell "game:Tetris|Add22~4"
    Info (17048): Logic cell "game:Tetris|Add22~6"
    Info (17048): Logic cell "game:Tetris|Add19~2"
    Info (17048): Logic cell "game:Tetris|Add19~4"
    Info (17048): Logic cell "game:Tetris|Add19~6"
    Info (17048): Logic cell "game:Tetris|Add19~8"
    Info (17048): Logic cell "game:Tetris|Add19~10"
    Info (17048): Logic cell "game:Tetris|Add19~12"
    Info (17048): Logic cell "game:Tetris|Add19~14"
    Info (17048): Logic cell "game:Tetris|Add19~16"
    Info (17048): Logic cell "game:Tetris|Add19~18"
    Info (17048): Logic cell "game:Tetris|Add19~20"
    Info (17048): Logic cell "game:Tetris|Add19~22"
    Info (17048): Logic cell "game:Tetris|Add19~24"
    Info (17048): Logic cell "game:Tetris|Add19~26"
    Info (17048): Logic cell "game:Tetris|Add19~28"
    Info (17048): Logic cell "game:Tetris|Add19~30"
    Info (17048): Logic cell "game:Tetris|Add19~32"
    Info (17048): Logic cell "game:Tetris|Add19~34"
    Info (17048): Logic cell "game:Tetris|Add19~36"
    Info (17048): Logic cell "game:Tetris|Add19~38"
    Info (17048): Logic cell "game:Tetris|Add19~40"
    Info (17048): Logic cell "game:Tetris|Add19~42"
    Info (17048): Logic cell "game:Tetris|Add19~44"
    Info (17048): Logic cell "game:Tetris|Add19~46"
    Info (17048): Logic cell "game:Tetris|Add19~48"
    Info (17048): Logic cell "game:Tetris|Add19~50"
    Info (17048): Logic cell "game:Tetris|Add19~52"
    Info (17048): Logic cell "game:Tetris|Add19~54"
    Info (17048): Logic cell "game:Tetris|Add19~56"
    Info (17048): Logic cell "game:Tetris|Add19~58"
    Info (17048): Logic cell "game:Tetris|Add19~60"
    Info (17048): Logic cell "game:Tetris|Add22~8"
    Info (17048): Logic cell "game:Tetris|Add22~10"
    Info (17048): Logic cell "game:Tetris|Add22~12"
    Info (17048): Logic cell "game:Tetris|Add22~14"
    Info (17048): Logic cell "game:Tetris|Add22~16"
    Info (17048): Logic cell "game:Tetris|Add22~18"
    Info (17048): Logic cell "game:Tetris|Add22~20"
    Info (17048): Logic cell "game:Tetris|Add22~22"
    Info (17048): Logic cell "game:Tetris|Add22~24"
    Info (17048): Logic cell "game:Tetris|Add22~26"
    Info (17048): Logic cell "game:Tetris|Add22~28"
    Info (17048): Logic cell "game:Tetris|Add22~30"
    Info (17048): Logic cell "game:Tetris|Add22~32"
    Info (17048): Logic cell "game:Tetris|Add22~34"
    Info (17048): Logic cell "game:Tetris|Add22~36"
    Info (17048): Logic cell "game:Tetris|Add22~38"
    Info (17048): Logic cell "game:Tetris|Add22~40"
    Info (17048): Logic cell "game:Tetris|Add22~42"
    Info (17048): Logic cell "game:Tetris|Add22~44"
    Info (17048): Logic cell "game:Tetris|Add22~46"
    Info (17048): Logic cell "game:Tetris|Add22~48"
    Info (17048): Logic cell "game:Tetris|Add22~50"
    Info (17048): Logic cell "game:Tetris|Add22~52"
    Info (17048): Logic cell "game:Tetris|Add22~54"
    Info (17048): Logic cell "game:Tetris|Add34~0"
    Info (17048): Logic cell "game:Tetris|Add32~0"
    Info (17048): Logic cell "game:Tetris|Add34~2"
    Info (17048): Logic cell "game:Tetris|Add34~4"
    Info (17048): Logic cell "game:Tetris|Add34~6"
    Info (17048): Logic cell "game:Tetris|Add32~2"
    Info (17048): Logic cell "game:Tetris|Add32~4"
    Info (17048): Logic cell "game:Tetris|Add26~0"
    Info (17048): Logic cell "game:Tetris|Add24~0"
    Info (17048): Logic cell "game:Tetris|Add26~2"
    Info (17048): Logic cell "game:Tetris|Add26~4"
    Info (17048): Logic cell "game:Tetris|Add26~6"
    Info (17048): Logic cell "game:Tetris|Add24~2"
    Info (17048): Logic cell "game:Tetris|Add24~4"
    Info (17048): Logic cell "game:Tetris|Add30~0"
    Info (17048): Logic cell "game:Tetris|Add28~0"
    Info (17048): Logic cell "game:Tetris|Add30~2"
    Info (17048): Logic cell "game:Tetris|Add30~4"
    Info (17048): Logic cell "game:Tetris|Add30~6"
    Info (17048): Logic cell "game:Tetris|Add28~2"
    Info (17048): Logic cell "game:Tetris|Add28~4"
    Info (17048): Logic cell "game:Tetris|Add32~6"
    Info (17048): Logic cell "game:Tetris|Add32~8"
    Info (17048): Logic cell "game:Tetris|Add32~10"
    Info (17048): Logic cell "game:Tetris|Add32~12"
    Info (17048): Logic cell "game:Tetris|Add32~14"
    Info (17048): Logic cell "game:Tetris|Add32~16"
    Info (17048): Logic cell "game:Tetris|Add32~18"
    Info (17048): Logic cell "game:Tetris|Add32~20"
    Info (17048): Logic cell "game:Tetris|Add32~22"
    Info (17048): Logic cell "game:Tetris|Add32~24"
    Info (17048): Logic cell "game:Tetris|Add32~26"
    Info (17048): Logic cell "game:Tetris|Add32~28"
    Info (17048): Logic cell "game:Tetris|Add32~30"
    Info (17048): Logic cell "game:Tetris|Add32~32"
    Info (17048): Logic cell "game:Tetris|Add32~34"
    Info (17048): Logic cell "game:Tetris|Add32~36"
    Info (17048): Logic cell "game:Tetris|Add32~38"
    Info (17048): Logic cell "game:Tetris|Add32~40"
    Info (17048): Logic cell "game:Tetris|Add32~42"
    Info (17048): Logic cell "game:Tetris|Add32~44"
    Info (17048): Logic cell "game:Tetris|Add32~46"
    Info (17048): Logic cell "game:Tetris|Add32~48"
    Info (17048): Logic cell "game:Tetris|Add32~50"
    Info (17048): Logic cell "game:Tetris|Add32~52"
    Info (17048): Logic cell "game:Tetris|Add34~8"
    Info (17048): Logic cell "game:Tetris|Add34~10"
    Info (17048): Logic cell "game:Tetris|Add34~12"
    Info (17048): Logic cell "game:Tetris|Add34~14"
    Info (17048): Logic cell "game:Tetris|Add34~16"
    Info (17048): Logic cell "game:Tetris|Add34~18"
    Info (17048): Logic cell "game:Tetris|Add34~20"
    Info (17048): Logic cell "game:Tetris|Add34~22"
    Info (17048): Logic cell "game:Tetris|Add34~24"
    Info (17048): Logic cell "game:Tetris|Add34~26"
    Info (17048): Logic cell "game:Tetris|Add34~28"
    Info (17048): Logic cell "game:Tetris|Add34~30"
    Info (17048): Logic cell "game:Tetris|Add34~32"
    Info (17048): Logic cell "game:Tetris|Add34~34"
    Info (17048): Logic cell "game:Tetris|Add34~36"
    Info (17048): Logic cell "game:Tetris|Add34~38"
    Info (17048): Logic cell "game:Tetris|Add34~40"
    Info (17048): Logic cell "game:Tetris|Add34~42"
    Info (17048): Logic cell "game:Tetris|Add34~44"
    Info (17048): Logic cell "game:Tetris|Add34~46"
    Info (17048): Logic cell "game:Tetris|Add34~48"
    Info (17048): Logic cell "game:Tetris|Add34~50"
    Info (17048): Logic cell "game:Tetris|Add34~52"
    Info (17048): Logic cell "game:Tetris|Add34~54"
    Info (17048): Logic cell "game:Tetris|Add24~6"
    Info (17048): Logic cell "game:Tetris|Add24~8"
    Info (17048): Logic cell "game:Tetris|Add24~10"
    Info (17048): Logic cell "game:Tetris|Add24~12"
    Info (17048): Logic cell "game:Tetris|Add24~14"
    Info (17048): Logic cell "game:Tetris|Add24~16"
    Info (17048): Logic cell "game:Tetris|Add24~18"
    Info (17048): Logic cell "game:Tetris|Add24~20"
    Info (17048): Logic cell "game:Tetris|Add24~22"
    Info (17048): Logic cell "game:Tetris|Add24~24"
    Info (17048): Logic cell "game:Tetris|Add24~26"
    Info (17048): Logic cell "game:Tetris|Add24~28"
    Info (17048): Logic cell "game:Tetris|Add24~30"
    Info (17048): Logic cell "game:Tetris|Add24~32"
    Info (17048): Logic cell "game:Tetris|Add24~34"
    Info (17048): Logic cell "game:Tetris|Add24~36"
    Info (17048): Logic cell "game:Tetris|Add24~38"
    Info (17048): Logic cell "game:Tetris|Add24~40"
    Info (17048): Logic cell "game:Tetris|Add24~42"
    Info (17048): Logic cell "game:Tetris|Add24~44"
    Info (17048): Logic cell "game:Tetris|Add24~46"
    Info (17048): Logic cell "game:Tetris|Add24~48"
    Info (17048): Logic cell "game:Tetris|Add24~50"
    Info (17048): Logic cell "game:Tetris|Add24~52"
    Info (17048): Logic cell "game:Tetris|Add26~8"
    Info (17048): Logic cell "game:Tetris|Add26~10"
    Info (17048): Logic cell "game:Tetris|Add26~12"
    Info (17048): Logic cell "game:Tetris|Add26~14"
    Info (17048): Logic cell "game:Tetris|Add26~16"
    Info (17048): Logic cell "game:Tetris|Add26~18"
    Info (17048): Logic cell "game:Tetris|Add26~20"
    Info (17048): Logic cell "game:Tetris|Add26~22"
    Info (17048): Logic cell "game:Tetris|Add26~24"
    Info (17048): Logic cell "game:Tetris|Add26~26"
    Info (17048): Logic cell "game:Tetris|Add26~28"
    Info (17048): Logic cell "game:Tetris|Add26~30"
    Info (17048): Logic cell "game:Tetris|Add26~32"
    Info (17048): Logic cell "game:Tetris|Add26~34"
    Info (17048): Logic cell "game:Tetris|Add26~36"
    Info (17048): Logic cell "game:Tetris|Add26~38"
    Info (17048): Logic cell "game:Tetris|Add26~40"
    Info (17048): Logic cell "game:Tetris|Add26~42"
    Info (17048): Logic cell "game:Tetris|Add26~44"
    Info (17048): Logic cell "game:Tetris|Add26~46"
    Info (17048): Logic cell "game:Tetris|Add26~48"
    Info (17048): Logic cell "game:Tetris|Add26~50"
    Info (17048): Logic cell "game:Tetris|Add26~52"
    Info (17048): Logic cell "game:Tetris|Add26~54"
    Info (17048): Logic cell "game:Tetris|Add26~56"
    Info (17048): Logic cell "game:Tetris|Add26~58"
    Info (17048): Logic cell "game:Tetris|Add28~6"
    Info (17048): Logic cell "game:Tetris|Add28~8"
    Info (17048): Logic cell "game:Tetris|Add28~10"
    Info (17048): Logic cell "game:Tetris|Add28~12"
    Info (17048): Logic cell "game:Tetris|Add28~14"
    Info (17048): Logic cell "game:Tetris|Add28~16"
    Info (17048): Logic cell "game:Tetris|Add28~18"
    Info (17048): Logic cell "game:Tetris|Add28~20"
    Info (17048): Logic cell "game:Tetris|Add28~22"
    Info (17048): Logic cell "game:Tetris|Add28~24"
    Info (17048): Logic cell "game:Tetris|Add28~26"
    Info (17048): Logic cell "game:Tetris|Add28~28"
    Info (17048): Logic cell "game:Tetris|Add28~30"
    Info (17048): Logic cell "game:Tetris|Add28~32"
    Info (17048): Logic cell "game:Tetris|Add28~34"
    Info (17048): Logic cell "game:Tetris|Add28~36"
    Info (17048): Logic cell "game:Tetris|Add28~38"
    Info (17048): Logic cell "game:Tetris|Add28~40"
    Info (17048): Logic cell "game:Tetris|Add28~42"
    Info (17048): Logic cell "game:Tetris|Add28~44"
    Info (17048): Logic cell "game:Tetris|Add28~46"
    Info (17048): Logic cell "game:Tetris|Add28~48"
    Info (17048): Logic cell "game:Tetris|Add28~50"
    Info (17048): Logic cell "game:Tetris|Add28~52"
    Info (17048): Logic cell "game:Tetris|Add28~54"
    Info (17048): Logic cell "game:Tetris|Add28~56"
    Info (17048): Logic cell "game:Tetris|Add28~58"
    Info (17048): Logic cell "game:Tetris|Add28~60"
    Info (17048): Logic cell "game:Tetris|Add30~8"
    Info (17048): Logic cell "game:Tetris|Add30~10"
    Info (17048): Logic cell "game:Tetris|Add30~12"
    Info (17048): Logic cell "game:Tetris|Add30~14"
    Info (17048): Logic cell "game:Tetris|Add30~16"
    Info (17048): Logic cell "game:Tetris|Add30~18"
    Info (17048): Logic cell "game:Tetris|Add30~20"
    Info (17048): Logic cell "game:Tetris|Add30~22"
    Info (17048): Logic cell "game:Tetris|Add30~24"
    Info (17048): Logic cell "game:Tetris|Add30~26"
    Info (17048): Logic cell "game:Tetris|Add30~28"
    Info (17048): Logic cell "game:Tetris|Add30~30"
    Info (17048): Logic cell "game:Tetris|Add30~32"
    Info (17048): Logic cell "game:Tetris|Add30~34"
    Info (17048): Logic cell "game:Tetris|Add30~36"
    Info (17048): Logic cell "game:Tetris|Add30~38"
    Info (17048): Logic cell "game:Tetris|Add30~40"
    Info (17048): Logic cell "game:Tetris|Add30~42"
    Info (17048): Logic cell "game:Tetris|Add30~44"
    Info (17048): Logic cell "game:Tetris|Add30~46"
    Info (17048): Logic cell "game:Tetris|Add30~48"
    Info (17048): Logic cell "game:Tetris|Add30~50"
    Info (17048): Logic cell "game:Tetris|Add30~52"
    Info (17048): Logic cell "game:Tetris|Add30~54"
    Info (17048): Logic cell "game:Tetris|Add30~56"
    Info (17048): Logic cell "game:Tetris|Add30~58"
    Info (17048): Logic cell "game:Tetris|Add30~60"
    Info (17048): Logic cell "game:Tetris|Add38~0"
    Info (17048): Logic cell "game:Tetris|Add38~2"
    Info (17048): Logic cell "game:Tetris|Add38~4"
    Info (17048): Logic cell "game:Tetris|Add38~6"
    Info (17048): Logic cell "game:Tetris|Add38~8"
    Info (17048): Logic cell "game:Tetris|Add38~10"
    Info (17048): Logic cell "game:Tetris|Add38~12"
    Info (17048): Logic cell "game:Tetris|Add38~14"
    Info (17048): Logic cell "game:Tetris|Add38~16"
    Info (17048): Logic cell "game:Tetris|Add38~18"
    Info (17048): Logic cell "game:Tetris|Add38~20"
    Info (17048): Logic cell "game:Tetris|Add38~22"
    Info (17048): Logic cell "game:Tetris|Add38~24"
    Info (17048): Logic cell "game:Tetris|Add38~26"
    Info (17048): Logic cell "game:Tetris|Add38~28"
    Info (17048): Logic cell "game:Tetris|Add38~30"
    Info (17048): Logic cell "game:Tetris|Add38~32"
    Info (17048): Logic cell "game:Tetris|Add38~34"
    Info (17048): Logic cell "game:Tetris|Add38~36"
    Info (17048): Logic cell "game:Tetris|Add38~38"
    Info (17048): Logic cell "game:Tetris|Add38~40"
    Info (17048): Logic cell "game:Tetris|Add38~42"
    Info (17048): Logic cell "game:Tetris|Add38~44"
    Info (17048): Logic cell "game:Tetris|Add38~46"
    Info (17048): Logic cell "game:Tetris|Add40~0"
    Info (17048): Logic cell "game:Tetris|Add40~2"
    Info (17048): Logic cell "game:Tetris|Add40~4"
    Info (17048): Logic cell "game:Tetris|Add40~6"
    Info (17048): Logic cell "game:Tetris|Add40~8"
    Info (17048): Logic cell "game:Tetris|Add40~10"
    Info (17048): Logic cell "game:Tetris|Add40~12"
    Info (17048): Logic cell "game:Tetris|Add40~14"
    Info (17048): Logic cell "game:Tetris|Add40~16"
    Info (17048): Logic cell "game:Tetris|Add40~18"
    Info (17048): Logic cell "game:Tetris|Add40~20"
    Info (17048): Logic cell "game:Tetris|Add40~22"
    Info (17048): Logic cell "game:Tetris|Add40~24"
    Info (17048): Logic cell "game:Tetris|Add40~26"
    Info (17048): Logic cell "game:Tetris|Add40~28"
    Info (17048): Logic cell "game:Tetris|Add40~30"
    Info (17048): Logic cell "game:Tetris|Add40~32"
    Info (17048): Logic cell "game:Tetris|Add40~34"
    Info (17048): Logic cell "game:Tetris|Add40~36"
    Info (17048): Logic cell "game:Tetris|Add40~38"
    Info (17048): Logic cell "game:Tetris|Add40~40"
    Info (17048): Logic cell "game:Tetris|Add40~42"
    Info (17048): Logic cell "game:Tetris|Add40~44"
    Info (17048): Logic cell "game:Tetris|Add40~46"
    Info (17048): Logic cell "game:Tetris|Add40~48"
    Info (17048): Logic cell "game:Tetris|Add40~50"
    Info (17048): Logic cell "game:Tetris|Add38~48"
    Info (17048): Logic cell "game:Tetris|Add38~50"
    Info (17048): Logic cell "game:Tetris|Add38~52"
    Info (17048): Logic cell "game:Tetris|Add38~54"
    Info (17048): Logic cell "game:Tetris|Add40~52"
    Info (17048): Logic cell "game:Tetris|Add40~54"
    Info (17048): Logic cell "game:Tetris|Add40~56"
    Info (17048): Logic cell "game:Tetris|Add40~58"
    Info (17048): Logic cell "game:Tetris|Add50~0"
    Info (17048): Logic cell "game:Tetris|Add50~2"
    Info (17048): Logic cell "game:Tetris|Add50~4"
    Info (17048): Logic cell "game:Tetris|Add50~6"
    Info (17048): Logic cell "game:Tetris|Add50~8"
    Info (17048): Logic cell "game:Tetris|Add50~10"
    Info (17048): Logic cell "game:Tetris|Add50~12"
    Info (17048): Logic cell "game:Tetris|Add50~14"
    Info (17048): Logic cell "game:Tetris|Add50~16"
    Info (17048): Logic cell "game:Tetris|Add50~18"
    Info (17048): Logic cell "game:Tetris|Add50~20"
    Info (17048): Logic cell "game:Tetris|Add50~22"
    Info (17048): Logic cell "game:Tetris|Add50~24"
    Info (17048): Logic cell "game:Tetris|Add50~26"
    Info (17048): Logic cell "game:Tetris|Add50~28"
    Info (17048): Logic cell "game:Tetris|Add50~30"
    Info (17048): Logic cell "game:Tetris|Add50~32"
    Info (17048): Logic cell "game:Tetris|Add50~34"
    Info (17048): Logic cell "game:Tetris|Add50~36"
    Info (17048): Logic cell "game:Tetris|Add50~38"
    Info (17048): Logic cell "game:Tetris|Add50~40"
    Info (17048): Logic cell "game:Tetris|Add50~42"
    Info (17048): Logic cell "game:Tetris|Add50~44"
    Info (17048): Logic cell "game:Tetris|Add50~46"
    Info (17048): Logic cell "game:Tetris|Add50~48"
    Info (17048): Logic cell "game:Tetris|Add50~50"
    Info (17048): Logic cell "game:Tetris|Add50~52"
    Info (17048): Logic cell "game:Tetris|Add52~0"
    Info (17048): Logic cell "game:Tetris|Add52~2"
    Info (17048): Logic cell "game:Tetris|Add52~4"
    Info (17048): Logic cell "game:Tetris|Add52~6"
    Info (17048): Logic cell "game:Tetris|Add52~8"
    Info (17048): Logic cell "game:Tetris|Add52~10"
    Info (17048): Logic cell "game:Tetris|Add52~12"
    Info (17048): Logic cell "game:Tetris|Add52~14"
    Info (17048): Logic cell "game:Tetris|Add52~16"
    Info (17048): Logic cell "game:Tetris|Add52~18"
    Info (17048): Logic cell "game:Tetris|Add52~20"
    Info (17048): Logic cell "game:Tetris|Add52~22"
    Info (17048): Logic cell "game:Tetris|Add52~24"
    Info (17048): Logic cell "game:Tetris|Add52~26"
    Info (17048): Logic cell "game:Tetris|Add52~28"
    Info (17048): Logic cell "game:Tetris|Add52~30"
    Info (17048): Logic cell "game:Tetris|Add52~32"
    Info (17048): Logic cell "game:Tetris|Add52~34"
    Info (17048): Logic cell "game:Tetris|Add52~36"
    Info (17048): Logic cell "game:Tetris|Add52~38"
    Info (17048): Logic cell "game:Tetris|Add52~40"
    Info (17048): Logic cell "game:Tetris|Add52~42"
    Info (17048): Logic cell "game:Tetris|Add52~44"
    Info (17048): Logic cell "game:Tetris|Add52~46"
    Info (17048): Logic cell "game:Tetris|Add52~48"
    Info (17048): Logic cell "game:Tetris|Add52~50"
    Info (17048): Logic cell "game:Tetris|Add52~52"
    Info (17048): Logic cell "game:Tetris|Add50~54"
    Info (17048): Logic cell "game:Tetris|Add50~56"
    Info (17048): Logic cell "game:Tetris|Add50~58"
    Info (17048): Logic cell "game:Tetris|Add50~60"
    Info (17048): Logic cell "game:Tetris|Add52~54"
    Info (17048): Logic cell "game:Tetris|Add52~56"
    Info (17048): Logic cell "game:Tetris|Add52~58"
    Info (17048): Logic cell "game:Tetris|Add52~60"
    Info (17048): Logic cell "game:Tetris|Add44~0"
    Info (17048): Logic cell "game:Tetris|Add44~2"
    Info (17048): Logic cell "game:Tetris|Add44~4"
    Info (17048): Logic cell "game:Tetris|Add44~6"
    Info (17048): Logic cell "game:Tetris|Add44~8"
    Info (17048): Logic cell "game:Tetris|Add44~10"
    Info (17048): Logic cell "game:Tetris|Add44~12"
    Info (17048): Logic cell "game:Tetris|Add44~14"
    Info (17048): Logic cell "game:Tetris|Add44~16"
    Info (17048): Logic cell "game:Tetris|Add44~18"
    Info (17048): Logic cell "game:Tetris|Add44~20"
    Info (17048): Logic cell "game:Tetris|Add44~22"
    Info (17048): Logic cell "game:Tetris|Add44~24"
    Info (17048): Logic cell "game:Tetris|Add44~26"
    Info (17048): Logic cell "game:Tetris|Add44~28"
    Info (17048): Logic cell "game:Tetris|Add44~30"
    Info (17048): Logic cell "game:Tetris|Add44~32"
    Info (17048): Logic cell "game:Tetris|Add44~34"
    Info (17048): Logic cell "game:Tetris|Add44~36"
    Info (17048): Logic cell "game:Tetris|Add44~38"
    Info (17048): Logic cell "game:Tetris|Add44~40"
    Info (17048): Logic cell "game:Tetris|Add44~42"
    Info (17048): Logic cell "game:Tetris|Add44~44"
    Info (17048): Logic cell "game:Tetris|Add44~46"
    Info (17048): Logic cell "game:Tetris|Add44~48"
    Info (17048): Logic cell "game:Tetris|Add44~50"
    Info (17048): Logic cell "game:Tetris|Add44~52"
    Info (17048): Logic cell "game:Tetris|Add46~0"
    Info (17048): Logic cell "game:Tetris|Add46~2"
    Info (17048): Logic cell "game:Tetris|Add46~4"
    Info (17048): Logic cell "game:Tetris|Add46~6"
    Info (17048): Logic cell "game:Tetris|Add46~8"
    Info (17048): Logic cell "game:Tetris|Add46~10"
    Info (17048): Logic cell "game:Tetris|Add46~12"
    Info (17048): Logic cell "game:Tetris|Add46~14"
    Info (17048): Logic cell "game:Tetris|Add46~16"
    Info (17048): Logic cell "game:Tetris|Add46~18"
    Info (17048): Logic cell "game:Tetris|Add46~20"
    Info (17048): Logic cell "game:Tetris|Add46~22"
    Info (17048): Logic cell "game:Tetris|Add46~24"
    Info (17048): Logic cell "game:Tetris|Add46~26"
    Info (17048): Logic cell "game:Tetris|Add46~28"
    Info (17048): Logic cell "game:Tetris|Add46~30"
    Info (17048): Logic cell "game:Tetris|Add46~32"
    Info (17048): Logic cell "game:Tetris|Add46~34"
    Info (17048): Logic cell "game:Tetris|Add46~36"
    Info (17048): Logic cell "game:Tetris|Add46~38"
    Info (17048): Logic cell "game:Tetris|Add46~40"
    Info (17048): Logic cell "game:Tetris|Add46~42"
    Info (17048): Logic cell "game:Tetris|Add46~44"
    Info (17048): Logic cell "game:Tetris|Add46~46"
    Info (17048): Logic cell "game:Tetris|Add46~48"
    Info (17048): Logic cell "game:Tetris|Add46~50"
    Info (17048): Logic cell "game:Tetris|Add46~52"
    Info (17048): Logic cell "game:Tetris|Add44~54"
    Info (17048): Logic cell "game:Tetris|Add44~56"
    Info (17048): Logic cell "game:Tetris|Add44~58"
    Info (17048): Logic cell "game:Tetris|Add44~60"
    Info (17048): Logic cell "game:Tetris|Add46~54"
    Info (17048): Logic cell "game:Tetris|Add46~56"
    Info (17048): Logic cell "game:Tetris|Add46~58"
    Info (17048): Logic cell "game:Tetris|Add46~60"
    Info (17048): Logic cell "game:Tetris|lpm_divide:Mod1|lpm_divide_ino:auto_generated|abs_divider_jbg:divider|alt_u_div_r5f:divider|add_sub_31_result_int[0]~10"
    Info (17048): Logic cell "game:Tetris|Add38~56"
    Info (17048): Logic cell "game:Tetris|Add38~58"
    Info (17048): Logic cell "game:Tetris|Add38~60"
    Info (17048): Logic cell "game:Tetris|Add40~60"
    Info (17048): Logic cell "game:Tetris|Add56~56"
    Info (17048): Logic cell "game:Tetris|Add56~58"
    Info (17048): Logic cell "game:Tetris|Add56~60"
    Info (17048): Logic cell "game:Tetris|Add58~60"
Info (144001): Generated suppressed messages file C:/Users/LAB305/Desktop/Demo/output_files/genTetromino.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9854 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 9807 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4685 megabytes
    Info: Processing ended: Tue Jan 10 13:13:26 2023
    Info: Elapsed time: 00:02:14
    Info: Total CPU time (on all processors): 00:02:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LAB305/Desktop/Demo/output_files/genTetromino.map.smsg.


