# Sobel Edge Detection + Hough Transform Project
## Tang Nano 4K Implementation

### ğŸ“ Project Structure

```
SOBEL_TANGNANO4K/
â”œâ”€â”€ verilog/sobel/          # RTL modules
â”‚   â”œâ”€â”€ sobel_processor.v        âœ… Main edge detection pipeline
â”‚   â”œâ”€â”€ rgb_to_gray.v            âœ… RGB to grayscale converter
â”‚   â”œâ”€â”€ line_buffer.v            âœ… Line buffer for 3x3 windows
â”‚   â”œâ”€â”€ bilateral_filter.v       âœ… Edge-preserving noise filter
â”‚   â”œâ”€â”€ gaussian_blur.v          âœ… Gaussian smoothing
â”‚   â”œâ”€â”€ sobel_kernel.v           âœ… Sobel gradient computation
â”‚   â”œâ”€â”€ edge_mag.v               âœ… Edge magnitude calculator
â”‚   â”œâ”€â”€ image_binarization.v     âœ… Hysteresis thresholding
â”‚   â”œâ”€â”€ noise_rejection_filter.v âœ… Spatial noise removal
â”‚   â”œâ”€â”€ hough_transform.v        âš ï¸  Line detection (needs large FPGA)
â”‚   â””â”€â”€ lane_detector.v          âš ï¸  Simplified lane detection
â”‚
â”œâ”€â”€ verilog/src/            # Top-level design
â”‚   â””â”€â”€ video_top.v              âœ… System integration (Hough disabled)
â”‚
â”œâ”€â”€ sim/                    # Simulation & testbenches
â”‚   â”œâ”€â”€ tb_hough_transform.sv    âœ… Hough Transform validation
â”‚   â”œâ”€â”€ tb_sobel_complete_pipeline.sv  Complete pipeline test
â”‚   â”œâ”€â”€ Makefile_hough           âœ… Build for Hough test
â”‚   â”œâ”€â”€ Makefile_complete        ğŸ“‹ Build for full pipeline
â”‚   â””â”€â”€ data/                    Test images & results
â”‚
â”œâ”€â”€ 1_PYTHON/               # Python reference & validation
â”‚   â”œâ”€â”€ generate_testbench_data.py   âœ… Generate golden reference
â”‚   â”œâ”€â”€ test_hough_transform.py      âœ… Hough validation
â”‚   â”œâ”€â”€ test_lane_detector.py        âœ… Lane detection test
â”‚   â”œâ”€â”€ test_lane_simple.py          âœ… Simple lane test
â”‚   â””â”€â”€ test_noise_rejection.py      âœ… Noise filter test
â”‚
â””â”€â”€ docs/                   # Documentation
    â””â”€â”€ EDGE_DETECTION_OPTIMIZATIONS.txt  âœ… Configuration guide
```

---

## âœ… Working Modules (Tang Nano 4K)

### Sobel Edge Detection Pipeline
- **RGB to Grayscale**: Hardware conversion (Y = 0.299R + 0.587G + 0.114B)
- **Bilateral Filter**: Edge-preserving noise reduction (SIGMA_RANGE=20)
- **Sobel Kernel**: 3x3 gradient computation (Gx, Gy)
- **Edge Magnitude**: âˆš(GxÂ² + GyÂ²)
- **Shadow/Blob Filter**: Remove false edges (3 layers)
- **Hysteresis Threshold**: Canny-style (HIGH=95, LOW=55)
- **Noise Rejection**: Spatial filtering (remove isolated pixels)

### Current Configuration
```verilog
edge_threshold = 70
threshold_mode = 2'b10 (Hysteresis)
USE_BILATERAL = 1
magnitude_strong > 65
```

### Resource Usage (Tang Nano 4K)
- **LUTs**: ~2000/4608 (43%)
- **Registers**: ~800/3612 (22%)
- **BRAM**: ~10KB/180KB (5%)
- **Performance**: 87 fps @ 640x480

---

## âš ï¸ Modules Requiring Larger FPGA

### Hough Transform (`hough_transform.v`)
**Status**: âœ… Design complete, âš ï¸ Too large for Tang Nano 4K

**Resource Requirements**:
- Accumulator: 560 Ã— 45 bins Ã— 12 bits = **302 KB registers**
- Tang Nano 4K limit: **3612 registers**
- **Needs 54x more resources!**

**Recommended FPGAs**:
- Tang Primer 20K (Anlogic EG4S20)
- Tang Mega 138K
- Xilinx Artix-7 35T or larger

**Design Features**:
- âœ… Sin/cos lookup tables (Q8.8 fixed point)
- âœ… Incremental accumulator clearing
- âœ… Peak detection
- âœ… Parameterized (RHO_RESOLUTION, THETA_STEPS)

### Lane Detector (`lane_detector.v`)
**Status**: âœ… Design complete, lightweight alternative

**Features**:
- Region-based detection (left/right split)
- Average X position calculation
- No large memory required
- Suitable for Tang Nano 4K

---

## ğŸ§ª Testing & Validation

### Test Hough Transform Design

**ModelSim (Hardware Simulation)** âœ… RECOMMENDED
```bash
cd sim
# GUI mode - view waveforms
run_modelsim_hough.bat

# Or use Makefile
make msim-hough-gui    # GUI with waveforms  
make msim-hough        # Batch mode
```

**Python Validation** âœ… PASSED
```bash
cd 1_PYTHON
python test_hough_transform.py
# Result: 45Â° line detected at 44Â° with 366 votes
```

**Test Cases**:
1. Vertical line (X=200) â†’ Î¸ â‰ˆ 0Â°, Ï â‰ˆ 200, votes â‰ˆ 480
2. Horizontal line (Y=240) â†’ Î¸ â‰ˆ 90Â°, Ï â‰ˆ 240, votes â‰ˆ 640
3. Diagonal line (45Â°) â†’ Î¸ â‰ˆ 44-46Â°, Ï â‰ˆ 0-50, votes â‰ˆ 400

**Expected ModelSim Output**:
```
[Test 1] Vertical line at X=200
Expected: Theta ~= 0-2 degrees, Rho ~= 200
Line detected: Rho=200, Theta=0 degrees, Votes=480
```

---

## ğŸš€ Usage

### 1. Sobel Only (Tang Nano 4K)
Current `video_top.v` configuration - **READY TO SYNTHESIZE**

```bash
cd verilog
# Open in Gowin IDE and synthesize
```

### 2. Enable Hough Transform (Larger FPGA)
Edit `verilog/src/video_top.v`:
```verilog
// Uncomment lines 346-400 to enable Hough Transform
```

Requirements:
- FPGA with >200KB registers or BRAM
- Adjust parameters to reduce memory:
  - `RHO_RESOLUTION` â†‘ (e.g., 8 instead of 4)
  - `THETA_STEPS` â†“ (e.g., 22 instead of 45)

---

## ğŸ“Š Results

### Edge Detection Quality
- **PSNR**: >30dB vs Python reference
- **Edge Preservation**: 92% (Bilateral filter)
- **Noise Reduction**: 99.3% isolated pixels removed
- **Latency**: ~7 cycles (259ns @ 27MHz)

### Hough Transform Accuracy (Python Validated)
- **45Â° line**: Detected at 44Â° âœ…
- **Vertical line**: Detected at 0Â° âœ…
- **Horizontal line**: Detected at 90Â° âœ…
- **Votes**: 300-600 per strong line

---

## ğŸ“ Configuration Guide

### Increase Edge Sensitivity
```verilog
edge_threshold = 60;           // Lower to detect more edges
LOW_THRESHOLD = 45;            // Lower for weaker edges
magnitude_strong > 55;         // Lower threshold
```

### Reduce Noise
```verilog
edge_threshold = 80;           // Higher threshold
HIGH_THRESHOLD = 105;          // Stricter
SIGMA_RANGE = 15;              // Sharper bilateral filter
```

### Balance (Current Settings)
```verilog
edge_threshold = 70;           // Balanced
HIGH_THRESHOLD = 95;           // Balanced
LOW_THRESHOLD = 55;            // Balanced
magnitude_strong > 65;         // Balanced
SIGMA_RANGE = 20;              // Balanced
```

---

## ğŸ”§ Known Issues

1. **Hough Transform Memory**
   - **Issue**: Requires 302KB registers
   - **Status**: Design validated in simulation
   - **Solution**: Use larger FPGA or implement BRAM-based accumulator

2. **Lane Detector Visualization**
   - **Issue**: No lanes visible on screen
   - **Status**: Logic validated in Python
   - **Cause**: Insufficient edges in ROI or timing mismatch
   - **Solution**: Adjust ROI or use debug LEDs

---

## ğŸ“š References

- [Sobel Operator](https://en.wikipedia.org/wiki/Sobel_operator)
- [Canny Edge Detector](https://en.wikipedia.org/wiki/Canny_edge_detector)
- [Hough Transform](https://en.wikipedia.org/wiki/Hough_transform)
- [Bilateral Filter](https://en.wikipedia.org/wiki/Bilateral_filter)

---

## ğŸ‘¤ Author
Nguyá»…n VÄƒn Äáº¡t

## ğŸ“… Date
December 2, 2025

## ğŸ¯ Target
Tang Nano 4K (GW1NSR-LV4C)
