Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3363
design__instance__area,75181.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,1
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0002713823632802814
power__switching__total,0.00019751601212192327
power__leakage__total,3.20354786254029E-7
power__total,0.0004692187358159572
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2980758779727194
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.30643352611616553
timing__hold__ws__corner:nom_tt_025C_3v30,0.9909493506249835
timing__setup__ws__corner:nom_tt_025C_3v30,597.8333375336772
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.990949
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,986.171753
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,40
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,1
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.33832868020346835
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.3546727179004261
timing__hold__ws__corner:nom_ss_125C_3v00,2.261497053634543
timing__setup__ws__corner:nom_ss_125C_3v00,596.0291842114291
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.261497
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,972.490906
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,1
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.28002120859103924
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.284903858569129
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4511188217335933
timing__setup__ws__corner:nom_ff_n40C_3v60,598.6133997927658
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.451119
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,991.989746
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,52
design__max_fanout_violation__count,1
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2767817997581712
clock__skew__worst_setup,0.2804065670137853
timing__hold__ws,0.44901006406098054
timing__setup__ws,596.0007056577745
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.449010
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,971.781494
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3363
design__instance__area__stdcell,75181.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.696565
design__instance__utilization__stdcell,0.696565
design__instance__count__class:tie_cell,10
design__instance__count__class:buffer,3
design__instance__count__class:inverter,192
design__instance__count__class:sequential_cell,305
design__instance__count__class:multi_input_combinational_cell,1749
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,83416.2
design__violations,0
design__instance__count__class:timing_repair_buffer,99
design__instance__count__class:clock_buffer,97
design__instance__count__class:clock_inverter,41
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2452
route__net__special,2
route__drc_errors__iter:1,525
route__wirelength__iter:1,91950
route__drc_errors__iter:2,122
route__wirelength__iter:2,90808
route__drc_errors__iter:3,109
route__wirelength__iter:3,90526
route__drc_errors__iter:4,6
route__wirelength__iter:4,90461
route__drc_errors__iter:5,0
route__wirelength__iter:5,90465
route__drc_errors,0
route__wirelength,90465
route__vias,16377
route__vias__singlecut,16377
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,610.7
design__instance__count__class:fill_cell,2541
timing__unannotated_net__count__corner:nom_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,1
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.29302125444325144
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2992819132784787
timing__hold__ws__corner:min_tt_025C_3v30,0.9867114071755271
timing__setup__ws__corner:min_tt_025C_3v30,597.8465820506464
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.986711
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,986.476501
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,25
design__max_fanout_violation__count__corner:min_ss_125C_3v00,1
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3300766142726501
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.34148038141491044
timing__hold__ws__corner:min_ss_125C_3v00,2.253703953915085
timing__setup__ws__corner:min_ss_125C_3v00,596.0527173875031
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.253704
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,973.087708
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,1
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2767817997581712
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2804065670137853
timing__hold__ws__corner:min_ff_n40C_3v60,0.44901006406098054
timing__setup__ws__corner:min_ff_n40C_3v60,598.6218694624156
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.449010
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,992.168030
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,1
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.3042128579595055
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3150786110088164
timing__hold__ws__corner:max_tt_025C_3v30,0.9959646722582681
timing__setup__ws__corner:max_tt_025C_3v30,597.8174213759461
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.995965
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,985.804626
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,52
design__max_fanout_violation__count__corner:max_ss_125C_3v00,1
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3495101806899126
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3706561551487871
timing__hold__ws__corner:max_ss_125C_3v00,2.2720950208827406
timing__setup__ws__corner:max_ss_125C_3v00,596.0007056577745
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.272095
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,971.781494
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,1
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.28381517384039145
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.29033717918300683
timing__hold__ws__corner:max_ff_n40C_3v60,0.4537148563054952
timing__setup__ws__corner:max_ff_n40C_3v60,598.603224820502
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.453715
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,991.774902
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,75
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00000588022
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00000548744
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000138529
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00000548744
design_powergrid__voltage__worst,0.00000548744
design_powergrid__voltage__worst__net:VPWR,3.29999
design_powergrid__drop__worst,0.00000588022
design_powergrid__drop__worst__net:VPWR,0.00000588022
design_powergrid__voltage__worst__net:VGND,0.00000548744
design_powergrid__drop__worst__net:VGND,0.00000548744
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00000137999999999999991637657063836552850943917292170226573944091796875
ir__drop__worst,0.000005879999999999999606863955448066150211161584593355655670166015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
