Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 22 10:57:56 2026
| Host         : DESKTOP-E8CT5SI running 64-bit major release  (build 9200)
| Command      : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 107
+----------+----------+------------------------+--------+
| Rule     | Severity | Description            | Checks |
+----------+----------+------------------------+--------+
| DPIP-1   | Warning  | Input pipelining       | 30     |
| DPOP-1   | Warning  | PREG Output pipelining | 12     |
| DPOP-2   | Warning  | MREG Output pipelining | 10     |
| PDRC-153 | Warning  | Gated clock check      | 55     |
+----------+----------+------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1 input design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1 input design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac output design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac output design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result multiplier stage design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 multiplier stage design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 multiplier stage design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 multiplier stage design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result multiplier stage design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0 multiplier stage design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0 multiplier stage design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1 multiplier stage design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/ex_stage_i/mult_i/int_result0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_17[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[19][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[19][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_18[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[20][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[20][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_19[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[21][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[21][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_1[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[3][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[3][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_20[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[22][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[22][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_21[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[23][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[23][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_22[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[24][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[24][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_23[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[25][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[25][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_24[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[26][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[26][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_25[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[27][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[27][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_26[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[28][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[28][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_27[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[29][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[29][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_28[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[30][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[30][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_29[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[31][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[31][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_2[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[4][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[4][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_30 is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_3[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[5][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[5][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_4[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[6][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[6][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_5[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[7][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[7][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_6[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[8][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[8][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_7[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[9][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[9][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_8[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[10][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[10][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_9[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[11][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_0/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[11][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/E[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[1][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[1][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_0[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[2][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[2][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_10[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[12][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[12][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_11[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[13][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[13][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_12[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[14][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[14][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_13[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[15][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[15][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_14[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[16][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[16][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_15[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[17][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[17][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_16[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[18][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[18][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_17[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[19][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[19][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_18[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[20][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[20][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_19[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[21][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[21][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_1[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[3][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[3][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_20[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[22][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[22][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_21[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[23][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[23][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_22[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[24][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[24][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_23[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[25][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[25][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_24[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[26][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[26][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_25[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[27][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[27][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_26[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[28][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[28][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_27[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[29][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[29][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_28[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[30][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[30][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_29[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[31][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[31][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_2[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[4][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[4][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_30 is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_3[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[5][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[5][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_4[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[6][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[6][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_5[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[7][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[7][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_6[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[8][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[8][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_7[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[9][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[9][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_8[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[10][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[10][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/aclk_9[0] is a gated clock net sourced by a combinational pin design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[11][31]_i_2/O, cell design_2_i/ri5cy_axi_wrapper_1/inst/ri5cy_core/riscv_core_i/id_stage_i/registers_i/CG_WE_GLOBAL/mem_reg[11][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


