DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.26.tar.gz https://github.com/YosysHQ/abc/archive/a8f0ef2368aa56b3ad20a52298a02e63b2a93e2d.tar.gz -> abc-a8f0ef2368aa56b3ad20a52298a02e63b2a93e2d.tar.gz
_md5_=5d9196b5cf04d4ffd6913f1fc2cedc38
