
build/main.elf:     file format elf32-littleriscv
build/main.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010018

Program Header:
    LOAD off    0x00001018 vaddr 0x00010018 paddr 0x00010018 align 2**12
         filesz 0x00000859 memsz 0x00000859 flags r-x
    LOAD off    0x00000000 vaddr 0x00800000 paddr 0x00010871 align 2**12
         filesz 0x00000000 memsz 0x0000000c flags rw-

Sections:
Idx Name              Size      VMA       LMA       File off  Algn  Flags
  0 .text             00000859  00010018  00010018  00001018  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss              0000000c  00800000  00010871  00002000  2**2  ALLOC
  2 .riscv.attributes 00000020  00000000  00000000  00001871  2**0  CONTENTS, READONLY
  3 .debug_line       000001fa  00000000  00000000  00001891  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  4 .debug_info       0000004c  00000000  00000000  00001a8b  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev     00000028  00000000  00000000  00001ad7  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_aranges    00000040  00000000  00000000  00001b00  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str        000000de  00000000  00000000  00001b40  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00010018 l    d  .text	00000000 .text
00800000 l    d  .bss	00000000 .bss
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    df *ABS*	00000000 build/start.o
00010034 l       .text	00000000 _exception_entry
00010030 l       .text	00000000 here
000100c8 l       .text	00000000 _exception_return
00000000 l    df *ABS*	00000000 main.c
00800008 g     O .bss	00000004 timer
00010260 g     F .text	00000074 uart_print
000103ec g     F .text	0000003c timer_enable
000107b0 g     F .text	00000048 .hidden __udivsi3
0080000c g       .bss	00000000 __bss_end
0001033c g     F .text	0000003c timer_init
00010230 g     F .text	00000030 uart_tx
00000000 g       *ABS*	00000000 __stack_top
000106fc g     F .text	00000030 led
000107f8 g     F .text	00000010 .hidden __umodsi3
00010464 g     F .text	00000030 timer_start
0001014c g     F .text	0000003c uart_init
00010018 g       .text	00000000 _start
00800000 g       .text	00000000 __data_end
00010784 g     F .text	00000024 .hidden __mulsi3
00010204 g     F .text	0000002c uart_rx
0001085c g       .text	00000000 __text_end
000104d0 g     F .text	0000022c main
00800000 g       .text	00000000 __data_begin
000107a8 g     F .text	00000084 .hidden __divsi3
000102d4 g     F .text	00000068 wait_ms
00800000 g       .bss	00000000 __bss_begin
00010494 g     F .text	0000003c timer_stop
00010428 g     F .text	0000003c timer_disable
00010188 g     F .text	00000044 uart_data_ready
00800000 g     O .bss	00000004 gpio
000103b8 g     F .text	00000034 timer_set_count
0001082c g     F .text	00000030 .hidden __modsi3
00800004 g     O .bss	00000004 uart
00010378 g     F .text	00000040 timer_overflow
000101cc g     F .text	00000038 uart_set_baud
0001072c g     F .text	00000058 exception_handler



Disassembly of section .text:

00010018 <_start>:
_start():
   10018:	00000297          	auipc	t0,0x0
   1001c:	01c28293          	addi	t0,t0,28 # 10034 <_exception_entry>
   10020:	30529073          	csrw	mtvec,t0
   10024:	00800137          	lui	sp,0x800
   10028:	1fc10113          	addi	sp,sp,508 # 8001fc <__bss_end+0x1f0>
   1002c:	4a4000ef          	jal	ra,104d0 <main>

00010030 <here>:
here():
   10030:	0000006f          	j	10030 <here>

00010034 <_exception_entry>:
_exception_entry():
   10034:	f8010113          	addi	sp,sp,-128
   10038:	00012023          	sw	zero,0(sp)
   1003c:	00112223          	sw	ra,4(sp)
   10040:	00212423          	sw	sp,8(sp)
   10044:	00312623          	sw	gp,12(sp)
   10048:	00412823          	sw	tp,16(sp)
   1004c:	00512a23          	sw	t0,20(sp)
   10050:	00612c23          	sw	t1,24(sp)
   10054:	00712e23          	sw	t2,28(sp)
   10058:	02812023          	sw	s0,32(sp)
   1005c:	02912223          	sw	s1,36(sp)
   10060:	02a12423          	sw	a0,40(sp)
   10064:	02b12623          	sw	a1,44(sp)
   10068:	02c12823          	sw	a2,48(sp)
   1006c:	02d12a23          	sw	a3,52(sp)
   10070:	02e12c23          	sw	a4,56(sp)
   10074:	02f12e23          	sw	a5,60(sp)
   10078:	05012023          	sw	a6,64(sp)
   1007c:	05112223          	sw	a7,68(sp)
   10080:	05212423          	sw	s2,72(sp)
   10084:	05312623          	sw	s3,76(sp)
   10088:	05412823          	sw	s4,80(sp)
   1008c:	05512a23          	sw	s5,84(sp)
   10090:	05612c23          	sw	s6,88(sp)
   10094:	05712e23          	sw	s7,92(sp)
   10098:	07812023          	sw	s8,96(sp)
   1009c:	07912223          	sw	s9,100(sp)
   100a0:	07a12423          	sw	s10,104(sp)
   100a4:	07b12623          	sw	s11,108(sp)
   100a8:	07c12823          	sw	t3,112(sp)
   100ac:	07d12a23          	sw	t4,116(sp)
   100b0:	07e12c23          	sw	t5,120(sp)
   100b4:	07f12e23          	sw	t6,124(sp)
   100b8:	34202573          	csrr	a0,mcause
   100bc:	341025f3          	csrr	a1,mepc
   100c0:	00010613          	mv	a2,sp
   100c4:	668000ef          	jal	ra,1072c <exception_handler>

000100c8 <_exception_return>:
_exception_return():
   100c8:	00012003          	lw	zero,0(sp)
   100cc:	00412083          	lw	ra,4(sp)
   100d0:	00c12183          	lw	gp,12(sp)
   100d4:	01012203          	lw	tp,16(sp)
   100d8:	01412283          	lw	t0,20(sp)
   100dc:	01812303          	lw	t1,24(sp)
   100e0:	01c12383          	lw	t2,28(sp)
   100e4:	02012403          	lw	s0,32(sp)
   100e8:	02412483          	lw	s1,36(sp)
   100ec:	02812503          	lw	a0,40(sp)
   100f0:	02c12583          	lw	a1,44(sp)
   100f4:	03012603          	lw	a2,48(sp)
   100f8:	03412683          	lw	a3,52(sp)
   100fc:	03812703          	lw	a4,56(sp)
   10100:	03c12783          	lw	a5,60(sp)
   10104:	04012803          	lw	a6,64(sp)
   10108:	04412883          	lw	a7,68(sp)
   1010c:	04812903          	lw	s2,72(sp)
   10110:	04c12983          	lw	s3,76(sp)
   10114:	05012a03          	lw	s4,80(sp)
   10118:	05412a83          	lw	s5,84(sp)
   1011c:	05812b03          	lw	s6,88(sp)
   10120:	05c12b83          	lw	s7,92(sp)
   10124:	06012c03          	lw	s8,96(sp)
   10128:	06412c83          	lw	s9,100(sp)
   1012c:	06812d03          	lw	s10,104(sp)
   10130:	06c12d83          	lw	s11,108(sp)
   10134:	07012e03          	lw	t3,112(sp)
   10138:	07412e83          	lw	t4,116(sp)
   1013c:	07812f03          	lw	t5,120(sp)
   10140:	07c12f83          	lw	t6,124(sp)
   10144:	08010113          	addi	sp,sp,128
   10148:	30200073          	mret

0001014c <uart_init>:
uart_init():
   1014c:	fe010113          	addi	sp,sp,-32
   10150:	00812e23          	sw	s0,28(sp)
   10154:	02010413          	addi	s0,sp,32
   10158:	fea42623          	sw	a0,-20(s0)
   1015c:	fec42703          	lw	a4,-20(s0)
   10160:	00100793          	li	a5,1
   10164:	00f71863          	bne	a4,a5,10174 <uart_init+0x28>
   10168:	001007b7          	lui	a5,0x100
   1016c:	10078793          	addi	a5,a5,256 # 100100 <__text_end+0xef8a4>
   10170:	0080006f          	j	10178 <uart_init+0x2c>
   10174:	00000793          	li	a5,0
   10178:	00078513          	mv	a0,a5
   1017c:	01c12403          	lw	s0,28(sp)
   10180:	02010113          	addi	sp,sp,32
   10184:	00008067          	ret

00010188 <uart_data_ready>:
uart_data_ready():
   10188:	fe010113          	addi	sp,sp,-32
   1018c:	00812e23          	sw	s0,28(sp)
   10190:	02010413          	addi	s0,sp,32
   10194:	fea42623          	sw	a0,-20(s0)
   10198:	fec42783          	lw	a5,-20(s0)
   1019c:	00878793          	addi	a5,a5,8
   101a0:	0007a783          	lw	a5,0(a5)
   101a4:	0017f713          	andi	a4,a5,1
   101a8:	00100793          	li	a5,1
   101ac:	00f71663          	bne	a4,a5,101b8 <uart_data_ready+0x30>
   101b0:	00000793          	li	a5,0
   101b4:	0080006f          	j	101bc <uart_data_ready+0x34>
   101b8:	00100793          	li	a5,1
   101bc:	00078513          	mv	a0,a5
   101c0:	01c12403          	lw	s0,28(sp)
   101c4:	02010113          	addi	sp,sp,32
   101c8:	00008067          	ret

000101cc <uart_set_baud>:
uart_set_baud():
   101cc:	fe010113          	addi	sp,sp,-32
   101d0:	00812e23          	sw	s0,28(sp)
   101d4:	02010413          	addi	s0,sp,32
   101d8:	fea42623          	sw	a0,-20(s0)
   101dc:	feb42423          	sw	a1,-24(s0)
   101e0:	fec42223          	sw	a2,-28(s0)
   101e4:	fec42783          	lw	a5,-20(s0)
   101e8:	00c78793          	addi	a5,a5,12
   101ec:	01600713          	li	a4,22
   101f0:	00e7a023          	sw	a4,0(a5)
   101f4:	00000013          	nop
   101f8:	01c12403          	lw	s0,28(sp)
   101fc:	02010113          	addi	sp,sp,32
   10200:	00008067          	ret

00010204 <uart_rx>:
uart_rx():
   10204:	fe010113          	addi	sp,sp,-32
   10208:	00812e23          	sw	s0,28(sp)
   1020c:	02010413          	addi	s0,sp,32
   10210:	fea42623          	sw	a0,-20(s0)
   10214:	fec42783          	lw	a5,-20(s0)
   10218:	00478793          	addi	a5,a5,4
   1021c:	0007a783          	lw	a5,0(a5)
   10220:	00078513          	mv	a0,a5
   10224:	01c12403          	lw	s0,28(sp)
   10228:	02010113          	addi	sp,sp,32
   1022c:	00008067          	ret

00010230 <uart_tx>:
uart_tx():
   10230:	fe010113          	addi	sp,sp,-32
   10234:	00812e23          	sw	s0,28(sp)
   10238:	02010413          	addi	s0,sp,32
   1023c:	fea42623          	sw	a0,-20(s0)
   10240:	feb42423          	sw	a1,-24(s0)
   10244:	fec42783          	lw	a5,-20(s0)
   10248:	fe842703          	lw	a4,-24(s0)
   1024c:	00e7a023          	sw	a4,0(a5)
   10250:	00000013          	nop
   10254:	01c12403          	lw	s0,28(sp)
   10258:	02010113          	addi	sp,sp,32
   1025c:	00008067          	ret

00010260 <uart_print>:
uart_print():
   10260:	fd010113          	addi	sp,sp,-48
   10264:	02112623          	sw	ra,44(sp)
   10268:	02812423          	sw	s0,40(sp)
   1026c:	03010413          	addi	s0,sp,48
   10270:	fca42e23          	sw	a0,-36(s0)
   10274:	fcb42c23          	sw	a1,-40(s0)
   10278:	fe042623          	sw	zero,-20(s0)
   1027c:	02c0006f          	j	102a8 <uart_print+0x48>
   10280:	fec42783          	lw	a5,-20(s0)
   10284:	fd842703          	lw	a4,-40(s0)
   10288:	00f707b3          	add	a5,a4,a5
   1028c:	0007c783          	lbu	a5,0(a5)
   10290:	00078593          	mv	a1,a5
   10294:	fdc42503          	lw	a0,-36(s0)
   10298:	f99ff0ef          	jal	ra,10230 <uart_tx>
   1029c:	fec42783          	lw	a5,-20(s0)
   102a0:	00178793          	addi	a5,a5,1
   102a4:	fef42623          	sw	a5,-20(s0)
   102a8:	fec42783          	lw	a5,-20(s0)
   102ac:	fd842703          	lw	a4,-40(s0)
   102b0:	00f707b3          	add	a5,a4,a5
   102b4:	0007c783          	lbu	a5,0(a5)
   102b8:	fc0794e3          	bnez	a5,10280 <uart_print+0x20>
   102bc:	00000013          	nop
   102c0:	00000013          	nop
   102c4:	02c12083          	lw	ra,44(sp)
   102c8:	02812403          	lw	s0,40(sp)
   102cc:	03010113          	addi	sp,sp,48
   102d0:	00008067          	ret

000102d4 <wait_ms>:
wait_ms():
   102d4:	fd010113          	addi	sp,sp,-48
   102d8:	02812623          	sw	s0,44(sp)
   102dc:	03010413          	addi	s0,sp,48
   102e0:	fca42e23          	sw	a0,-36(s0)
   102e4:	fe042623          	sw	zero,-20(s0)
   102e8:	0340006f          	j	1031c <wait_ms+0x48>
   102ec:	fe042423          	sw	zero,-24(s0)
   102f0:	0100006f          	j	10300 <wait_ms+0x2c>
   102f4:	fe842783          	lw	a5,-24(s0)
   102f8:	00178793          	addi	a5,a5,1
   102fc:	fef42423          	sw	a5,-24(s0)
   10300:	fe842703          	lw	a4,-24(s0)
   10304:	000017b7          	lui	a5,0x1
   10308:	38778793          	addi	a5,a5,903 # 1387 <__stack_top+0x1387>
   1030c:	fee7d4e3          	bge	a5,a4,102f4 <wait_ms+0x20>
   10310:	fec42783          	lw	a5,-20(s0)
   10314:	00178793          	addi	a5,a5,1
   10318:	fef42623          	sw	a5,-20(s0)
   1031c:	fec42703          	lw	a4,-20(s0)
   10320:	fdc42783          	lw	a5,-36(s0)
   10324:	fcf744e3          	blt	a4,a5,102ec <wait_ms+0x18>
   10328:	00000013          	nop
   1032c:	00000013          	nop
   10330:	02c12403          	lw	s0,44(sp)
   10334:	03010113          	addi	sp,sp,48
   10338:	00008067          	ret

0001033c <timer_init>:
timer_init():
   1033c:	fe010113          	addi	sp,sp,-32
   10340:	00812e23          	sw	s0,28(sp)
   10344:	02010413          	addi	s0,sp,32
   10348:	fea42623          	sw	a0,-20(s0)
   1034c:	fec42703          	lw	a4,-20(s0)
   10350:	00100793          	li	a5,1
   10354:	00f71863          	bne	a4,a5,10364 <timer_init+0x28>
   10358:	001007b7          	lui	a5,0x100
   1035c:	20078793          	addi	a5,a5,512 # 100200 <__text_end+0xef9a4>
   10360:	0080006f          	j	10368 <timer_init+0x2c>
   10364:	00000793          	li	a5,0
   10368:	00078513          	mv	a0,a5
   1036c:	01c12403          	lw	s0,28(sp)
   10370:	02010113          	addi	sp,sp,32
   10374:	00008067          	ret

00010378 <timer_overflow>:
timer_overflow():
   10378:	fe010113          	addi	sp,sp,-32
   1037c:	00812e23          	sw	s0,28(sp)
   10380:	02010413          	addi	s0,sp,32
   10384:	fea42623          	sw	a0,-20(s0)
   10388:	fec42783          	lw	a5,-20(s0)
   1038c:	0007a783          	lw	a5,0(a5)
   10390:	0017f713          	andi	a4,a5,1
   10394:	00100793          	li	a5,1
   10398:	00f71663          	bne	a4,a5,103a4 <timer_overflow+0x2c>
   1039c:	00000793          	li	a5,0
   103a0:	0080006f          	j	103a8 <timer_overflow+0x30>
   103a4:	00100793          	li	a5,1
   103a8:	00078513          	mv	a0,a5
   103ac:	01c12403          	lw	s0,28(sp)
   103b0:	02010113          	addi	sp,sp,32
   103b4:	00008067          	ret

000103b8 <timer_set_count>:
timer_set_count():
   103b8:	fe010113          	addi	sp,sp,-32
   103bc:	00812e23          	sw	s0,28(sp)
   103c0:	02010413          	addi	s0,sp,32
   103c4:	fea42623          	sw	a0,-20(s0)
   103c8:	feb42423          	sw	a1,-24(s0)
   103cc:	fec42783          	lw	a5,-20(s0)
   103d0:	00878793          	addi	a5,a5,8
   103d4:	fe842703          	lw	a4,-24(s0)
   103d8:	00e7a023          	sw	a4,0(a5)
   103dc:	00000013          	nop
   103e0:	01c12403          	lw	s0,28(sp)
   103e4:	02010113          	addi	sp,sp,32
   103e8:	00008067          	ret

000103ec <timer_enable>:
timer_enable():
   103ec:	fe010113          	addi	sp,sp,-32
   103f0:	00812e23          	sw	s0,28(sp)
   103f4:	02010413          	addi	s0,sp,32
   103f8:	fea42623          	sw	a0,-20(s0)
   103fc:	fec42783          	lw	a5,-20(s0)
   10400:	00478793          	addi	a5,a5,4
   10404:	0007a703          	lw	a4,0(a5)
   10408:	fec42783          	lw	a5,-20(s0)
   1040c:	00478793          	addi	a5,a5,4
   10410:	00176713          	ori	a4,a4,1
   10414:	00e7a023          	sw	a4,0(a5)
   10418:	00000013          	nop
   1041c:	01c12403          	lw	s0,28(sp)
   10420:	02010113          	addi	sp,sp,32
   10424:	00008067          	ret

00010428 <timer_disable>:
timer_disable():
   10428:	fe010113          	addi	sp,sp,-32
   1042c:	00812e23          	sw	s0,28(sp)
   10430:	02010413          	addi	s0,sp,32
   10434:	fea42623          	sw	a0,-20(s0)
   10438:	fec42783          	lw	a5,-20(s0)
   1043c:	00478793          	addi	a5,a5,4
   10440:	0007a783          	lw	a5,0(a5)
   10444:	ffe7e713          	ori	a4,a5,-2
   10448:	fec42783          	lw	a5,-20(s0)
   1044c:	00478793          	addi	a5,a5,4
   10450:	00e7a023          	sw	a4,0(a5)
   10454:	00000013          	nop
   10458:	01c12403          	lw	s0,28(sp)
   1045c:	02010113          	addi	sp,sp,32
   10460:	00008067          	ret

00010464 <timer_start>:
timer_start():
   10464:	fe010113          	addi	sp,sp,-32
   10468:	00812e23          	sw	s0,28(sp)
   1046c:	02010413          	addi	s0,sp,32
   10470:	fea42623          	sw	a0,-20(s0)
   10474:	fec42783          	lw	a5,-20(s0)
   10478:	00478793          	addi	a5,a5,4
   1047c:	00f00713          	li	a4,15
   10480:	00e7a023          	sw	a4,0(a5)
   10484:	00000013          	nop
   10488:	01c12403          	lw	s0,28(sp)
   1048c:	02010113          	addi	sp,sp,32
   10490:	00008067          	ret

00010494 <timer_stop>:
timer_stop():
   10494:	fe010113          	addi	sp,sp,-32
   10498:	00812e23          	sw	s0,28(sp)
   1049c:	02010413          	addi	s0,sp,32
   104a0:	fea42623          	sw	a0,-20(s0)
   104a4:	fec42783          	lw	a5,-20(s0)
   104a8:	00478793          	addi	a5,a5,4
   104ac:	0007a703          	lw	a4,0(a5)
   104b0:	fec42783          	lw	a5,-20(s0)
   104b4:	00478793          	addi	a5,a5,4
   104b8:	ff077713          	andi	a4,a4,-16
   104bc:	00e7a023          	sw	a4,0(a5)
   104c0:	00000013          	nop
   104c4:	01c12403          	lw	s0,28(sp)
   104c8:	02010113          	addi	sp,sp,32
   104cc:	00008067          	ret

000104d0 <main>:
main():
   104d0:	fc010113          	addi	sp,sp,-64
   104d4:	02112e23          	sw	ra,60(sp)
   104d8:	02812c23          	sw	s0,56(sp)
   104dc:	04010413          	addi	s0,sp,64
   104e0:	fd840793          	addi	a5,s0,-40
   104e4:	fef42623          	sw	a5,-20(s0)
   104e8:	fdc40793          	addi	a5,s0,-36
   104ec:	fef42423          	sw	a5,-24(s0)
   104f0:	fe040793          	addi	a5,s0,-32
   104f4:	fef42223          	sw	a5,-28(s0)
   104f8:	fec42783          	lw	a5,-20(s0)
   104fc:	00500713          	li	a4,5
   10500:	00e7a023          	sw	a4,0(a5)
   10504:	fe842783          	lw	a5,-24(s0)
   10508:	ff600713          	li	a4,-10
   1050c:	00e7a023          	sw	a4,0(a5)
   10510:	fec42783          	lw	a5,-20(s0)
   10514:	0007a703          	lw	a4,0(a5)
   10518:	fe842783          	lw	a5,-24(s0)
   1051c:	0007a783          	lw	a5,0(a5)
   10520:	00078593          	mv	a1,a5
   10524:	00070513          	mv	a0,a4
   10528:	25c000ef          	jal	ra,10784 <__mulsi3>
   1052c:	00050793          	mv	a5,a0
   10530:	00078713          	mv	a4,a5
   10534:	fe442783          	lw	a5,-28(s0)
   10538:	00e7a023          	sw	a4,0(a5)
   1053c:	fe842783          	lw	a5,-24(s0)
   10540:	0007a703          	lw	a4,0(a5)
   10544:	fec42783          	lw	a5,-20(s0)
   10548:	0007a783          	lw	a5,0(a5)
   1054c:	00078593          	mv	a1,a5
   10550:	00070513          	mv	a0,a4
   10554:	254000ef          	jal	ra,107a8 <__divsi3>
   10558:	00050793          	mv	a5,a0
   1055c:	00078713          	mv	a4,a5
   10560:	fe442783          	lw	a5,-28(s0)
   10564:	00e7a023          	sw	a4,0(a5)
   10568:	00100513          	li	a0,1
   1056c:	dd1ff0ef          	jal	ra,1033c <timer_init>
   10570:	00050713          	mv	a4,a0
   10574:	008007b7          	lui	a5,0x800
   10578:	00e7a423          	sw	a4,8(a5) # 800008 <timer>
   1057c:	008007b7          	lui	a5,0x800
   10580:	0087a703          	lw	a4,8(a5) # 800008 <timer>
   10584:	013137b7          	lui	a5,0x1313
   10588:	d0078593          	addi	a1,a5,-768 # 1312d00 <__bss_end+0xb12cf4>
   1058c:	00070513          	mv	a0,a4
   10590:	e29ff0ef          	jal	ra,103b8 <timer_set_count>
   10594:	008007b7          	lui	a5,0x800
   10598:	0087a783          	lw	a5,8(a5) # 800008 <timer>
   1059c:	00078513          	mv	a0,a5
   105a0:	ec5ff0ef          	jal	ra,10464 <timer_start>
   105a4:	008007b7          	lui	a5,0x800
   105a8:	00100737          	lui	a4,0x100
   105ac:	00470713          	addi	a4,a4,4 # 100004 <__text_end+0xef7a8>
   105b0:	00e7a023          	sw	a4,0(a5) # 800000 <__data_begin>
   105b4:	00100513          	li	a0,1
   105b8:	b95ff0ef          	jal	ra,1014c <uart_init>
   105bc:	00050713          	mv	a4,a0
   105c0:	008007b7          	lui	a5,0x800
   105c4:	00e7a223          	sw	a4,4(a5) # 800004 <uart>
   105c8:	008007b7          	lui	a5,0x800
   105cc:	0047a703          	lw	a4,4(a5) # 800004 <uart>
   105d0:	02faf7b7          	lui	a5,0x2faf
   105d4:	08078613          	addi	a2,a5,128 # 2faf080 <__bss_end+0x27af074>
   105d8:	000027b7          	lui	a5,0x2
   105dc:	58078593          	addi	a1,a5,1408 # 2580 <__stack_top+0x2580>
   105e0:	00070513          	mv	a0,a4
   105e4:	be9ff0ef          	jal	ra,101cc <uart_set_baud>
   105e8:	08600793          	li	a5,134
   105ec:	fcf42823          	sw	a5,-48(s0)
   105f0:	08400793          	li	a5,132
   105f4:	fcf42623          	sw	a5,-52(s0)
   105f8:	fd042783          	lw	a5,-48(s0)
   105fc:	3047a073          	csrs	mie,a5
   10600:	fcc42783          	lw	a5,-52(s0)
   10604:	3047b073          	csrc	mie,a5
   10608:	008007b7          	lui	a5,0x800
   1060c:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   10610:	08600713          	li	a4,134
   10614:	00e7a023          	sw	a4,0(a5)
   10618:	008007b7          	lui	a5,0x800
   1061c:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   10620:	08600593          	li	a1,134
   10624:	00078513          	mv	a0,a5
   10628:	0d4000ef          	jal	ra,106fc <led>
   1062c:	008007b7          	lui	a5,0x800
   10630:	0047a703          	lw	a4,4(a5) # 800004 <uart>
   10634:	000117b7          	lui	a5,0x11
   10638:	85c78593          	addi	a1,a5,-1956 # 1085c <__text_end>
   1063c:	00070513          	mv	a0,a4
   10640:	c21ff0ef          	jal	ra,10260 <uart_print>
   10644:	008007b7          	lui	a5,0x800
   10648:	0047a783          	lw	a5,4(a5) # 800004 <uart>
   1064c:	00078513          	mv	a0,a5
   10650:	b39ff0ef          	jal	ra,10188 <uart_data_ready>
   10654:	00050713          	mv	a4,a0
   10658:	00100793          	li	a5,1
   1065c:	fef714e3          	bne	a4,a5,10644 <main+0x174>
   10660:	008007b7          	lui	a5,0x800
   10664:	0047a783          	lw	a5,4(a5) # 800004 <uart>
   10668:	00078513          	mv	a0,a5
   1066c:	b99ff0ef          	jal	ra,10204 <uart_rx>
   10670:	00050793          	mv	a5,a0
   10674:	fcf42a23          	sw	a5,-44(s0)
   10678:	008007b7          	lui	a5,0x800
   1067c:	0047a783          	lw	a5,4(a5) # 800004 <uart>
   10680:	fd442703          	lw	a4,-44(s0)
   10684:	00070593          	mv	a1,a4
   10688:	00078513          	mv	a0,a5
   1068c:	ba5ff0ef          	jal	ra,10230 <uart_tx>
   10690:	fd442703          	lw	a4,-44(s0)
   10694:	07200793          	li	a5,114
   10698:	00f71e63          	bne	a4,a5,106b4 <main+0x1e4>
   1069c:	008007b7          	lui	a5,0x800
   106a0:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   106a4:	00600593          	li	a1,6
   106a8:	00078513          	mv	a0,a5
   106ac:	050000ef          	jal	ra,106fc <led>
   106b0:	f95ff06f          	j	10644 <main+0x174>
   106b4:	fd442703          	lw	a4,-44(s0)
   106b8:	06700793          	li	a5,103
   106bc:	00f71e63          	bne	a4,a5,106d8 <main+0x208>
   106c0:	008007b7          	lui	a5,0x800
   106c4:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   106c8:	00500593          	li	a1,5
   106cc:	00078513          	mv	a0,a5
   106d0:	02c000ef          	jal	ra,106fc <led>
   106d4:	f71ff06f          	j	10644 <main+0x174>
   106d8:	fd442703          	lw	a4,-44(s0)
   106dc:	06200793          	li	a5,98
   106e0:	f6f712e3          	bne	a4,a5,10644 <main+0x174>
   106e4:	008007b7          	lui	a5,0x800
   106e8:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   106ec:	00300593          	li	a1,3
   106f0:	00078513          	mv	a0,a5
   106f4:	008000ef          	jal	ra,106fc <led>
   106f8:	f4dff06f          	j	10644 <main+0x174>

000106fc <led>:
led():
   106fc:	fe010113          	addi	sp,sp,-32
   10700:	00812e23          	sw	s0,28(sp)
   10704:	02010413          	addi	s0,sp,32
   10708:	fea42623          	sw	a0,-20(s0)
   1070c:	feb42423          	sw	a1,-24(s0)
   10710:	fec42783          	lw	a5,-20(s0)
   10714:	fe842703          	lw	a4,-24(s0)
   10718:	00e7a023          	sw	a4,0(a5)
   1071c:	00000013          	nop
   10720:	01c12403          	lw	s0,28(sp)
   10724:	02010113          	addi	sp,sp,32
   10728:	00008067          	ret

0001072c <exception_handler>:
exception_handler():
   1072c:	fe010113          	addi	sp,sp,-32
   10730:	00812e23          	sw	s0,28(sp)
   10734:	02010413          	addi	s0,sp,32
   10738:	fea42623          	sw	a0,-20(s0)
   1073c:	feb42423          	sw	a1,-24(s0)
   10740:	fec42223          	sw	a2,-28(s0)
   10744:	008007b7          	lui	a5,0x800
   10748:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   1074c:	0007a783          	lw	a5,0(a5)
   10750:	00079c63          	bnez	a5,10768 <exception_handler+0x3c>
   10754:	008007b7          	lui	a5,0x800
   10758:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   1075c:	0ff00713          	li	a4,255
   10760:	00e7a023          	sw	a4,0(a5)
   10764:	0100006f          	j	10774 <exception_handler+0x48>
   10768:	008007b7          	lui	a5,0x800
   1076c:	0007a783          	lw	a5,0(a5) # 800000 <__data_begin>
   10770:	0007a023          	sw	zero,0(a5)
   10774:	00000013          	nop
   10778:	01c12403          	lw	s0,28(sp)
   1077c:	02010113          	addi	sp,sp,32
   10780:	00008067          	ret

00010784 <__mulsi3>:
__mulsi3():
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:37
/* Our RV64 64-bit routine is equivalent to our RV32 32-bit routine.  */
# define __muldi3 __mulsi3
#endif

FUNC_BEGIN (__muldi3)
  mv     a2, a0
   10784:	00050613          	mv	a2,a0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:38
  li     a0, 0
   10788:	00000513          	li	a0,0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:40
.L1:
  andi   a3, a1, 1
   1078c:	0015f693          	andi	a3,a1,1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:41
  beqz   a3, .L2
   10790:	00068463          	beqz	a3,10798 <__mulsi3+0x14>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:42
  add    a0, a0, a2
   10794:	00c50533          	add	a0,a0,a2
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:44
.L2:
  srli   a1, a1, 1
   10798:	0015d593          	srli	a1,a1,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:45
  slli   a2, a2, 1
   1079c:	00161613          	slli	a2,a2,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:46
  bnez   a1, .L1
   107a0:	fe0596e3          	bnez	a1,1078c <__mulsi3+0x8>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/muldi3.S:47
  ret
   107a4:	00008067          	ret

000107a8 <__divsi3>:
__divsi3():
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:69
  li    t0, -1
  beq   a1, t0, .L20
#endif

FUNC_BEGIN (__divdi3)
  bltz  a0, .L10
   107a8:	06054063          	bltz	a0,10808 <__umodsi3+0x10>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:70
  bltz  a1, .L11
   107ac:	0605c663          	bltz	a1,10818 <__umodsi3+0x20>

000107b0 <__udivsi3>:
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:74
  /* Since the quotient is positive, fall into __udivdi3.  */

FUNC_BEGIN (__udivdi3)
  mv    a2, a1
   107b0:	00058613          	mv	a2,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:75
  mv    a1, a0
   107b4:	00050593          	mv	a1,a0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:76
  li    a0, -1
   107b8:	fff00513          	li	a0,-1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:77
  beqz  a2, .L5
   107bc:	02060c63          	beqz	a2,107f4 <__udivsi3+0x44>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:78
  li    a3, 1
   107c0:	00100693          	li	a3,1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:79
  bgeu  a2, a1, .L2
   107c4:	00b67a63          	bgeu	a2,a1,107d8 <__udivsi3+0x28>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:81
.L1:
  blez  a2, .L2
   107c8:	00c05863          	blez	a2,107d8 <__udivsi3+0x28>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:82
  slli  a2, a2, 1
   107cc:	00161613          	slli	a2,a2,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:83
  slli  a3, a3, 1
   107d0:	00169693          	slli	a3,a3,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:84
  bgtu  a1, a2, .L1
   107d4:	feb66ae3          	bltu	a2,a1,107c8 <__udivsi3+0x18>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:86
.L2:
  li    a0, 0
   107d8:	00000513          	li	a0,0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:88
.L3:
  bltu  a1, a2, .L4
   107dc:	00c5e663          	bltu	a1,a2,107e8 <__udivsi3+0x38>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:89
  sub   a1, a1, a2
   107e0:	40c585b3          	sub	a1,a1,a2
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:90
  or    a0, a0, a3
   107e4:	00d56533          	or	a0,a0,a3
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:92
.L4:
  srli  a3, a3, 1
   107e8:	0016d693          	srli	a3,a3,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:93
  srli  a2, a2, 1
   107ec:	00165613          	srli	a2,a2,0x1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:94
  bnez  a3, .L3
   107f0:	fe0696e3          	bnez	a3,107dc <__udivsi3+0x2c>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:96
.L5:
  ret
   107f4:	00008067          	ret

000107f8 <__umodsi3>:
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:101
FUNC_END (__udivdi3)

FUNC_BEGIN (__umoddi3)
  /* Call __udivdi3(a0, a1), then return the remainder, which is in a1.  */
  move  t0, ra
   107f8:	00008293          	mv	t0,ra
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:102
  jal   __udivdi3
   107fc:	fb5ff0ef          	jal	ra,107b0 <__udivsi3>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:103
  move  a0, a1
   10800:	00058513          	mv	a0,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:104
  jr    t0
   10804:	00028067          	jr	t0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:109
FUNC_END (__umoddi3)

  /* Handle negative arguments to __divdi3.  */
.L10:
  neg   a0, a0
   10808:	40a00533          	neg	a0,a0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:111
  /* Zero is handled as a negative so that the result will not be inverted.  */
  bgtz  a1, .L12     /* Compute __udivdi3(-a0, a1), then negate the result.  */
   1080c:	00b04863          	bgtz	a1,1081c <__umodsi3+0x24>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:113

  neg   a1, a1
   10810:	40b005b3          	neg	a1,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:114
  j     __udivdi3    /* Compute __udivdi3(-a0, -a1).  */
   10814:	f9dff06f          	j	107b0 <__udivsi3>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:116
.L11:                /* Compute __udivdi3(a0, -a1), then negate the result.  */
  neg   a1, a1
   10818:	40b005b3          	neg	a1,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:118
.L12:
  move  t0, ra
   1081c:	00008293          	mv	t0,ra
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:119
  jal   __udivdi3
   10820:	f91ff0ef          	jal	ra,107b0 <__udivsi3>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:120
  neg   a0, a0
   10824:	40a00533          	neg	a0,a0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:121
  jr    t0
   10828:	00028067          	jr	t0

0001082c <__modsi3>:
__modsi3():
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:125
FUNC_END (__divdi3)

FUNC_BEGIN (__moddi3)
  move   t0, ra
   1082c:	00008293          	mv	t0,ra
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:126
  bltz   a1, .L31
   10830:	0005ca63          	bltz	a1,10844 <__modsi3+0x18>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:127
  bltz   a0, .L32
   10834:	00054c63          	bltz	a0,1084c <__modsi3+0x20>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:129
.L30:
  jal    __udivdi3    /* The dividend is not negative.  */
   10838:	f79ff0ef          	jal	ra,107b0 <__udivsi3>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:130
  move   a0, a1
   1083c:	00058513          	mv	a0,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:131
  jr     t0
   10840:	00028067          	jr	t0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:133
.L31:
  neg    a1, a1
   10844:	40b005b3          	neg	a1,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:134
  bgez   a0, .L30
   10848:	fe0558e3          	bgez	a0,10838 <__modsi3+0xc>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:136
.L32:
  neg    a0, a0
   1084c:	40a00533          	neg	a0,a0
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:137
  jal    __udivdi3    /* The dividend is hella negative.  */
   10850:	f61ff0ef          	jal	ra,107b0 <__udivsi3>
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:138
  neg    a0, a1
   10854:	40b00533          	neg	a0,a1
/home/veeyceey/Documents/workspace/github/riscv-gnu-toolchain/build-gcc-newlib-stage2/riscv32-unknown-elf/libgcc/../../.././riscv-gcc/libgcc/config/riscv/div.S:139
  jr     t0
   10858:	00028067          	jr	t0

0001085c <__text_end>:
__text_end():
   1085c:	5541                	li	a0,-16
   1085e:	20562d4b          	fnmsub.s	fs10,fa2,ft5,ft4,rdn
   10862:	73796173          	csrrsi	sp,0x737,18
   10866:	4820                	lw	s0,80(s0)
   10868:	6969                	lui	s2,0x1a
   1086a:	6969                	lui	s2,0x1a
   1086c:	2169                	jal	10cf6 <__text_end+0x49a>
   1086e:	0a0d                	addi	s4,s4,3
	...
