[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<21> s<20> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<18> c<2> s<16> l<1:1> el<1:14>
n<top> u<7> t<StringConst> p<13> s<12> l<3:4> el<3:7>
n<top> u<8> t<StringConst> p<9> l<3:8> el<3:11>
n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<3:8> el<3:11>
n<> u<10> t<Ordered_port_connection> p<11> l<3:12> el<3:12>
n<> u<11> t<List_of_port_connections> p<12> c<10> l<3:12> el<3:12>
n<> u<12> t<Hierarchical_instance> p<13> c<9> l<3:8> el<3:13>
n<> u<13> t<Module_instantiation> p<14> c<7> l<3:4> el<3:14>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<3:4> el<3:14>
n<> u<15> t<Non_port_module_item> p<16> c<14> l<3:4> el<3:14>
n<> u<16> t<Module_item> p<18> c<15> s<17> l<3:4> el<3:14>
n<> u<17> t<ENDMODULE> p<18> l<6:1> el<6:10>
n<> u<18> t<Module_declaration> p<19> c<6> l<1:1> el<6:10>
n<> u<19> t<Description> p<20> c<18> l<1:1> el<6:10>
n<> u<20> t<Source_text> p<21> c<19> l<1:1> el<6:10>
n<> u<21> t<Top_level_rule> c<1> l<1:1> el<8:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<11> s<10> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:14>
n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<3:10>
n<> u<9> t<Description> p<10> c<8> l<1:1> el<3:10>
n<> u<10> t<Source_text> p<11> c<9> l<1:1> el<3:10>
n<> u<11> t<Top_level_rule> c<1> l<1:1> el<4:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<38> s<37> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<nonsynth> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:16>
n<> u<4> t<Port> p<5> l<1:17> el<1:17>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:16> el<1:18>
n<> u<6> t<Module_nonansi_header> p<35> c<2> s<33> l<1:1> el<1:19>
n<#1> u<7> t<IntConst> p<8> l<4:6> el<4:8>
n<> u<8> t<Delay_control> p<9> c<7> l<4:6> el<4:8>
n<> u<9> t<Procedural_timing_control> p<25> c<8> s<24> l<4:6> el<4:8>
n<a> u<10> t<StringConst> p<11> l<4:9> el<4:10>
n<> u<11> t<Ps_or_hierarchical_identifier> p<14> c<10> s<13> l<4:9> el<4:10>
n<> u<12> t<Bit_select> p<13> l<4:11> el<4:11>
n<> u<13> t<Select> p<14> c<12> l<4:11> el<4:11>
n<> u<14> t<Variable_lvalue> p<20> c<11> s<15> l<4:9> el<4:10>
n<> u<15> t<AssignOp_Assign> p<20> s<19> l<4:11> el<4:12>
n<b> u<16> t<StringConst> p<17> l<4:13> el<4:14>
n<> u<17> t<Primary_literal> p<18> c<16> l<4:13> el<4:14>
n<> u<18> t<Primary> p<19> c<17> l<4:13> el<4:14>
n<> u<19> t<Expression> p<20> c<18> l<4:13> el<4:14>
n<> u<20> t<Operator_assignment> p<21> c<14> l<4:9> el<4:14>
n<> u<21> t<Blocking_assignment> p<22> c<20> l<4:9> el<4:14>
n<> u<22> t<Statement_item> p<23> c<21> l<4:9> el<4:15>
n<> u<23> t<Statement> p<24> c<22> l<4:9> el<4:15>
n<> u<24> t<Statement_or_null> p<25> c<23> l<4:9> el<4:15>
n<> u<25> t<Procedural_timing_control_statement> p<26> c<9> l<4:6> el<4:15>
n<> u<26> t<Statement_item> p<27> c<25> l<4:6> el<4:15>
n<> u<27> t<Statement> p<28> c<26> l<4:6> el<4:15>
n<> u<28> t<Statement_or_null> p<29> c<27> l<4:6> el<4:15>
n<> u<29> t<Initial_construct> p<30> c<28> l<3:4> el<4:15>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:4> el<4:15>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:4> el<4:15>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<3:4> el<4:15>
n<> u<33> t<Module_item> p<35> c<32> s<34> l<3:4> el<4:15>
n<> u<34> t<ENDMODULE> p<35> l<7:1> el<7:10>
n<> u<35> t<Module_declaration> p<36> c<6> l<1:1> el<7:10>
n<> u<36> t<Description> p<37> c<35> l<1:1> el<7:10>
n<> u<37> t<Source_text> p<38> c<36> l<1:1> el<7:10>
n<> u<38> t<Top_level_rule> c<1> l<1:1> el<8:1>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/nonsynth.v:1:1: Compile module "work@nonsynth".
[INF:CP0303] ${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
delay_control                                          1
design                                                 1
initial                                                1
module_inst                                            5
ref_module                                             1
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             1
delay_control                                          1
design                                                 1
initial                                                1
module_inst                                            5
ref_module                                             1
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NonSynthUnusedMod/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiRefModule:
  \_ref_module: work@top (top), line:3:8, endln:3:11
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
    |vpiName:top
    |vpiDefName:work@top
    |vpiActual:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v, line:1:1, endln:3:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiCellInstance:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@top (work@dut.top), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:3:4, endln:3:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
    |vpiName:top
    |vpiFullName:work@dut.top
    |vpiDefName:work@top
    |vpiCellInstance:1
    |vpiDefFile:${SURELOG_DIR}/tests/NonSynthUnusedMod/top.v
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/NonSynthUnusedMod/dut.sv | ${SURELOG_DIR}/build/regression/NonSynthUnusedMod/roundtrip/dut_000.sv | 1 | 6 |
============================== End RoundTrip Results ==============================
