
---------- Begin Simulation Statistics ----------
final_tick                                 6861557500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883412                       # Number of bytes of host memory used
host_op_rate                                   208135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.23                       # Real time elapsed on the host
host_tick_rate                              128891956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      11080067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006862                       # Number of seconds simulated
sim_ticks                                  6861557500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.768203                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1112617                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1115202                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30790                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1796301                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30781                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              480                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2286167                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  102398                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4074495                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4002004                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30336                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                386871                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          380227                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019043                       # Number of instructions committed
system.cpu.commit.committedOps               11099107                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12607187                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.880379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.836585                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8531520     67.67%     67.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1900965     15.08%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       732704      5.81%     88.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       423184      3.36%     91.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       238122      1.89%     93.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       110970      0.88%     94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       119081      0.94%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       163770      1.30%     96.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       386871      3.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12607187                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757360                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895309     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099107                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      11080067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.372311                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.372311                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                590036                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   458                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1110164                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11648660                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9620934                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2388147                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30511                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1640                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 37702                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2286167                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1805095                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2725777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 20452                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10581337                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   61930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.166592                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            9910588                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1245796                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.771059                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12667330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.923697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.211646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10215503     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   352954      2.79%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   319141      2.52%     85.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   274855      2.17%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   249508      1.97%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   215977      1.70%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   187007      1.48%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   134068      1.06%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   718317      5.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12667330                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1055786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31483                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2205346                       # Number of branches executed
system.cpu.iew.exec_nop                         20100                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.831466                       # Inst execution rate
system.cpu.iew.exec_refs                      3286489                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1338422                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   34095                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1869249                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4158                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             48228                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1349600                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11479604                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1948067                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42117                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11410301                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   452                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30511                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   566                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           105027                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1458                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       102309                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        65400                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24736                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            117                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16955                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14528                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9532986                       # num instructions consuming a value
system.cpu.iew.wb_count                      11288756                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571177                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5445021                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.822609                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11292563                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12905626                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8084855                       # number of integer regfile writes
system.cpu.ipc                               0.728698                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.728698                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               212      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8074798     70.51%     70.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39310      0.34%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10453      0.09%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5112      0.04%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              20070      0.18%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  509      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  754      0.01%     71.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  682      0.01%     71.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 565      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1958638     17.10%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1341267     11.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11452425                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      128013                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011178                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25108     19.61%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     19.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     19.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.03%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     19.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     26      0.02%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     19.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  25571     19.98%     39.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77251     60.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11488585                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35524962                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11206240                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11750762                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11455346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11452425                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          379423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       240791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12667330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.904091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.618157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8331176     65.77%     65.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1526825     12.05%     77.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              918632      7.25%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              721144      5.69%     90.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              526406      4.16%     94.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              301246      2.38%     97.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              164001      1.29%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94156      0.74%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               83744      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12667330                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.834535                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  91641                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             175439                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        82516                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             88277                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             88170                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64385                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1869249                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1349600                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7821540                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                         13723116                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   35030                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881573                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    591                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  9635476                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1307                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17613995                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11596209                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12492081                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2412374                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 286647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30511                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                311894                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   610476                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13083567                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         242045                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22436                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     89059                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4156                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            66082                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     23698623                       # The number of ROB reads
system.cpu.rob.rob_writes                    23018848                       # The number of ROB writes
system.cpu.timesIdled                          276590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    63988                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35375                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       376145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       753442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2177                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1031                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       205312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  205312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3223                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3739000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17369500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            375068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       374515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2214                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        374643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          425                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1123801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1130739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     47946112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       256896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48203008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           377297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 377296    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             377297                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          752611000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3967996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         561964500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               373876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::total                   374074                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              373876                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::total                  374074                       # number of overall hits
system.l2.demand_misses::.cpu.inst                767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2441                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               767                       # number of overall misses
system.l2.overall_misses::.cpu.data              2441                       # number of overall misses
system.l2.overall_misses::total                  3208                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    210587500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        270372500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59785000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    210587500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       270372500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           374643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               377282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          374643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              377282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.924972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.924972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77946.544980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86270.995494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84280.704489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77946.544980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86270.995494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84280.704489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    186177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    238292500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    186177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    238292500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.924972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.924972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008503                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67946.544980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76270.995494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74280.704489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67946.544980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76270.995494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74280.704489                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       374514                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           374514                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       374514                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       374514                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    187863000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     187863000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86294.441893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86294.441893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    166093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    166093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76294.441893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76294.441893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         373876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             373876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59785000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59785000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       374643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         374643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77946.544980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77946.544980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67946.544980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67946.544980                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.621176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.621176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86077.651515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86077.651515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20084500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20084500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.621176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76077.651515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76077.651515                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       288000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       288000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19200                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2201.651246                       # Cycle average of tags in use
system.l2.tags.total_refs                      753426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    233.910587                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.855478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       763.978643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1430.817124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2937                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024574                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6030749                       # Number of tag accesses
system.l2.tags.data_accesses                  6030749                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             205312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49088                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3208                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7154061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22768009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29922069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7154061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7154061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7154061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22768009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29922069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8136                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     46188750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               106338750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14397.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33147.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.845283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.923992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   121.632108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1732     81.70%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          291     13.73%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      1.46%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      0.94%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.52%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.42%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.14%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.19%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2120                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 205312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  205312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6854974500                       # Total gap between requests
system.mem_ctrls.avgGap                    2136837.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7154060.867375956848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22768008.575312528759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20553500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     85785250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26797.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35143.49                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    33.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3077745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8275260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     541497840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1178248140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1642629120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3379518645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.529378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4258093250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    229060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2374404250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9346260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4967655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14629860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     541497840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1640257080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1253568960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3464267655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.880656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3240983250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    229060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3391514250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1425236                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1425236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1425236                       # number of overall hits
system.cpu.icache.overall_hits::total         1425236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       379859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         379859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       379859                       # number of overall misses
system.cpu.icache.overall_misses::total        379859                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5103929500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5103929500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5103929500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5103929500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1805095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1805095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1805095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1805095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.210437                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.210437                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.210437                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.210437                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13436.379025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13436.379025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13436.379025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13436.379025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       374515                       # number of writebacks
system.cpu.icache.writebacks::total            374515                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5216                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5216                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5216                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5216                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       374643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       374643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       374643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       374643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4684360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4684360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4684360000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4684360000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.207548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.207548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.207548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.207548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12503.530027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12503.530027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12503.530027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12503.530027                       # average overall mshr miss latency
system.cpu.icache.replacements                 374515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1425236                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1425236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       379859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        379859                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5103929500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5103929500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1805095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1805095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.210437                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.210437                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13436.379025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13436.379025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5216                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5216                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       374643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       374643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4684360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4684360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.207548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.207548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12503.530027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12503.530027                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.903695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1799879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            374643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.804251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.903695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3984833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3984833                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3042235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3042235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3055491                       # number of overall hits
system.cpu.dcache.overall_hits::total         3055491                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11860                       # number of overall misses
system.cpu.dcache.overall_misses::total         11860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1002186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1002186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1002186000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1002186000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3054092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3054092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3067351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3067351                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84522.729190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84522.729190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84501.349073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84501.349073                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216876000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216876000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217106500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217106500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81809.128631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81809.128631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81803.504145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81803.504145                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1730500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1730500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    221962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    221962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1733350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1733350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77881.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77881.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58842.417062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58842.417062                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    779969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    779969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86672.852539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86672.852539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    191798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    191798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86356.596128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86356.596128                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4129                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4129                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           867.810474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3066395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1155.386209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   867.810474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.847471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.847471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6153856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6153856                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6861557500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6861557500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
