MIPS five-stage pipeline&#65306;<FONT class=clozed>IF RD ALU MEM WB</FONT></FONT></SPAN>