// Seed: 1569418040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  assign id_5 = id_3;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
    , id_11,
    input  tri0  id_3,
    output logic id_4,
    input  logic id_5,
    input  logic id_6,
    output logic id_7,
    input  tri0  id_8,
    output wand  id_9
);
  always id_4 <= id_0;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  always begin
    assign id_9 = id_2;
    id_1 <= id_5;
    $display(id_0, id_6, |id_3, 1, 1);
    id_7 <= 1;
    @(posedge 1 or 1) @(*) id_1 <= 1;
    id_7 <= id_2 === id_6;
    @(1 or posedge id_0) begin
      id_7 = id_5;
    end
  end
  wire id_12;
endmodule
