# JNT Verilog-A Analytic Model 
Verilog-A Analytic Model of Junctionless Nanowire Transistor (JNT) 

Analitic model developed by Centro Universit√°rio FEI reserchers.
Verilog-A coded by Claudio V Moreira as a requisite for Master of Electric Engineer Degree.
