

================================================================
== Vitis HLS Report for 'FIR8'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.570 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       27|       27|  27.000 us|  27.000 us|   28|   28|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |               Instance               |           Module           |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51  |FIR8_Pipeline_SHIFTER_LOOP  |       10|       10|  10.000 us|  10.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR8_Pipeline_MACC_LOOP_fu_59     |FIR8_Pipeline_MACC_LOOP     |       13|       13|  13.000 us|  13.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     112|    205|    -|
|Memory           |        0|    -|      16|      1|    0|
|Multiplexer      |        -|    -|       0|     78|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     143|    284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |grp_FIR8_Pipeline_MACC_LOOP_fu_59     |FIR8_Pipeline_MACC_LOOP     |        0|   1|  100|  115|    0|
    |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51  |FIR8_Pipeline_SHIFTER_LOOP  |        0|   0|   12|   90|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                 |                            |        0|   1|  112|  205|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          6|    1|          6|
    |shift_reg_address0  |  13|          3|    3|          9|
    |shift_reg_ce0       |  13|          3|    1|          3|
    |shift_reg_ce1       |   9|          2|    1|          2|
    |shift_reg_we0       |   9|          2|    1|          2|
    |shift_reg_we1       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  78|         18|    8|         24|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  5|   0|    5|          0|
    |grp_FIR8_Pipeline_MACC_LOOP_fu_59_ap_start_reg     |  1|   0|    1|          0|
    |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg  |  1|   0|    1|          0|
    |x_read_reg_72                                      |  8|   0|    8|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 15|   0|   15|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|y         |  out|   16|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|    8|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.75ns)   --->   "%call_ln0 = call void @FIR8_Pipeline_SHIFTER_LOOP, i8 %x_read, i8 %shift_reg"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 9 [1/2] (2.64ns)   --->   "%call_ln0 = call void @FIR8_Pipeline_SHIFTER_LOOP, i8 %x_read, i8 %shift_reg"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR8_Pipeline_MACC_LOOP, i16 %acc_loc, i6 %filter_taps, i8 %shift_reg"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR8_Pipeline_MACC_LOOP, i16 %acc_loc, i6 %filter_taps, i8 %shift_reg"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [c_untimed/FIR8.cpp:14]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%acc_loc_load = load i16 %acc_loc"   --->   Operation 17 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %acc_loc_load" [c_untimed/FIR8.cpp:64]   --->   Operation 18 'write' 'write_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [c_untimed/FIR8.cpp:65]   --->   Operation 19 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ filter_taps]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read             (read         ) [ 001000]
acc_loc            (alloca       ) [ 001111]
call_ln0           (call         ) [ 000000]
call_ln0           (call         ) [ 000000]
spectopmodule_ln14 (spectopmodule) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
acc_loc_load       (load         ) [ 000000]
write_ln64         (write        ) [ 000000]
ret_ln65           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_taps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR8_Pipeline_SHIFTER_LOOP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR8_Pipeline_MACC_LOOP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="acc_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="x_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln64_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="16" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/5 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_FIR8_Pipeline_MACC_LOOP_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="2"/>
<pin id="62" dir="0" index="2" bw="6" slack="0"/>
<pin id="63" dir="0" index="3" bw="8" slack="0"/>
<pin id="64" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="acc_loc_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="4"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/5 "/>
</bind>
</comp>

<comp id="72" class="1005" name="x_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="1"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="77" class="1005" name="acc_loc_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="2"/>
<pin id="79" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="38" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="71"><net_src comp="68" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="75"><net_src comp="38" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="80"><net_src comp="34" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="82"><net_src comp="77" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 }
	Port: shift_reg | {1 2 }
 - Input state : 
	Port: FIR8 : x | {1 }
	Port: FIR8 : shift_reg | {1 2 3 4 }
	Port: FIR8 : filter_taps | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		write_ln64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 |    0    | 1.34921 |    12   |    50   |
|          |   grp_FIR8_Pipeline_MACC_LOOP_fu_59  |    1    | 5.32121 |    71   |    66   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   read   |           x_read_read_fu_38          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln64_write_fu_44        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    1    | 6.67043 |    83   |   116   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|filter_taps|    0   |    6   |    1   |    -   |
| shift_reg |    0   |   16   |    1   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   22   |    2   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|acc_loc_reg_77|   16   |
| x_read_reg_72|    8   |
+--------------+--------+
|     Total    |   24   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                |      |      |      |   16   ||  1.324  ||    0    ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    6   |   83   |   116  |    -   |
|   Memory  |    0   |    -   |    -   |   22   |    2   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   24   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    7   |   129  |   127  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
