#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Apr 29 17:50:44 2020
# Process ID: 10848
# Current directory: C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.runs/design_1_ov7670_axi_stream_ca_1_0_synth_1
# Command line: vivado.exe -log design_1_ov7670_axi_stream_ca_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ov7670_axi_stream_ca_1_0.tcl
# Log file: C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.runs/design_1_ov7670_axi_stream_ca_1_0_synth_1/design_1_ov7670_axi_stream_ca_1_0.vds
# Journal file: C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.runs/design_1_ov7670_axi_stream_ca_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ov7670_axi_stream_ca_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/gaussian'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/sobel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 260.785 ; gain = 0.230
Command: synth_design -top design_1_ov7670_axi_stream_ca_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 380.352 ; gain = 106.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_axi_stream_ca_1_0' [c:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/ip/design_1_ov7670_axi_stream_ca_1_0/synth/design_1_ov7670_axi_stream_ca_1_0.vhd:71]
INFO: [Synth 8-3491] module 'ov7670_axi_stream_capture3' declared at 'C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/new/ov7670_axi_stream_capture3.vhd:10' bound to instance 'U0' of component 'ov7670_axi_stream_capture3' [c:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/ip/design_1_ov7670_axi_stream_ca_1_0/synth/design_1_ov7670_axi_stream_ca_1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ov7670_axi_stream_capture3' [C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/new/ov7670_axi_stream_capture3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element line_reg was removed.  [C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/new/ov7670_axi_stream_capture3.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element href_hold_reg was removed.  [C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/new/ov7670_axi_stream_capture3.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ov7670_axi_stream_capture3' (1#1) [C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/new/ov7670_axi_stream_capture3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_axi_stream_ca_1_0' (2#1) [c:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/ip/design_1_ov7670_axi_stream_ca_1_0/synth/design_1_ov7670_axi_stream_ca_1_0.vhd:71]
WARNING: [Synth 8-3331] design ov7670_axi_stream_capture3 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 436.918 ; gain = 162.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 436.918 ; gain = 162.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 436.918 ; gain = 162.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 766.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 768.105 ; gain = 1.852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 768.105 ; gain = 493.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 768.105 ; gain = 493.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 768.105 ; gain = 493.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "eol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 768.105 ; gain = 493.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_axi_stream_capture3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/eol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/sof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ov7670_axi_stream_ca_1_0 has port m_axis_tdata[5] driven by constant 0
WARNING: [Synth 8-3331] design design_1_ov7670_axi_stream_ca_1_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 768.105 ; gain = 493.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 786.703 ; gain = 512.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 786.852 ; gain = 512.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |    10|
|3     |LUT2   |    16|
|4     |LUT3   |    31|
|5     |LUT4   |     5|
|6     |LUT5   |    15|
|7     |LUT6   |    30|
|8     |FDRE   |    49|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |   176|
|2     |  U0     |ov7670_axi_stream_capture3 |   175|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 797.473 ; gain = 523.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 797.473 ; gain = 192.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 797.473 ; gain = 523.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 813.656 ; gain = 552.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.runs/design_1_ov7670_axi_stream_ca_1_0_synth_1/design_1_ov7670_axi_stream_ca_1_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ugo/Desktop/1/baseVideoFinal/baseVideo.runs/design_1_ov7670_axi_stream_ca_1_0_synth_1/design_1_ov7670_axi_stream_ca_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ov7670_axi_stream_ca_1_0_utilization_synth.rpt -pb design_1_ov7670_axi_stream_ca_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 17:51:44 2020...
