{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 22:37:21 2019 " "Info: Processing started: Sun Jun 30 22:37:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/controlunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_oy/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_meely-arch " "Info: Found design unit 1: ControlUnit_meely-arch" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_meely " "Info: Found entity 1: ControlUnit_meely" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/mk_pack.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file my_oy/mk_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk_pack " "Info: Found design unit 1: mk_pack" {  } { { "MY_OY/mk_pack.vhd" "" { Text "D:/TEST_OY/MY_OY/mk_pack.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operation_automat.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_oy/operation_automat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_automat-arch " "Info: Found design unit 1: Operation_automat-arch" {  } { { "MY_OY/Operation_automat.vhd" "" { Text "D:/TEST_OY/MY_OY/Operation_automat.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Operation_automat " "Info: Found entity 1: Operation_automat" {  } { { "MY_OY/Operation_automat.vhd" "" { Text "D:/TEST_OY/MY_OY/Operation_automat.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operation_device.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_oy/operation_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_device-behav1 " "Info: Found design unit 1: Operation_device-behav1" {  } { { "MY_OY/Operation_device.vhd" "" { Text "D:/TEST_OY/MY_OY/Operation_device.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Operation_device " "Info: Found entity 1: Operation_device" {  } { { "MY_OY/Operation_device.vhd" "" { Text "D:/TEST_OY/MY_OY/Operation_device.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_Device_for_stand " "Info: Found design unit 1: Operation_Device_for_stand" {  } { { "config.vhd" "" { Text "D:/TEST_OY/config.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_oy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_OY-bdf_type " "Info: Found design unit 1: TEST_OY-bdf_type" {  } { { "TEST_OY.vhd" "" { Text "D:/TEST_OY/TEST_OY.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEST_OY " "Info: Found entity 1: TEST_OY" {  } { { "TEST_OY.vhd" "" { Text "D:/TEST_OY/TEST_OY.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_OY " "Info: Elaborating entity \"TEST_OY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Operation_device Operation_device:b2v_inst6 A:behav1 " "Info: Elaborating entity \"Operation_device\" using architecture \"A:behav1\" for hierarchy \"Operation_device:b2v_inst6\"" {  } { { "TEST_OY.vhd" "b2v_inst6" { Text "D:/TEST_OY/TEST_OY.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operation_automat Operation_device:b2v_inst6\|Operation_automat:unit_OA " "Info: Elaborating entity \"Operation_automat\" for hierarchy \"Operation_device:b2v_inst6\|Operation_automat:unit_OA\"" {  } { { "MY_OY/Operation_device.vhd" "unit_OA" { Text "D:/TEST_OY/MY_OY/Operation_device.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_meely Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA " "Info: Elaborating entity \"ControlUnit_meely\" for hierarchy \"Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\"" {  } { { "MY_OY/Operation_device.vhd" "unit_YA" { Text "D:/TEST_OY/MY_OY/Operation_device.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_state ControlUnit.vhd(23) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(23): inferring latch(es) for signal or variable \"Next_state\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ControlUnit.vhd(23) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(23): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.mk4 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"y.mk4\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.mk3 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"y.mk3\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.mk2 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"y.mk2\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.mk1 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"y.mk1\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.nmk ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"y.nmk\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.s2 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"Next_state.s2\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.s1 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"Next_state.s1\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.s0 ControlUnit.vhd(23) " "Info (10041): Inferred latch for \"Next_state.s0\" at ControlUnit.vhd(23)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk4 " "Warning: LATCH primitive \"Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk4\" is permanently enabled" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk1 " "Warning: LATCH primitive \"Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk1\" is permanently enabled" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk3 " "Warning: LATCH primitive \"Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk3\" is permanently enabled" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk2 " "Warning: LATCH primitive \"Operation_device:b2v_inst6\|ControlUnit_meely:unit_YA\|y.mk2\" is permanently enabled" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "D:/TEST_OY/MY_OY/ControlUnit.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Info: Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Info: Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Info: Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Info: Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "TEST_OY.vhd" "" { Text "D:/TEST_OY/TEST_OY.vhd" 22 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 22:37:23 2019 " "Info: Processing ended: Sun Jun 30 22:37:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
