Op[2]	Funct5	Funct0	Branch	MemToReg	MemW	ALUSrc	ImmSrc[2]	RegW	RegSrc[2]	ALUOp
00		0		0		0		0			0		0		xx			1		00			1  
00      0		1       0       0			0		0		xx			1		00			1  
00      1      	0       0       0      		0     	1       00       	1       x0        	1  
00      1     	1       0       0      		0     	1       00       	1       x0        	1  
01      0      	0       0       x      		1     	1       01       	0       10        	0  
01      0      	1       0       1      		0     	1       01       	1       x0        	0  
01      1      	0       0       x      		1     	1       01       	0       10        	0  
01      1      	1       0       1      		0		1       01       	1       x0        	0  
10      0      	0       1       0      		0     	1       10       	0       x1        	0  
10      0      	1       1       0      		0     	1       10       	0       x1        	0  
10      1      	0       1       0      		0     	1       10       	0       x1        	0  
10      1      	1       1       0      		0     	1       10       	0       x1        	0  
11      0      	0       x       x      		x     	x       xx       	x       xx        	x  
11      0      	1       x       x      		x     	x       xx       	x       xx        	x  
11      1      	0       x       x      		x     	x       xx       	x       xx        	x  
11      1      	1       x       x      		x     	x       xx       	x       xx        	x  
