PTX Atom-plus-register
"RMW register read from single update is allowed"
{
P0:r0=0;
P1:r0=0;
x=0;
}
 P0@cta 0,gpu 0                   | P1@cta 1,gpu 0                   ;
 red.acq_rel.cta.add x, 1         | red.acq_rel.cta.add x, 1        ;
                                  | ld.acquire.cta r0, x             ;
exists
(P1:r0 == 1)