<stg><name>conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co</name>


<trans_list>

<trans id="3167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %pad_w = alloca i32 1

]]></Node>
<StgValue><ssdm name="pad_w"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %th = alloca i32 1

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="feat"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten293 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten293"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_output_tile, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer1_output_tile_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:73 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:76 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:78 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:88 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:90 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:93 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:96 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:97 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:100 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:103 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:104 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:105 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:106 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:107 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:108 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:109 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:110 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:111 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:112 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:113 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:114 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:115 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:116 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:117 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:118 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:119 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:120 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:121 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:122 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:123 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:124 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:125 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:126 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:127 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:128 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:129 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:130 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:131 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:132 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:133 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:134 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:135 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:136 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:137 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:138 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:139 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:140 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:141 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:142 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:143 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:144 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:145 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:146 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:147 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:148 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:149 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:150 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:151 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:152 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:153 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:154 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:155 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:156 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:157 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:158 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:159 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:160 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:161 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:162 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:163 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:164 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:165 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:166 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:167 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:168 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:169 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %mux_case_166162022_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_166162022_i

]]></Node>
<StgValue><ssdm name="mux_case_166162022_i_read"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:171 %mux_case_165981900_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165981900_i

]]></Node>
<StgValue><ssdm name="mux_case_165981900_i_read"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:172 %mux_case_165801784_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165801784_i

]]></Node>
<StgValue><ssdm name="mux_case_165801784_i_read"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:173 %mux_case_165621665_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165621665_i

]]></Node>
<StgValue><ssdm name="mux_case_165621665_i_read"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:174 %mux_case_165441546_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165441546_i

]]></Node>
<StgValue><ssdm name="mux_case_165441546_i_read"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:175 %mux_case_165261427_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165261427_i

]]></Node>
<StgValue><ssdm name="mux_case_165261427_i_read"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:176 %mux_case_165081308_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_165081308_i

]]></Node>
<StgValue><ssdm name="mux_case_165081308_i_read"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:177 %mux_case_164901189_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_164901189_i

]]></Node>
<StgValue><ssdm name="mux_case_164901189_i_read"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:178 %mux_case_164721070_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_164721070_i

]]></Node>
<StgValue><ssdm name="mux_case_164721070_i_read"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:179 %mux_case_16454951_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16454951_i

]]></Node>
<StgValue><ssdm name="mux_case_16454951_i_read"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:180 %mux_case_16436832_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16436832_i

]]></Node>
<StgValue><ssdm name="mux_case_16436832_i_read"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:181 %mux_case_16418713_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16418713_i

]]></Node>
<StgValue><ssdm name="mux_case_16418713_i_read"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:182 %mux_case_16400594_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16400594_i

]]></Node>
<StgValue><ssdm name="mux_case_16400594_i_read"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:183 %mux_case_16382475_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16382475_i

]]></Node>
<StgValue><ssdm name="mux_case_16382475_i_read"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:184 %mux_case_16364356_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16364356_i

]]></Node>
<StgValue><ssdm name="mux_case_16364356_i_read"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:185 %mux_case_16346237_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16346237_i

]]></Node>
<StgValue><ssdm name="mux_case_16346237_i_read"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:186 %mux_case_16118_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16118_i

]]></Node>
<StgValue><ssdm name="mux_case_16118_i_read"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:187 %mux_case_156152015_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_156152015_i

]]></Node>
<StgValue><ssdm name="mux_case_156152015_i_read"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:188 %mux_case_146142008_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_146142008_i

]]></Node>
<StgValue><ssdm name="mux_case_146142008_i_read"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:189 %mux_case_136132001_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_136132001_i

]]></Node>
<StgValue><ssdm name="mux_case_136132001_i_read"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:190 %mux_case_126121994_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_126121994_i

]]></Node>
<StgValue><ssdm name="mux_case_126121994_i_read"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:191 %mux_case_116111987_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116111987_i

]]></Node>
<StgValue><ssdm name="mux_case_116111987_i_read"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:192 %mux_case_106101980_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_106101980_i

]]></Node>
<StgValue><ssdm name="mux_case_106101980_i_read"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:193 %mux_case_96091973_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_96091973_i

]]></Node>
<StgValue><ssdm name="mux_case_96091973_i_read"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:194 %mux_case_86081966_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_86081966_i

]]></Node>
<StgValue><ssdm name="mux_case_86081966_i_read"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:195 %mux_case_76071959_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_76071959_i

]]></Node>
<StgValue><ssdm name="mux_case_76071959_i_read"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:196 %mux_case_66061952_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_66061952_i

]]></Node>
<StgValue><ssdm name="mux_case_66061952_i_read"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:197 %mux_case_56051945_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_56051945_i

]]></Node>
<StgValue><ssdm name="mux_case_56051945_i_read"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:198 %mux_case_46041938_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46041938_i

]]></Node>
<StgValue><ssdm name="mux_case_46041938_i_read"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:199 %mux_case_36031931_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36031931_i

]]></Node>
<StgValue><ssdm name="mux_case_36031931_i_read"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:200 %mux_case_26021924_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26021924_i

]]></Node>
<StgValue><ssdm name="mux_case_26021924_i_read"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:201 %mux_case_16011917_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16011917_i

]]></Node>
<StgValue><ssdm name="mux_case_16011917_i_read"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:202 %mux_case_06001910_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_06001910_i

]]></Node>
<StgValue><ssdm name="mux_case_06001910_i_read"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:203 %mux_case_155971893_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155971893_i

]]></Node>
<StgValue><ssdm name="mux_case_155971893_i_read"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:204 %mux_case_145961886_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145961886_i

]]></Node>
<StgValue><ssdm name="mux_case_145961886_i_read"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:205 %mux_case_135951879_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135951879_i

]]></Node>
<StgValue><ssdm name="mux_case_135951879_i_read"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:206 %mux_case_125941872_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125941872_i

]]></Node>
<StgValue><ssdm name="mux_case_125941872_i_read"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:207 %mux_case_115931865_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115931865_i

]]></Node>
<StgValue><ssdm name="mux_case_115931865_i_read"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:208 %mux_case_105921858_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105921858_i

]]></Node>
<StgValue><ssdm name="mux_case_105921858_i_read"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:209 %mux_case_95911851_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95911851_i

]]></Node>
<StgValue><ssdm name="mux_case_95911851_i_read"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:210 %mux_case_85901844_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85901844_i

]]></Node>
<StgValue><ssdm name="mux_case_85901844_i_read"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:211 %mux_case_75891837_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75891837_i

]]></Node>
<StgValue><ssdm name="mux_case_75891837_i_read"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:212 %mux_case_65881830_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65881830_i

]]></Node>
<StgValue><ssdm name="mux_case_65881830_i_read"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:213 %mux_case_55871823_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55871823_i

]]></Node>
<StgValue><ssdm name="mux_case_55871823_i_read"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:214 %mux_case_45861816_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45861816_i

]]></Node>
<StgValue><ssdm name="mux_case_45861816_i_read"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:215 %mux_case_35851809_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35851809_i

]]></Node>
<StgValue><ssdm name="mux_case_35851809_i_read"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:216 %mux_case_25841802_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25841802_i

]]></Node>
<StgValue><ssdm name="mux_case_25841802_i_read"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:217 %mux_case_15831795_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15831795_i

]]></Node>
<StgValue><ssdm name="mux_case_15831795_i_read"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:218 %mux_case_05821788_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05821788_i

]]></Node>
<StgValue><ssdm name="mux_case_05821788_i_read"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:219 %mux_case_155791777_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155791777_i

]]></Node>
<StgValue><ssdm name="mux_case_155791777_i_read"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:220 %mux_case_145781770_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145781770_i

]]></Node>
<StgValue><ssdm name="mux_case_145781770_i_read"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:221 %mux_case_135771763_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135771763_i

]]></Node>
<StgValue><ssdm name="mux_case_135771763_i_read"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:222 %mux_case_125761756_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125761756_i

]]></Node>
<StgValue><ssdm name="mux_case_125761756_i_read"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:223 %mux_case_115751749_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115751749_i

]]></Node>
<StgValue><ssdm name="mux_case_115751749_i_read"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:224 %mux_case_105741742_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105741742_i

]]></Node>
<StgValue><ssdm name="mux_case_105741742_i_read"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:225 %mux_case_95731735_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95731735_i

]]></Node>
<StgValue><ssdm name="mux_case_95731735_i_read"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:226 %mux_case_85721728_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85721728_i

]]></Node>
<StgValue><ssdm name="mux_case_85721728_i_read"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:227 %mux_case_75711721_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75711721_i

]]></Node>
<StgValue><ssdm name="mux_case_75711721_i_read"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:228 %mux_case_65701714_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65701714_i

]]></Node>
<StgValue><ssdm name="mux_case_65701714_i_read"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:229 %mux_case_55691707_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55691707_i

]]></Node>
<StgValue><ssdm name="mux_case_55691707_i_read"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:230 %mux_case_45681700_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45681700_i

]]></Node>
<StgValue><ssdm name="mux_case_45681700_i_read"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:231 %mux_case_35671693_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35671693_i

]]></Node>
<StgValue><ssdm name="mux_case_35671693_i_read"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:232 %mux_case_25661686_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25661686_i

]]></Node>
<StgValue><ssdm name="mux_case_25661686_i_read"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:233 %mux_case_15651679_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15651679_i

]]></Node>
<StgValue><ssdm name="mux_case_15651679_i_read"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:234 %mux_case_05641672_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05641672_i

]]></Node>
<StgValue><ssdm name="mux_case_05641672_i_read"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:235 %mux_case_155611658_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155611658_i

]]></Node>
<StgValue><ssdm name="mux_case_155611658_i_read"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:236 %mux_case_145601651_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145601651_i

]]></Node>
<StgValue><ssdm name="mux_case_145601651_i_read"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:237 %mux_case_135591644_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135591644_i

]]></Node>
<StgValue><ssdm name="mux_case_135591644_i_read"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:238 %mux_case_125581637_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125581637_i

]]></Node>
<StgValue><ssdm name="mux_case_125581637_i_read"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:239 %mux_case_115571630_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115571630_i

]]></Node>
<StgValue><ssdm name="mux_case_115571630_i_read"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:240 %mux_case_105561623_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105561623_i

]]></Node>
<StgValue><ssdm name="mux_case_105561623_i_read"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:241 %mux_case_95551616_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95551616_i

]]></Node>
<StgValue><ssdm name="mux_case_95551616_i_read"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:242 %mux_case_85541609_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85541609_i

]]></Node>
<StgValue><ssdm name="mux_case_85541609_i_read"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:243 %mux_case_75531602_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75531602_i

]]></Node>
<StgValue><ssdm name="mux_case_75531602_i_read"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:244 %mux_case_65521595_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65521595_i

]]></Node>
<StgValue><ssdm name="mux_case_65521595_i_read"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:245 %mux_case_55511588_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55511588_i

]]></Node>
<StgValue><ssdm name="mux_case_55511588_i_read"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:246 %mux_case_45501581_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45501581_i

]]></Node>
<StgValue><ssdm name="mux_case_45501581_i_read"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:247 %mux_case_35491574_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35491574_i

]]></Node>
<StgValue><ssdm name="mux_case_35491574_i_read"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:248 %mux_case_25481567_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25481567_i

]]></Node>
<StgValue><ssdm name="mux_case_25481567_i_read"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:249 %mux_case_15471560_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15471560_i

]]></Node>
<StgValue><ssdm name="mux_case_15471560_i_read"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:250 %mux_case_05461553_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05461553_i

]]></Node>
<StgValue><ssdm name="mux_case_05461553_i_read"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:251 %mux_case_155431539_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155431539_i

]]></Node>
<StgValue><ssdm name="mux_case_155431539_i_read"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:252 %mux_case_145421532_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145421532_i

]]></Node>
<StgValue><ssdm name="mux_case_145421532_i_read"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:253 %mux_case_135411525_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135411525_i

]]></Node>
<StgValue><ssdm name="mux_case_135411525_i_read"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:254 %mux_case_125401518_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125401518_i

]]></Node>
<StgValue><ssdm name="mux_case_125401518_i_read"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:255 %mux_case_115391511_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115391511_i

]]></Node>
<StgValue><ssdm name="mux_case_115391511_i_read"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:256 %mux_case_105381504_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105381504_i

]]></Node>
<StgValue><ssdm name="mux_case_105381504_i_read"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:257 %mux_case_95371497_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95371497_i

]]></Node>
<StgValue><ssdm name="mux_case_95371497_i_read"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:258 %mux_case_85361490_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85361490_i

]]></Node>
<StgValue><ssdm name="mux_case_85361490_i_read"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:259 %mux_case_75351483_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75351483_i

]]></Node>
<StgValue><ssdm name="mux_case_75351483_i_read"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:260 %mux_case_65341476_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65341476_i

]]></Node>
<StgValue><ssdm name="mux_case_65341476_i_read"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:261 %mux_case_55331469_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55331469_i

]]></Node>
<StgValue><ssdm name="mux_case_55331469_i_read"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:262 %mux_case_45321462_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45321462_i

]]></Node>
<StgValue><ssdm name="mux_case_45321462_i_read"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:263 %mux_case_35311455_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35311455_i

]]></Node>
<StgValue><ssdm name="mux_case_35311455_i_read"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:264 %mux_case_25301448_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25301448_i

]]></Node>
<StgValue><ssdm name="mux_case_25301448_i_read"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:265 %mux_case_15291441_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15291441_i

]]></Node>
<StgValue><ssdm name="mux_case_15291441_i_read"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:266 %mux_case_05281434_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05281434_i

]]></Node>
<StgValue><ssdm name="mux_case_05281434_i_read"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:267 %mux_case_155251420_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155251420_i

]]></Node>
<StgValue><ssdm name="mux_case_155251420_i_read"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:268 %mux_case_145241413_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145241413_i

]]></Node>
<StgValue><ssdm name="mux_case_145241413_i_read"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:269 %mux_case_135231406_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135231406_i

]]></Node>
<StgValue><ssdm name="mux_case_135231406_i_read"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:270 %mux_case_125221399_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125221399_i

]]></Node>
<StgValue><ssdm name="mux_case_125221399_i_read"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:271 %mux_case_115211392_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115211392_i

]]></Node>
<StgValue><ssdm name="mux_case_115211392_i_read"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:272 %mux_case_105201385_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105201385_i

]]></Node>
<StgValue><ssdm name="mux_case_105201385_i_read"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:273 %mux_case_95191378_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95191378_i

]]></Node>
<StgValue><ssdm name="mux_case_95191378_i_read"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:274 %mux_case_85181371_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85181371_i

]]></Node>
<StgValue><ssdm name="mux_case_85181371_i_read"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:275 %mux_case_75171364_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75171364_i

]]></Node>
<StgValue><ssdm name="mux_case_75171364_i_read"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:276 %mux_case_65161357_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65161357_i

]]></Node>
<StgValue><ssdm name="mux_case_65161357_i_read"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:277 %mux_case_55151350_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55151350_i

]]></Node>
<StgValue><ssdm name="mux_case_55151350_i_read"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:278 %mux_case_45141343_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45141343_i

]]></Node>
<StgValue><ssdm name="mux_case_45141343_i_read"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:279 %mux_case_35131336_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35131336_i

]]></Node>
<StgValue><ssdm name="mux_case_35131336_i_read"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:280 %mux_case_25121329_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25121329_i

]]></Node>
<StgValue><ssdm name="mux_case_25121329_i_read"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:281 %mux_case_15111322_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15111322_i

]]></Node>
<StgValue><ssdm name="mux_case_15111322_i_read"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:282 %mux_case_05101315_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05101315_i

]]></Node>
<StgValue><ssdm name="mux_case_05101315_i_read"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:283 %mux_case_155071301_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155071301_i

]]></Node>
<StgValue><ssdm name="mux_case_155071301_i_read"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:284 %mux_case_145061294_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145061294_i

]]></Node>
<StgValue><ssdm name="mux_case_145061294_i_read"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:285 %mux_case_135051287_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135051287_i

]]></Node>
<StgValue><ssdm name="mux_case_135051287_i_read"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:286 %mux_case_125041280_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125041280_i

]]></Node>
<StgValue><ssdm name="mux_case_125041280_i_read"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:287 %mux_case_115031273_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115031273_i

]]></Node>
<StgValue><ssdm name="mux_case_115031273_i_read"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:288 %mux_case_105021266_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105021266_i

]]></Node>
<StgValue><ssdm name="mux_case_105021266_i_read"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:289 %mux_case_95011259_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95011259_i

]]></Node>
<StgValue><ssdm name="mux_case_95011259_i_read"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:290 %mux_case_85001252_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85001252_i

]]></Node>
<StgValue><ssdm name="mux_case_85001252_i_read"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:291 %mux_case_74991245_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74991245_i

]]></Node>
<StgValue><ssdm name="mux_case_74991245_i_read"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:292 %mux_case_64981238_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64981238_i

]]></Node>
<StgValue><ssdm name="mux_case_64981238_i_read"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:293 %mux_case_54971231_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54971231_i

]]></Node>
<StgValue><ssdm name="mux_case_54971231_i_read"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:294 %mux_case_44961224_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44961224_i

]]></Node>
<StgValue><ssdm name="mux_case_44961224_i_read"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:295 %mux_case_34951217_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34951217_i

]]></Node>
<StgValue><ssdm name="mux_case_34951217_i_read"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:296 %mux_case_24941210_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24941210_i

]]></Node>
<StgValue><ssdm name="mux_case_24941210_i_read"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:297 %mux_case_14931203_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14931203_i

]]></Node>
<StgValue><ssdm name="mux_case_14931203_i_read"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:298 %mux_case_04921196_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04921196_i

]]></Node>
<StgValue><ssdm name="mux_case_04921196_i_read"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:299 %mux_case_154891182_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154891182_i

]]></Node>
<StgValue><ssdm name="mux_case_154891182_i_read"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:300 %mux_case_144881175_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144881175_i

]]></Node>
<StgValue><ssdm name="mux_case_144881175_i_read"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:301 %mux_case_134871168_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134871168_i

]]></Node>
<StgValue><ssdm name="mux_case_134871168_i_read"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:302 %mux_case_124861161_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124861161_i

]]></Node>
<StgValue><ssdm name="mux_case_124861161_i_read"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:303 %mux_case_114851154_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114851154_i

]]></Node>
<StgValue><ssdm name="mux_case_114851154_i_read"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:304 %mux_case_104841147_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104841147_i

]]></Node>
<StgValue><ssdm name="mux_case_104841147_i_read"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:305 %mux_case_94831140_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94831140_i

]]></Node>
<StgValue><ssdm name="mux_case_94831140_i_read"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:306 %mux_case_84821133_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84821133_i

]]></Node>
<StgValue><ssdm name="mux_case_84821133_i_read"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:307 %mux_case_74811126_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74811126_i

]]></Node>
<StgValue><ssdm name="mux_case_74811126_i_read"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:308 %mux_case_64801119_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64801119_i

]]></Node>
<StgValue><ssdm name="mux_case_64801119_i_read"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:309 %mux_case_54791112_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54791112_i

]]></Node>
<StgValue><ssdm name="mux_case_54791112_i_read"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:310 %mux_case_44781105_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44781105_i

]]></Node>
<StgValue><ssdm name="mux_case_44781105_i_read"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:311 %mux_case_34771098_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34771098_i

]]></Node>
<StgValue><ssdm name="mux_case_34771098_i_read"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:312 %mux_case_24761091_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24761091_i

]]></Node>
<StgValue><ssdm name="mux_case_24761091_i_read"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:313 %mux_case_14751084_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14751084_i

]]></Node>
<StgValue><ssdm name="mux_case_14751084_i_read"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:314 %mux_case_04741077_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04741077_i

]]></Node>
<StgValue><ssdm name="mux_case_04741077_i_read"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:315 %mux_case_154711063_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154711063_i

]]></Node>
<StgValue><ssdm name="mux_case_154711063_i_read"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:316 %mux_case_144701056_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144701056_i

]]></Node>
<StgValue><ssdm name="mux_case_144701056_i_read"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:317 %mux_case_134691049_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134691049_i

]]></Node>
<StgValue><ssdm name="mux_case_134691049_i_read"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:318 %mux_case_124681042_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124681042_i

]]></Node>
<StgValue><ssdm name="mux_case_124681042_i_read"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:319 %mux_case_114671035_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114671035_i

]]></Node>
<StgValue><ssdm name="mux_case_114671035_i_read"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:320 %mux_case_104661028_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104661028_i

]]></Node>
<StgValue><ssdm name="mux_case_104661028_i_read"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:321 %mux_case_94651021_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94651021_i

]]></Node>
<StgValue><ssdm name="mux_case_94651021_i_read"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:322 %mux_case_84641014_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84641014_i

]]></Node>
<StgValue><ssdm name="mux_case_84641014_i_read"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:323 %mux_case_74631007_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74631007_i

]]></Node>
<StgValue><ssdm name="mux_case_74631007_i_read"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:324 %mux_case_64621000_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64621000_i

]]></Node>
<StgValue><ssdm name="mux_case_64621000_i_read"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:325 %mux_case_5461993_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5461993_i

]]></Node>
<StgValue><ssdm name="mux_case_5461993_i_read"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:326 %mux_case_4460986_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4460986_i

]]></Node>
<StgValue><ssdm name="mux_case_4460986_i_read"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:327 %mux_case_3459979_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3459979_i

]]></Node>
<StgValue><ssdm name="mux_case_3459979_i_read"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:328 %mux_case_2458972_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2458972_i

]]></Node>
<StgValue><ssdm name="mux_case_2458972_i_read"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:329 %mux_case_1457965_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1457965_i

]]></Node>
<StgValue><ssdm name="mux_case_1457965_i_read"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:330 %mux_case_0456958_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0456958_i

]]></Node>
<StgValue><ssdm name="mux_case_0456958_i_read"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:331 %mux_case_15453944_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15453944_i

]]></Node>
<StgValue><ssdm name="mux_case_15453944_i_read"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:332 %mux_case_14452937_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14452937_i

]]></Node>
<StgValue><ssdm name="mux_case_14452937_i_read"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:333 %mux_case_13451930_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13451930_i

]]></Node>
<StgValue><ssdm name="mux_case_13451930_i_read"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:334 %mux_case_12450923_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12450923_i

]]></Node>
<StgValue><ssdm name="mux_case_12450923_i_read"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:335 %mux_case_11449916_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11449916_i

]]></Node>
<StgValue><ssdm name="mux_case_11449916_i_read"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:336 %mux_case_10448909_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10448909_i

]]></Node>
<StgValue><ssdm name="mux_case_10448909_i_read"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:337 %mux_case_9447902_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9447902_i

]]></Node>
<StgValue><ssdm name="mux_case_9447902_i_read"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:338 %mux_case_8446895_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8446895_i

]]></Node>
<StgValue><ssdm name="mux_case_8446895_i_read"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:339 %mux_case_7445888_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7445888_i

]]></Node>
<StgValue><ssdm name="mux_case_7445888_i_read"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:340 %mux_case_6444881_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6444881_i

]]></Node>
<StgValue><ssdm name="mux_case_6444881_i_read"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:341 %mux_case_5443874_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5443874_i

]]></Node>
<StgValue><ssdm name="mux_case_5443874_i_read"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:342 %mux_case_4442867_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4442867_i

]]></Node>
<StgValue><ssdm name="mux_case_4442867_i_read"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:343 %mux_case_3441860_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3441860_i

]]></Node>
<StgValue><ssdm name="mux_case_3441860_i_read"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:344 %mux_case_2440853_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2440853_i

]]></Node>
<StgValue><ssdm name="mux_case_2440853_i_read"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:345 %mux_case_1439846_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1439846_i

]]></Node>
<StgValue><ssdm name="mux_case_1439846_i_read"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:346 %mux_case_0438839_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0438839_i

]]></Node>
<StgValue><ssdm name="mux_case_0438839_i_read"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:347 %mux_case_15435825_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15435825_i

]]></Node>
<StgValue><ssdm name="mux_case_15435825_i_read"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:348 %mux_case_14434818_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14434818_i

]]></Node>
<StgValue><ssdm name="mux_case_14434818_i_read"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:349 %mux_case_13433811_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13433811_i

]]></Node>
<StgValue><ssdm name="mux_case_13433811_i_read"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:350 %mux_case_12432804_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12432804_i

]]></Node>
<StgValue><ssdm name="mux_case_12432804_i_read"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:351 %mux_case_11431797_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11431797_i

]]></Node>
<StgValue><ssdm name="mux_case_11431797_i_read"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:352 %mux_case_10430790_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10430790_i

]]></Node>
<StgValue><ssdm name="mux_case_10430790_i_read"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:353 %mux_case_9429783_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9429783_i

]]></Node>
<StgValue><ssdm name="mux_case_9429783_i_read"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:354 %mux_case_8428776_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8428776_i

]]></Node>
<StgValue><ssdm name="mux_case_8428776_i_read"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:355 %mux_case_7427769_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7427769_i

]]></Node>
<StgValue><ssdm name="mux_case_7427769_i_read"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:356 %mux_case_6426762_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6426762_i

]]></Node>
<StgValue><ssdm name="mux_case_6426762_i_read"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:357 %mux_case_5425755_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5425755_i

]]></Node>
<StgValue><ssdm name="mux_case_5425755_i_read"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:358 %mux_case_4424748_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4424748_i

]]></Node>
<StgValue><ssdm name="mux_case_4424748_i_read"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:359 %mux_case_3423741_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3423741_i

]]></Node>
<StgValue><ssdm name="mux_case_3423741_i_read"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:360 %mux_case_2422734_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2422734_i

]]></Node>
<StgValue><ssdm name="mux_case_2422734_i_read"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:361 %mux_case_1421727_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1421727_i

]]></Node>
<StgValue><ssdm name="mux_case_1421727_i_read"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:362 %mux_case_0420720_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0420720_i

]]></Node>
<StgValue><ssdm name="mux_case_0420720_i_read"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:363 %mux_case_15417706_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15417706_i

]]></Node>
<StgValue><ssdm name="mux_case_15417706_i_read"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:364 %mux_case_14416699_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14416699_i

]]></Node>
<StgValue><ssdm name="mux_case_14416699_i_read"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:365 %mux_case_13415692_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13415692_i

]]></Node>
<StgValue><ssdm name="mux_case_13415692_i_read"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:366 %mux_case_12414685_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12414685_i

]]></Node>
<StgValue><ssdm name="mux_case_12414685_i_read"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:367 %mux_case_11413678_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11413678_i

]]></Node>
<StgValue><ssdm name="mux_case_11413678_i_read"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:368 %mux_case_10412671_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10412671_i

]]></Node>
<StgValue><ssdm name="mux_case_10412671_i_read"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:369 %mux_case_9411664_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9411664_i

]]></Node>
<StgValue><ssdm name="mux_case_9411664_i_read"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:370 %mux_case_8410657_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8410657_i

]]></Node>
<StgValue><ssdm name="mux_case_8410657_i_read"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:371 %mux_case_7409650_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7409650_i

]]></Node>
<StgValue><ssdm name="mux_case_7409650_i_read"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:372 %mux_case_6408643_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6408643_i

]]></Node>
<StgValue><ssdm name="mux_case_6408643_i_read"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:373 %mux_case_5407636_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5407636_i

]]></Node>
<StgValue><ssdm name="mux_case_5407636_i_read"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:374 %mux_case_4406629_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4406629_i

]]></Node>
<StgValue><ssdm name="mux_case_4406629_i_read"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:375 %mux_case_3405622_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3405622_i

]]></Node>
<StgValue><ssdm name="mux_case_3405622_i_read"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:376 %mux_case_2404615_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2404615_i

]]></Node>
<StgValue><ssdm name="mux_case_2404615_i_read"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:377 %mux_case_1403608_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1403608_i

]]></Node>
<StgValue><ssdm name="mux_case_1403608_i_read"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:378 %mux_case_0402601_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0402601_i

]]></Node>
<StgValue><ssdm name="mux_case_0402601_i_read"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:379 %mux_case_15399587_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15399587_i

]]></Node>
<StgValue><ssdm name="mux_case_15399587_i_read"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:380 %mux_case_14398580_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14398580_i

]]></Node>
<StgValue><ssdm name="mux_case_14398580_i_read"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:381 %mux_case_13397573_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13397573_i

]]></Node>
<StgValue><ssdm name="mux_case_13397573_i_read"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:382 %mux_case_12396566_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12396566_i

]]></Node>
<StgValue><ssdm name="mux_case_12396566_i_read"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:383 %mux_case_11395559_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11395559_i

]]></Node>
<StgValue><ssdm name="mux_case_11395559_i_read"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:384 %mux_case_10394552_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10394552_i

]]></Node>
<StgValue><ssdm name="mux_case_10394552_i_read"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:385 %mux_case_9393545_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9393545_i

]]></Node>
<StgValue><ssdm name="mux_case_9393545_i_read"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:386 %mux_case_8392538_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8392538_i

]]></Node>
<StgValue><ssdm name="mux_case_8392538_i_read"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:387 %mux_case_7391531_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7391531_i

]]></Node>
<StgValue><ssdm name="mux_case_7391531_i_read"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:388 %mux_case_6390524_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6390524_i

]]></Node>
<StgValue><ssdm name="mux_case_6390524_i_read"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:389 %mux_case_5389517_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5389517_i

]]></Node>
<StgValue><ssdm name="mux_case_5389517_i_read"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:390 %mux_case_4388510_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4388510_i

]]></Node>
<StgValue><ssdm name="mux_case_4388510_i_read"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:391 %mux_case_3387503_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3387503_i

]]></Node>
<StgValue><ssdm name="mux_case_3387503_i_read"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:392 %mux_case_2386496_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2386496_i

]]></Node>
<StgValue><ssdm name="mux_case_2386496_i_read"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:393 %mux_case_1385489_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1385489_i

]]></Node>
<StgValue><ssdm name="mux_case_1385489_i_read"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:394 %mux_case_0384482_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0384482_i

]]></Node>
<StgValue><ssdm name="mux_case_0384482_i_read"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:395 %mux_case_15381468_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15381468_i

]]></Node>
<StgValue><ssdm name="mux_case_15381468_i_read"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:396 %mux_case_14380461_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14380461_i

]]></Node>
<StgValue><ssdm name="mux_case_14380461_i_read"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:397 %mux_case_13379454_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13379454_i

]]></Node>
<StgValue><ssdm name="mux_case_13379454_i_read"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:398 %mux_case_12378447_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12378447_i

]]></Node>
<StgValue><ssdm name="mux_case_12378447_i_read"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:399 %mux_case_11377440_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11377440_i

]]></Node>
<StgValue><ssdm name="mux_case_11377440_i_read"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:400 %mux_case_10376433_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10376433_i

]]></Node>
<StgValue><ssdm name="mux_case_10376433_i_read"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:401 %mux_case_9375426_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9375426_i

]]></Node>
<StgValue><ssdm name="mux_case_9375426_i_read"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:402 %mux_case_8374419_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8374419_i

]]></Node>
<StgValue><ssdm name="mux_case_8374419_i_read"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:403 %mux_case_7373412_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7373412_i

]]></Node>
<StgValue><ssdm name="mux_case_7373412_i_read"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:404 %mux_case_6372405_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6372405_i

]]></Node>
<StgValue><ssdm name="mux_case_6372405_i_read"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:405 %mux_case_5371398_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5371398_i

]]></Node>
<StgValue><ssdm name="mux_case_5371398_i_read"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:406 %mux_case_4370391_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4370391_i

]]></Node>
<StgValue><ssdm name="mux_case_4370391_i_read"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:407 %mux_case_3369384_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3369384_i

]]></Node>
<StgValue><ssdm name="mux_case_3369384_i_read"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:408 %mux_case_2368377_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2368377_i

]]></Node>
<StgValue><ssdm name="mux_case_2368377_i_read"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:409 %mux_case_1367370_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1367370_i

]]></Node>
<StgValue><ssdm name="mux_case_1367370_i_read"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:410 %mux_case_0366363_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0366363_i

]]></Node>
<StgValue><ssdm name="mux_case_0366363_i_read"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:411 %mux_case_15363349_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15363349_i

]]></Node>
<StgValue><ssdm name="mux_case_15363349_i_read"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:412 %mux_case_14362342_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14362342_i

]]></Node>
<StgValue><ssdm name="mux_case_14362342_i_read"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:413 %mux_case_13361335_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13361335_i

]]></Node>
<StgValue><ssdm name="mux_case_13361335_i_read"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:414 %mux_case_12360328_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12360328_i

]]></Node>
<StgValue><ssdm name="mux_case_12360328_i_read"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:415 %mux_case_11359321_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11359321_i

]]></Node>
<StgValue><ssdm name="mux_case_11359321_i_read"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:416 %mux_case_10358314_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10358314_i

]]></Node>
<StgValue><ssdm name="mux_case_10358314_i_read"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:417 %mux_case_9357307_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9357307_i

]]></Node>
<StgValue><ssdm name="mux_case_9357307_i_read"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:418 %mux_case_8356300_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8356300_i

]]></Node>
<StgValue><ssdm name="mux_case_8356300_i_read"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:419 %mux_case_7355293_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7355293_i

]]></Node>
<StgValue><ssdm name="mux_case_7355293_i_read"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:420 %mux_case_6354286_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6354286_i

]]></Node>
<StgValue><ssdm name="mux_case_6354286_i_read"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:421 %mux_case_5353279_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5353279_i

]]></Node>
<StgValue><ssdm name="mux_case_5353279_i_read"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:422 %mux_case_4352272_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4352272_i

]]></Node>
<StgValue><ssdm name="mux_case_4352272_i_read"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:423 %mux_case_3351265_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3351265_i

]]></Node>
<StgValue><ssdm name="mux_case_3351265_i_read"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:424 %mux_case_2350258_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2350258_i

]]></Node>
<StgValue><ssdm name="mux_case_2350258_i_read"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:425 %mux_case_1349251_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1349251_i

]]></Node>
<StgValue><ssdm name="mux_case_1349251_i_read"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:426 %mux_case_0348244_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0348244_i

]]></Node>
<StgValue><ssdm name="mux_case_0348244_i_read"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:427 %mux_case_15345230_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15345230_i

]]></Node>
<StgValue><ssdm name="mux_case_15345230_i_read"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:428 %mux_case_14344223_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14344223_i

]]></Node>
<StgValue><ssdm name="mux_case_14344223_i_read"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:429 %mux_case_13343216_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13343216_i

]]></Node>
<StgValue><ssdm name="mux_case_13343216_i_read"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:430 %mux_case_12342209_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12342209_i

]]></Node>
<StgValue><ssdm name="mux_case_12342209_i_read"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:431 %mux_case_11341202_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_11341202_i

]]></Node>
<StgValue><ssdm name="mux_case_11341202_i_read"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:432 %mux_case_10340195_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10340195_i

]]></Node>
<StgValue><ssdm name="mux_case_10340195_i_read"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:433 %mux_case_9339188_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9339188_i

]]></Node>
<StgValue><ssdm name="mux_case_9339188_i_read"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:434 %mux_case_8338181_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8338181_i

]]></Node>
<StgValue><ssdm name="mux_case_8338181_i_read"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:435 %mux_case_7337174_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7337174_i

]]></Node>
<StgValue><ssdm name="mux_case_7337174_i_read"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:436 %mux_case_6336167_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6336167_i

]]></Node>
<StgValue><ssdm name="mux_case_6336167_i_read"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:437 %mux_case_5335160_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5335160_i

]]></Node>
<StgValue><ssdm name="mux_case_5335160_i_read"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:438 %mux_case_4334153_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4334153_i

]]></Node>
<StgValue><ssdm name="mux_case_4334153_i_read"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:439 %mux_case_3333146_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3333146_i

]]></Node>
<StgValue><ssdm name="mux_case_3333146_i_read"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:440 %mux_case_2332139_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2332139_i

]]></Node>
<StgValue><ssdm name="mux_case_2332139_i_read"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:441 %mux_case_1331132_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1331132_i

]]></Node>
<StgValue><ssdm name="mux_case_1331132_i_read"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:442 %mux_case_0330125_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0330125_i

]]></Node>
<StgValue><ssdm name="mux_case_0330125_i_read"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:443 %mux_case_15111_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15111_i

]]></Node>
<StgValue><ssdm name="mux_case_15111_i_read"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:444 %mux_case_14104_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14104_i

]]></Node>
<StgValue><ssdm name="mux_case_14104_i_read"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:445 %mux_case_1397_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1397_i

]]></Node>
<StgValue><ssdm name="mux_case_1397_i_read"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:446 %mux_case_1290_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1290_i

]]></Node>
<StgValue><ssdm name="mux_case_1290_i_read"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:447 %mux_case_1183_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1183_i

]]></Node>
<StgValue><ssdm name="mux_case_1183_i_read"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:448 %mux_case_1076_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1076_i

]]></Node>
<StgValue><ssdm name="mux_case_1076_i_read"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:449 %mux_case_969_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_969_i

]]></Node>
<StgValue><ssdm name="mux_case_969_i_read"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:450 %mux_case_862_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_862_i

]]></Node>
<StgValue><ssdm name="mux_case_862_i_read"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:451 %mux_case_755_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_755_i

]]></Node>
<StgValue><ssdm name="mux_case_755_i_read"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:452 %mux_case_648_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_648_i

]]></Node>
<StgValue><ssdm name="mux_case_648_i_read"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:453 %mux_case_541_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_541_i

]]></Node>
<StgValue><ssdm name="mux_case_541_i_read"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:454 %mux_case_434_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_434_i

]]></Node>
<StgValue><ssdm name="mux_case_434_i_read"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:455 %mux_case_327_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_327_i

]]></Node>
<StgValue><ssdm name="mux_case_327_i_read"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:456 %mux_case_220_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_220_i

]]></Node>
<StgValue><ssdm name="mux_case_220_i_read"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:457 %mux_case_132813_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_132813_i

]]></Node>
<StgValue><ssdm name="mux_case_132813_i_read"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:458 %mux_case_03276_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_03276_i

]]></Node>
<StgValue><ssdm name="mux_case_03276_i_read"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:459 %store_ln0 = store i15 0, i15 %indvar_flatten293

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:460 %store_ln0 = store i7 0, i7 %feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:461 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:462 %store_ln0 = store i5 0, i5 %th

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:463 %store_ln0 = store i5 0, i5 %pad_w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:464 %br_ln0 = br void %for.body49.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49.i:1 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body49.i:2 %indvar_flatten293_load = load i15 %indvar_flatten293

]]></Node>
<StgValue><ssdm name="indvar_flatten293_load"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body49.i:24 %icmp_ln280 = icmp_eq  i15 %indvar_flatten293_load, i15 18496

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body49.i:25 %add_ln280_1 = add i15 %indvar_flatten293_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln280_1"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body49.i:26 %br_ln280 = br i1 %icmp_ln280, void %fpga_resource_hint.for.body49.162, void %VITIS_LOOP_331_4.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1 %feat_load = load i7 %feat

]]></Node>
<StgValue><ssdm name="feat_load"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body49.162:2 %add_ln280 = add i7 %feat_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body49.162:5 %icmp_ln282 = icmp_eq  i10 %indvar_flatten_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body49.162:7 %select_ln280_1 = select i1 %icmp_ln282, i7 %add_ln280, i7 %feat_load

]]></Node>
<StgValue><ssdm name="select_ln280_1"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body49.162:8 %trunc_ln280 = trunc i7 %select_ln280_1

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:9 %lshr_ln280_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln280, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln280_mid1"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:10 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %feat_load, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:11 %select_ln280_2 = select i1 %icmp_ln282, i5 %lshr_ln280_mid1, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="select_ln280_2"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:12 %zext_ln280 = zext i5 %select_ln280_2

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:20 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:21 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:22 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:23 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1421 %br_ln323 = br i1 %trunc_ln280, void %arrayidx914.case.0.i, void %arrayidx914.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx914.exit.i:0 %add_ln282 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayidx914.exit.i:1 %select_ln282_10 = select i1 %icmp_ln282, i10 1, i10 %add_ln282

]]></Node>
<StgValue><ssdm name="select_ln282_10"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx914.exit.i:2 %store_ln284 = store i15 %add_ln280_1, i15 %indvar_flatten293

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx914.exit.i:3 %store_ln284 = store i7 %select_ln280_1, i7 %feat

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx914.exit.i:4 %store_ln284 = store i10 %select_ln282_10, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body49.i:0 %th_4 = load i5 %th

]]></Node>
<StgValue><ssdm name="th_4"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="5">
<![CDATA[
for.body49.i:3 %empty = trunc i5 %th_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:4 %empty_258 = add i5 %th_4, i5 28

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body49.i:5 %p_cast = add i4 %empty, i4 12

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body49.i:6 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_258, i32 4

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:7 %indvars_iv_next366_i = add i5 %th_4, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next366_i"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:8 %empty_259 = add i5 %th_4, i5 29

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body49.i:9 %p_cast2 = add i4 %empty, i4 13

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body49.i:10 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_259, i32 4

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:11 %empty_260 = add i5 %th_4, i5 30

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body49.i:12 %p_cast3 = add i4 %empty, i4 14

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body49.i:13 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_260, i32 4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:14 %empty_261 = add i5 %th_4, i5 31

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body49.i:15 %p_cast4 = add i4 %empty, i4 15

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body49.i:16 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_261, i32 4

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:17 %cmp52_5_i = icmp_ugt  i5 %indvars_iv_next366_i, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_5_i"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:18 %empty_262 = add i5 %th_4, i5 2

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:19 %cmp52_6_i = icmp_ugt  i5 %empty_262, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_6_i"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:20 %empty_263 = add i5 %th_4, i5 3

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:21 %cmp52_7_i = icmp_ugt  i5 %empty_263, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_7_i"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:22 %empty_264 = add i5 %th_4, i5 4

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body49.i:23 %cmp52_8_i = icmp_ugt  i5 %empty_264, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_8_i"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:0 %pad_w_load = load i5 %pad_w

]]></Node>
<StgValue><ssdm name="pad_w_load"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:6 %select_ln280 = select i1 %icmp_ln282, i5 0, i5 %th_4

]]></Node>
<StgValue><ssdm name="select_ln280"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:21 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_385

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:23 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_387

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:344 %or_ln280 = or i1 %icmp_ln282, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="or_ln280"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:345 %select_ln280_3 = select i1 %or_ln280, i4 0, i4 %p_cast

]]></Node>
<StgValue><ssdm name="select_ln280_3"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:346 %or_ln280_1 = or i1 %icmp_ln282, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="or_ln280_1"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:347 %select_ln280_4 = select i1 %or_ln280_1, i4 0, i4 %p_cast2

]]></Node>
<StgValue><ssdm name="select_ln280_4"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:348 %or_ln280_2 = or i1 %icmp_ln282, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="or_ln280_2"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:349 %select_ln280_5 = select i1 %or_ln280_2, i4 0, i4 %p_cast3

]]></Node>
<StgValue><ssdm name="select_ln280_5"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:350 %or_ln280_3 = or i1 %icmp_ln282, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="or_ln280_3"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:351 %select_ln280_6 = select i1 %or_ln280_3, i4 0, i4 %p_cast4

]]></Node>
<StgValue><ssdm name="select_ln280_6"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:352 %select_ln280_7 = select i1 %icmp_ln282, i5 1, i5 16

]]></Node>
<StgValue><ssdm name="select_ln280_7"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:353 %or_ln280_4 = or i1 %icmp_ln282, i1 %cmp52_5_i

]]></Node>
<StgValue><ssdm name="or_ln280_4"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:354 %select_ln280_8 = select i1 %or_ln280_4, i5 %select_ln280_7, i5 %indvars_iv_next366_i

]]></Node>
<StgValue><ssdm name="select_ln280_8"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:355 %select_ln280_9 = select i1 %icmp_ln282, i5 2, i5 16

]]></Node>
<StgValue><ssdm name="select_ln280_9"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:356 %or_ln280_5 = or i1 %icmp_ln282, i1 %cmp52_6_i

]]></Node>
<StgValue><ssdm name="or_ln280_5"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:357 %select_ln280_10 = select i1 %or_ln280_5, i5 %select_ln280_9, i5 %empty_262

]]></Node>
<StgValue><ssdm name="select_ln280_10"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:358 %select_ln280_11 = select i1 %icmp_ln282, i5 3, i5 16

]]></Node>
<StgValue><ssdm name="select_ln280_11"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:359 %or_ln280_6 = or i1 %icmp_ln282, i1 %cmp52_7_i

]]></Node>
<StgValue><ssdm name="or_ln280_6"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:360 %select_ln280_12 = select i1 %or_ln280_6, i5 %select_ln280_11, i5 %empty_263

]]></Node>
<StgValue><ssdm name="select_ln280_12"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:361 %select_ln280_13 = select i1 %icmp_ln282, i5 4, i5 16

]]></Node>
<StgValue><ssdm name="select_ln280_13"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:362 %or_ln280_7 = or i1 %icmp_ln282, i1 %cmp52_8_i

]]></Node>
<StgValue><ssdm name="or_ln280_7"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:363 %select_ln280_14 = select i1 %or_ln280_7, i5 %select_ln280_13, i5 %empty_264

]]></Node>
<StgValue><ssdm name="select_ln280_14"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:364 %xor_ln280 = xor i1 %icmp_ln282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln280"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:365 %icmp_ln284 = icmp_eq  i5 %pad_w_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:366 %and_ln280 = and i1 %icmp_ln284, i1 %xor_ln280

]]></Node>
<StgValue><ssdm name="and_ln280"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:367 %indvars_iv_next366_i_dup = add i5 %select_ln280, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next366_i_dup"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:369 %or_ln282 = or i1 %and_ln280, i1 %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:370 %select_ln282 = select i1 %or_ln282, i5 0, i5 %pad_w_load

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:371 %select_ln282_1 = select i1 %and_ln280, i5 %indvars_iv_next366_i_dup, i5 %select_ln280

]]></Node>
<StgValue><ssdm name="select_ln282_1"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:377 %empty_265 = trunc i5 %indvars_iv_next366_i_dup

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:378 %p_mid120 = add i5 %select_ln280, i5 29

]]></Node>
<StgValue><ssdm name="p_mid120"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:379 %p_cast_mid1 = add i4 %empty_265, i4 12

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:380 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid120, i32 4

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:381 %p_mid122 = select i1 %tmp_38, i4 0, i4 %p_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid122"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:382 %select_ln282_2 = select i1 %and_ln280, i4 %p_mid122, i4 %select_ln280_3

]]></Node>
<StgValue><ssdm name="select_ln282_2"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:383 %indvars_iv_next366_i_mid1 = add i5 %select_ln280, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next366_i_mid1"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:384 %p_mid126 = add i5 %select_ln280, i5 30

]]></Node>
<StgValue><ssdm name="p_mid126"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:385 %p_cast2_mid1 = add i4 %empty_265, i4 13

]]></Node>
<StgValue><ssdm name="p_cast2_mid1"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:386 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid126, i32 4

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:387 %p_mid128 = select i1 %tmp_39, i4 0, i4 %p_cast2_mid1

]]></Node>
<StgValue><ssdm name="p_mid128"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:388 %select_ln282_3 = select i1 %and_ln280, i4 %p_mid128, i4 %select_ln280_4

]]></Node>
<StgValue><ssdm name="select_ln282_3"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:389 %p_mid132 = add i5 %select_ln280, i5 31

]]></Node>
<StgValue><ssdm name="p_mid132"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:390 %p_cast3_mid1 = add i4 %empty_265, i4 14

]]></Node>
<StgValue><ssdm name="p_cast3_mid1"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:391 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid132, i32 4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:392 %p_mid134 = select i1 %tmp_40, i4 0, i4 %p_cast3_mid1

]]></Node>
<StgValue><ssdm name="p_mid134"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:393 %select_ln282_4 = select i1 %and_ln280, i4 %p_mid134, i4 %select_ln280_5

]]></Node>
<StgValue><ssdm name="select_ln282_4"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:394 %p_cast4_mid1 = add i4 %empty_265, i4 15

]]></Node>
<StgValue><ssdm name="p_cast4_mid1"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:395 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln280, i32 4

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:396 %p_mid140 = select i1 %tmp_41, i4 0, i4 %p_cast4_mid1

]]></Node>
<StgValue><ssdm name="p_mid140"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:397 %select_ln282_5 = select i1 %and_ln280, i4 %p_mid140, i4 %select_ln280_6

]]></Node>
<StgValue><ssdm name="select_ln282_5"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:398 %cmp52_5_i_mid1 = icmp_ugt  i5 %indvars_iv_next366_i_mid1, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_5_i_mid1"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:399 %p_mid142 = select i1 %cmp52_5_i_mid1, i5 16, i5 %indvars_iv_next366_i_mid1

]]></Node>
<StgValue><ssdm name="p_mid142"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:400 %select_ln282_6 = select i1 %and_ln280, i5 %p_mid142, i5 %select_ln280_8

]]></Node>
<StgValue><ssdm name="select_ln282_6"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:401 %p_mid144 = add i5 %select_ln280, i5 3

]]></Node>
<StgValue><ssdm name="p_mid144"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:402 %cmp52_6_i_mid1 = icmp_ugt  i5 %p_mid144, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_6_i_mid1"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:403 %p_mid146 = select i1 %cmp52_6_i_mid1, i5 16, i5 %p_mid144

]]></Node>
<StgValue><ssdm name="p_mid146"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:404 %select_ln282_7 = select i1 %and_ln280, i5 %p_mid146, i5 %select_ln280_10

]]></Node>
<StgValue><ssdm name="select_ln282_7"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:405 %p_mid148 = add i5 %select_ln280, i5 4

]]></Node>
<StgValue><ssdm name="p_mid148"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:406 %cmp52_7_i_mid1 = icmp_ugt  i5 %p_mid148, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_7_i_mid1"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:407 %p_mid150 = select i1 %cmp52_7_i_mid1, i5 16, i5 %p_mid148

]]></Node>
<StgValue><ssdm name="p_mid150"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:408 %select_ln282_8 = select i1 %and_ln280, i5 %p_mid150, i5 %select_ln280_12

]]></Node>
<StgValue><ssdm name="select_ln282_8"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:409 %p_mid152 = add i5 %select_ln280, i5 5

]]></Node>
<StgValue><ssdm name="p_mid152"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:410 %cmp52_8_i_mid1 = icmp_ugt  i5 %p_mid152, i5 16

]]></Node>
<StgValue><ssdm name="cmp52_8_i_mid1"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:411 %p_mid154 = select i1 %cmp52_8_i_mid1, i5 16, i5 %p_mid152

]]></Node>
<StgValue><ssdm name="p_mid154"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:412 %select_ln282_9 = select i1 %and_ln280, i5 %p_mid154, i5 %select_ln280_14

]]></Node>
<StgValue><ssdm name="select_ln282_9"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:420 %trunc_ln304 = trunc i5 %select_ln282

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:421 %add_ln304 = add i5 %select_ln282, i5 28

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:422 %add_ln305 = add i4 %trunc_ln304, i4 12

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:423 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln304, i32 4

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:424 %select_ln304 = select i1 %tmp_42, i4 0, i4 %add_ln305

]]></Node>
<StgValue><ssdm name="select_ln304"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:426 %tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_386, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_388, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:427 %tmp_i_266 = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_i_266"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:428 %tmp_28_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:429 %tmp_29_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:430 %tmp_30_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:431 %tmp_31_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:432 %tmp_32_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:433 %tmp_33_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:434 %tmp_34_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:435 %tmp_35_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:436 %tmp_36_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:437 %tmp_37_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:438 %tmp_38_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:439 %tmp_39_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:440 %tmp_40_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:441 %tmp_41_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:442 %tmp_42_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:443 %tmp_43_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln304

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:444 %tmp_44_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:452 %tw = add i5 %select_ln282, i5 1

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:694 %tmp_198_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_198_i"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:784 %tmp_216_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_216_i"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:874 %tmp_234_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_234_i"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:964 %tmp_252_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_i_266, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_252_i"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1054 %tmp_270_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_28_i, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1144 %tmp_288_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_29_i, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_288_i"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1234 %tmp_306_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_30_i, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_306_i"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1324 %tmp_324_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_31_i, i32 %tmp_32_i, i32 %tmp_33_i, i32 %tmp_34_i, i32 %tmp_35_i, i32 %tmp_36_i, i32 %tmp_37_i, i32 %tmp_38_i, i32 %tmp_39_i, i32 %tmp_40_i, i32 %tmp_41_i, i32 %tmp_42_i, i32 %tmp_43_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_324_i"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx914.exit.i:5 %store_ln284 = store i5 %select_ln282_1, i5 %th

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx914.exit.i:6 %store_ln284 = store i5 %tw, i5 %pad_w

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.exit.i:7 %br_ln284 = br void %for.body49.i

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="948" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:445 %prod = fmul i32 %tmp_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body49.162:17 %zext_ln280_1 = zext i7 %select_ln280_1

]]></Node>
<StgValue><ssdm name="zext_ln280_1"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:18 %conv1_biases_local_addr = getelementptr i32 %conv1_biases_local, i64 0, i64 %zext_ln280_1

]]></Node>
<StgValue><ssdm name="conv1_biases_local_addr"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body49.162:19 %conv1_biases_local_load = load i6 %conv1_biases_local_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_local_load"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:445 %prod = fmul i32 %tmp_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="953" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body49.162:19 %conv1_biases_local_load = load i6 %conv1_biases_local_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_local_load"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:24 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:25 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:26 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:27 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:445 %prod = fmul i32 %tmp_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:446 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="960" st_id="6" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:25 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_389

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390"/></StgValue>
</operation>

<operation id="961" st_id="6" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:27 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_391

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392"/></StgValue>
</operation>

<operation id="962" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:449 %acc = fadd i32 %conv1_biases_local_load, i32 %prod

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="963" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:453 %add_ln304_2 = add i5 %select_ln282, i5 29

]]></Node>
<StgValue><ssdm name="add_ln304_2"/></StgValue>
</operation>

<operation id="964" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:454 %add_ln305_1 = add i4 %trunc_ln304, i4 13

]]></Node>
<StgValue><ssdm name="add_ln305_1"/></StgValue>
</operation>

<operation id="965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:455 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln304_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="966" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:456 %select_ln304_1 = select i1 %tmp_43, i4 0, i4 %add_ln305_1

]]></Node>
<StgValue><ssdm name="select_ln304_1"/></StgValue>
</operation>

<operation id="967" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:458 %tmp_45_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_390, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_392, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="968" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:459 %tmp_46_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="969" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:460 %tmp_47_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="970" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:461 %tmp_48_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="971" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:462 %tmp_49_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="972" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:463 %tmp_50_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="973" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:464 %tmp_51_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:465 %tmp_52_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="975" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:466 %tmp_53_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:467 %tmp_54_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="977" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:468 %tmp_55_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="978" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:469 %tmp_56_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:470 %tmp_57_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:471 %tmp_58_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:472 %tmp_59_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:473 %tmp_60_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:474 %tmp_61_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:475 %tmp_62_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln304_1

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:476 %tmp_63_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:704 %tmp_200_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_200_i"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:794 %tmp_218_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_218_i"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:884 %tmp_236_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_236_i"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:974 %tmp_254_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_46_i, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1064 %tmp_272_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_47_i, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_272_i"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1154 %tmp_290_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_48_i, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_290_i"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1244 %tmp_308_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_49_i, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_308_i"/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1334 %tmp_326_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_50_i, i32 %tmp_51_i, i32 %tmp_52_i, i32 %tmp_53_i, i32 %tmp_54_i, i32 %tmp_55_i, i32 %tmp_56_i, i32 %tmp_57_i, i32 %tmp_58_i, i32 %tmp_59_i, i32 %tmp_60_i, i32 %tmp_61_i, i32 %tmp_62_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_326_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="994" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:449 %acc = fadd i32 %conv1_biases_local_load, i32 %prod

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:477 %prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="996" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:449 %acc = fadd i32 %conv1_biases_local_load, i32 %prod

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:477 %prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="998" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:28 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393"/></StgValue>
</operation>

<operation id="999" st_id="9" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:29 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394"/></StgValue>
</operation>

<operation id="1000" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:30 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395"/></StgValue>
</operation>

<operation id="1001" st_id="9" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:31 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396"/></StgValue>
</operation>

<operation id="1002" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:449 %acc = fadd i32 %conv1_biases_local_load, i32 %prod

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="1003" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:450 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1004" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:477 %prod_1 = fmul i32 %tmp_45_i, i32 %tmp_63_i

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>

<operation id="1005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:478 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_1, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1006" st_id="10" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:29 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_393

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:31 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_395

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:481 %acc_1 = fadd i32 %acc, i32 %prod_1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:484 %add_ln304_3 = add i5 %select_ln282, i5 30

]]></Node>
<StgValue><ssdm name="add_ln304_3"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:485 %add_ln305_2 = add i4 %trunc_ln304, i4 14

]]></Node>
<StgValue><ssdm name="add_ln305_2"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:486 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln304_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:487 %select_ln304_2 = select i1 %tmp_44, i4 0, i4 %add_ln305_2

]]></Node>
<StgValue><ssdm name="select_ln304_2"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:489 %tmp_64_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_394, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_396, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:490 %tmp_65_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:491 %tmp_66_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:492 %tmp_67_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:493 %tmp_68_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:494 %tmp_69_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:495 %tmp_70_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_70_i"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:496 %tmp_71_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:497 %tmp_72_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:498 %tmp_73_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_73_i"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:499 %tmp_74_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_74_i"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:500 %tmp_75_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:501 %tmp_76_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:502 %tmp_77_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_77_i"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:503 %tmp_78_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_78_i"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:504 %tmp_79_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:505 %tmp_80_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:506 %tmp_81_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln304_2

]]></Node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:507 %tmp_82_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:714 %tmp_202_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_202_i"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:804 %tmp_220_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_220_i"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:894 %tmp_238_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_238_i"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:984 %tmp_256_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_65_i, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_256_i"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1074 %tmp_274_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_66_i, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_274_i"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1164 %tmp_292_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_67_i, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_292_i"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1254 %tmp_310_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_68_i, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1344 %tmp_328_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_69_i, i32 %tmp_70_i, i32 %tmp_71_i, i32 %tmp_72_i, i32 %tmp_73_i, i32 %tmp_74_i, i32 %tmp_75_i, i32 %tmp_76_i, i32 %tmp_77_i, i32 %tmp_78_i, i32 %tmp_79_i, i32 %tmp_80_i, i32 %tmp_81_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1040" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:481 %acc_1 = fadd i32 %acc, i32 %prod_1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="1041" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:508 %prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1042" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:481 %acc_1 = fadd i32 %acc, i32 %prod_1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:508 %prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:33 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:34 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:35 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:481 %acc_1 = fadd i32 %acc, i32 %prod_1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:482 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_1, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:508 %prod_2 = fmul i32 %tmp_64_i, i32 %tmp_82_i

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:509 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_2, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1052" st_id="14" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:33 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_397

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:35 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_399

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400"/></StgValue>
</operation>

<operation id="1054" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:512 %acc_2 = fadd i32 %acc_1, i32 %prod_2

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="1055" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:515 %add_ln304_4 = add i5 %select_ln282, i5 31

]]></Node>
<StgValue><ssdm name="add_ln304_4"/></StgValue>
</operation>

<operation id="1056" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:516 %add_ln305_3 = add i4 %trunc_ln304, i4 15

]]></Node>
<StgValue><ssdm name="add_ln305_3"/></StgValue>
</operation>

<operation id="1057" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:517 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln304_4, i32 4

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1058" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:518 %select_ln304_3 = select i1 %tmp_45, i4 0, i4 %add_ln305_3

]]></Node>
<StgValue><ssdm name="select_ln304_3"/></StgValue>
</operation>

<operation id="1059" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:520 %tmp_83_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_398, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_400, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="1060" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:521 %tmp_84_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_84_i"/></StgValue>
</operation>

<operation id="1061" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:522 %tmp_85_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_85_i"/></StgValue>
</operation>

<operation id="1062" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:523 %tmp_86_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_86_i"/></StgValue>
</operation>

<operation id="1063" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:524 %tmp_87_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="1064" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:525 %tmp_88_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="1065" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:526 %tmp_89_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="1066" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:527 %tmp_90_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_90_i"/></StgValue>
</operation>

<operation id="1067" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:528 %tmp_91_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_91_i"/></StgValue>
</operation>

<operation id="1068" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:529 %tmp_92_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_92_i"/></StgValue>
</operation>

<operation id="1069" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:530 %tmp_93_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="1070" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:531 %tmp_94_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="1071" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:532 %tmp_95_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="1072" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:533 %tmp_96_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="1073" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:534 %tmp_97_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="1074" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:535 %tmp_98_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="1075" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:536 %tmp_99_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="1076" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:537 %tmp_100_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i4 %select_ln304_3

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="1077" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:538 %tmp_101_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="1078" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:724 %tmp_204_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_204_i"/></StgValue>
</operation>

<operation id="1079" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:814 %tmp_222_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_222_i"/></StgValue>
</operation>

<operation id="1080" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:904 %tmp_240_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_240_i"/></StgValue>
</operation>

<operation id="1081" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:994 %tmp_258_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_84_i, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_258_i"/></StgValue>
</operation>

<operation id="1082" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1084 %tmp_276_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_85_i, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_276_i"/></StgValue>
</operation>

<operation id="1083" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1174 %tmp_294_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_86_i, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="1084" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1264 %tmp_312_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_87_i, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_312_i"/></StgValue>
</operation>

<operation id="1085" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1354 %tmp_330_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_88_i, i32 %tmp_89_i, i32 %tmp_90_i, i32 %tmp_91_i, i32 %tmp_92_i, i32 %tmp_93_i, i32 %tmp_94_i, i32 %tmp_95_i, i32 %tmp_96_i, i32 %tmp_97_i, i32 %tmp_98_i, i32 %tmp_99_i, i32 %tmp_100_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_330_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1086" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:512 %acc_2 = fadd i32 %acc_1, i32 %prod_2

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:539 %prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i

]]></Node>
<StgValue><ssdm name="prod_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1088" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:512 %acc_2 = fadd i32 %acc_1, i32 %prod_2

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="1089" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:539 %prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i

]]></Node>
<StgValue><ssdm name="prod_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:36 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:37 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:38 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:39 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:512 %acc_2 = fadd i32 %acc_1, i32 %prod_2

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="1095" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:513 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_2, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1096" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:539 %prod_3 = fmul i32 %tmp_83_i, i32 %tmp_101_i

]]></Node>
<StgValue><ssdm name="prod_3"/></StgValue>
</operation>

<operation id="1097" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:540 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_3, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1098" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:37 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_401

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:39 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_403

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:543 %acc_3 = fadd i32 %acc_2, i32 %prod_3

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:547 %tmp_102_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_402, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_404, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:548 %tmp_103_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_03276_i_read, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:549 %tmp_104_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0330125_i_read, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:550 %tmp_105_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0348244_i_read, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:551 %tmp_106_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0366363_i_read, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:552 %tmp_107_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0384482_i_read, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:553 %tmp_108_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0402601_i_read, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:554 %tmp_109_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0420720_i_read, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:555 %tmp_110_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0438839_i_read, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:556 %tmp_111_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_0456958_i_read, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_111_i"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:557 %tmp_112_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_04741077_i_read, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:558 %tmp_113_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_04921196_i_read, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_113_i"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:559 %tmp_114_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05101315_i_read, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_114_i"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:560 %tmp_115_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05281434_i_read, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:561 %tmp_116_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05461553_i_read, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_116_i"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:562 %tmp_117_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05641672_i_read, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:563 %tmp_118_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_05821788_i_read, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_118_i"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:564 %tmp_119_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %mux_case_06001910_i_read, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="tmp_119_i"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:565 %tmp_120_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_120_i"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:734 %tmp_206_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_206_i"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:824 %tmp_224_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_224_i"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:914 %tmp_242_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_242_i"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1004 %tmp_260_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_260_i"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1094 %tmp_278_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_104_i, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1184 %tmp_296_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_105_i, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_296_i"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1274 %tmp_314_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_106_i, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_314_i"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1364 %tmp_332_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_107_i, i32 %tmp_108_i, i32 %tmp_109_i, i32 %tmp_110_i, i32 %tmp_111_i, i32 %tmp_112_i, i32 %tmp_113_i, i32 %tmp_114_i, i32 %tmp_115_i, i32 %tmp_116_i, i32 %tmp_117_i, i32 %tmp_118_i, i32 %tmp_119_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1128" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:543 %acc_3 = fadd i32 %acc_2, i32 %prod_3

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:566 %prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i

]]></Node>
<StgValue><ssdm name="prod_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1130" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:543 %acc_3 = fadd i32 %acc_2, i32 %prod_3

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="1131" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:566 %prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i

]]></Node>
<StgValue><ssdm name="prod_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:40 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405"/></StgValue>
</operation>

<operation id="1133" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:41 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406"/></StgValue>
</operation>

<operation id="1134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:42 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407"/></StgValue>
</operation>

<operation id="1135" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:43 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408"/></StgValue>
</operation>

<operation id="1136" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:543 %acc_3 = fadd i32 %acc_2, i32 %prod_3

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="1137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:544 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_3, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1138" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:566 %prod_4 = fmul i32 %tmp_102_i, i32 %tmp_120_i

]]></Node>
<StgValue><ssdm name="prod_4"/></StgValue>
</operation>

<operation id="1139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:567 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_4, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1140" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:41 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_405

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406"/></StgValue>
</operation>

<operation id="1141" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:43 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_407

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408"/></StgValue>
</operation>

<operation id="1142" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:570 %acc_4 = fadd i32 %acc_3, i32 %prod_4

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="1143" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:573 %icmp_ln308 = icmp_ugt  i5 %tw, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln308"/></StgValue>
</operation>

<operation id="1144" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:574 %select_ln304_4 = select i1 %icmp_ln308, i5 16, i5 %tw

]]></Node>
<StgValue><ssdm name="select_ln304_4"/></StgValue>
</operation>

<operation id="1145" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:576 %tmp_121_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_406, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_408, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_121_i"/></StgValue>
</operation>

<operation id="1146" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:577 %tmp_122_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_132813_i_read, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_122_i"/></StgValue>
</operation>

<operation id="1147" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:578 %tmp_123_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1331132_i_read, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_123_i"/></StgValue>
</operation>

<operation id="1148" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:579 %tmp_124_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1349251_i_read, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_124_i"/></StgValue>
</operation>

<operation id="1149" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:580 %tmp_125_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1367370_i_read, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="1150" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:581 %tmp_126_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1385489_i_read, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_126_i"/></StgValue>
</operation>

<operation id="1151" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:582 %tmp_127_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1403608_i_read, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_127_i"/></StgValue>
</operation>

<operation id="1152" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:583 %tmp_128_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1421727_i_read, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>

<operation id="1153" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:584 %tmp_129_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1439846_i_read, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_129_i"/></StgValue>
</operation>

<operation id="1154" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:585 %tmp_130_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_1457965_i_read, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>

<operation id="1155" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:586 %tmp_131_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_14751084_i_read, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="1156" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:587 %tmp_132_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_14931203_i_read, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_132_i"/></StgValue>
</operation>

<operation id="1157" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:588 %tmp_133_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15111322_i_read, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_133_i"/></StgValue>
</operation>

<operation id="1158" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:589 %tmp_134_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15291441_i_read, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="1159" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:590 %tmp_135_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15471560_i_read, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_135_i"/></StgValue>
</operation>

<operation id="1160" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:591 %tmp_136_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15651679_i_read, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>

<operation id="1161" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:592 %tmp_137_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_15831795_i_read, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="1162" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:593 %tmp_138_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %mux_case_16011917_i_read, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln304_4

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>

<operation id="1163" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:594 %tmp_139_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>

<operation id="1164" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:744 %tmp_208_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_208_i"/></StgValue>
</operation>

<operation id="1165" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:834 %tmp_226_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_226_i"/></StgValue>
</operation>

<operation id="1166" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:924 %tmp_244_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_244_i"/></StgValue>
</operation>

<operation id="1167" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1014 %tmp_262_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_122_i, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="1168" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1104 %tmp_280_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_123_i, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_280_i"/></StgValue>
</operation>

<operation id="1169" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1194 %tmp_298_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_124_i, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_298_i"/></StgValue>
</operation>

<operation id="1170" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1284 %tmp_316_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_125_i, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_316_i"/></StgValue>
</operation>

<operation id="1171" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1374 %tmp_334_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_126_i, i32 %tmp_127_i, i32 %tmp_128_i, i32 %tmp_129_i, i32 %tmp_130_i, i32 %tmp_131_i, i32 %tmp_132_i, i32 %tmp_133_i, i32 %tmp_134_i, i32 %tmp_135_i, i32 %tmp_136_i, i32 %tmp_137_i, i32 %tmp_138_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_334_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1172" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:570 %acc_4 = fadd i32 %acc_3, i32 %prod_4

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="1173" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:595 %prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i

]]></Node>
<StgValue><ssdm name="prod_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1174" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:570 %acc_4 = fadd i32 %acc_3, i32 %prod_4

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="1175" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:595 %prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i

]]></Node>
<StgValue><ssdm name="prod_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:44 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409"/></StgValue>
</operation>

<operation id="1177" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:45 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410"/></StgValue>
</operation>

<operation id="1178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:46 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411"/></StgValue>
</operation>

<operation id="1179" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:47 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412"/></StgValue>
</operation>

<operation id="1180" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:570 %acc_4 = fadd i32 %acc_3, i32 %prod_4

]]></Node>
<StgValue><ssdm name="acc_4"/></StgValue>
</operation>

<operation id="1181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:571 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_4, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1182" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:595 %prod_5 = fmul i32 %tmp_121_i, i32 %tmp_139_i

]]></Node>
<StgValue><ssdm name="prod_5"/></StgValue>
</operation>

<operation id="1183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:596 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_5, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1184" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:45 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_409

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410"/></StgValue>
</operation>

<operation id="1185" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:47 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_411

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412"/></StgValue>
</operation>

<operation id="1186" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:599 %acc_5 = fadd i32 %acc_4, i32 %prod_5

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="1187" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:602 %add_ln304_5 = add i5 %select_ln282, i5 2

]]></Node>
<StgValue><ssdm name="add_ln304_5"/></StgValue>
</operation>

<operation id="1188" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:603 %icmp_ln308_1 = icmp_ugt  i5 %add_ln304_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln308_1"/></StgValue>
</operation>

<operation id="1189" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:604 %select_ln304_5 = select i1 %icmp_ln308_1, i5 16, i5 %add_ln304_5

]]></Node>
<StgValue><ssdm name="select_ln304_5"/></StgValue>
</operation>

<operation id="1190" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:606 %tmp_140_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_410, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_412, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>

<operation id="1191" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:607 %tmp_141_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_220_i_read, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_141_i"/></StgValue>
</operation>

<operation id="1192" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:608 %tmp_142_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2332139_i_read, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_142_i"/></StgValue>
</operation>

<operation id="1193" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:609 %tmp_143_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2350258_i_read, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_143_i"/></StgValue>
</operation>

<operation id="1194" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:610 %tmp_144_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2368377_i_read, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_144_i"/></StgValue>
</operation>

<operation id="1195" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:611 %tmp_145_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2386496_i_read, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_145_i"/></StgValue>
</operation>

<operation id="1196" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:612 %tmp_146_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2404615_i_read, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_146_i"/></StgValue>
</operation>

<operation id="1197" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:613 %tmp_147_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2422734_i_read, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_147_i"/></StgValue>
</operation>

<operation id="1198" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:614 %tmp_148_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2440853_i_read, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_148_i"/></StgValue>
</operation>

<operation id="1199" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:615 %tmp_149_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_2458972_i_read, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_149_i"/></StgValue>
</operation>

<operation id="1200" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:616 %tmp_150_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_24761091_i_read, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_150_i"/></StgValue>
</operation>

<operation id="1201" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:617 %tmp_151_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_24941210_i_read, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_151_i"/></StgValue>
</operation>

<operation id="1202" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:618 %tmp_152_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25121329_i_read, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_152_i"/></StgValue>
</operation>

<operation id="1203" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:619 %tmp_153_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25301448_i_read, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_153_i"/></StgValue>
</operation>

<operation id="1204" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:620 %tmp_154_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25481567_i_read, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>

<operation id="1205" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:621 %tmp_155_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25661686_i_read, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_155_i"/></StgValue>
</operation>

<operation id="1206" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:622 %tmp_156_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_25841802_i_read, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_156_i"/></StgValue>
</operation>

<operation id="1207" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:623 %tmp_157_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %mux_case_26021924_i_read, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln304_5

]]></Node>
<StgValue><ssdm name="tmp_157_i"/></StgValue>
</operation>

<operation id="1208" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:624 %tmp_158_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_158_i"/></StgValue>
</operation>

<operation id="1209" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:754 %tmp_210_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_210_i"/></StgValue>
</operation>

<operation id="1210" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:844 %tmp_228_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_228_i"/></StgValue>
</operation>

<operation id="1211" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:934 %tmp_246_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_246_i"/></StgValue>
</operation>

<operation id="1212" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1024 %tmp_264_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_141_i, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_264_i"/></StgValue>
</operation>

<operation id="1213" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1114 %tmp_282_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_142_i, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_282_i"/></StgValue>
</operation>

<operation id="1214" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1204 %tmp_300_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_143_i, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_300_i"/></StgValue>
</operation>

<operation id="1215" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1294 %tmp_318_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_144_i, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="1216" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1384 %tmp_336_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_145_i, i32 %tmp_146_i, i32 %tmp_147_i, i32 %tmp_148_i, i32 %tmp_149_i, i32 %tmp_150_i, i32 %tmp_151_i, i32 %tmp_152_i, i32 %tmp_153_i, i32 %tmp_154_i, i32 %tmp_155_i, i32 %tmp_156_i, i32 %tmp_157_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_336_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1217" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:599 %acc_5 = fadd i32 %acc_4, i32 %prod_5

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="1218" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:625 %prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i

]]></Node>
<StgValue><ssdm name="prod_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1219" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:599 %acc_5 = fadd i32 %acc_4, i32 %prod_5

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:625 %prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i

]]></Node>
<StgValue><ssdm name="prod_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:48 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:49 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:50 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415"/></StgValue>
</operation>

<operation id="1224" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:51 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:599 %acc_5 = fadd i32 %acc_4, i32 %prod_5

]]></Node>
<StgValue><ssdm name="acc_5"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:600 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_5, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:625 %prod_6 = fmul i32 %tmp_140_i, i32 %tmp_158_i

]]></Node>
<StgValue><ssdm name="prod_6"/></StgValue>
</operation>

<operation id="1228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:626 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_6, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1229" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:49 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_413

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414"/></StgValue>
</operation>

<operation id="1230" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:51 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_415

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416"/></StgValue>
</operation>

<operation id="1231" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:629 %acc_6 = fadd i32 %acc_5, i32 %prod_6

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="1232" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:632 %add_ln304_6 = add i5 %select_ln282, i5 3

]]></Node>
<StgValue><ssdm name="add_ln304_6"/></StgValue>
</operation>

<operation id="1233" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:633 %icmp_ln308_2 = icmp_ugt  i5 %add_ln304_6, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln308_2"/></StgValue>
</operation>

<operation id="1234" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:634 %select_ln304_6 = select i1 %icmp_ln308_2, i5 16, i5 %add_ln304_6

]]></Node>
<StgValue><ssdm name="select_ln304_6"/></StgValue>
</operation>

<operation id="1235" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:636 %tmp_159_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_414, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_416, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_159_i"/></StgValue>
</operation>

<operation id="1236" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:637 %tmp_160_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_327_i_read, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_160_i"/></StgValue>
</operation>

<operation id="1237" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:638 %tmp_161_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3333146_i_read, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_161_i"/></StgValue>
</operation>

<operation id="1238" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:639 %tmp_162_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3351265_i_read, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_162_i"/></StgValue>
</operation>

<operation id="1239" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:640 %tmp_163_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3369384_i_read, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_163_i"/></StgValue>
</operation>

<operation id="1240" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:641 %tmp_164_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3387503_i_read, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_164_i"/></StgValue>
</operation>

<operation id="1241" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:642 %tmp_165_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3405622_i_read, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_165_i"/></StgValue>
</operation>

<operation id="1242" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:643 %tmp_166_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3423741_i_read, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_166_i"/></StgValue>
</operation>

<operation id="1243" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:644 %tmp_167_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3441860_i_read, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_167_i"/></StgValue>
</operation>

<operation id="1244" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:645 %tmp_168_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_3459979_i_read, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_168_i"/></StgValue>
</operation>

<operation id="1245" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:646 %tmp_169_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_34771098_i_read, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_169_i"/></StgValue>
</operation>

<operation id="1246" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:647 %tmp_170_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_34951217_i_read, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_170_i"/></StgValue>
</operation>

<operation id="1247" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:648 %tmp_171_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35131336_i_read, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_171_i"/></StgValue>
</operation>

<operation id="1248" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:649 %tmp_172_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35311455_i_read, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="1249" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:650 %tmp_173_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35491574_i_read, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="1250" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:651 %tmp_174_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35671693_i_read, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_174_i"/></StgValue>
</operation>

<operation id="1251" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:652 %tmp_175_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_35851809_i_read, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>

<operation id="1252" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:653 %tmp_176_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_36031931_i_read, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln304_6

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>

<operation id="1253" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:654 %tmp_177_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>

<operation id="1254" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:764 %tmp_212_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_212_i"/></StgValue>
</operation>

<operation id="1255" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:854 %tmp_230_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_230_i"/></StgValue>
</operation>

<operation id="1256" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:944 %tmp_248_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_248_i"/></StgValue>
</operation>

<operation id="1257" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1034 %tmp_266_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_160_i, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_266_i"/></StgValue>
</operation>

<operation id="1258" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1124 %tmp_284_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_161_i, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_284_i"/></StgValue>
</operation>

<operation id="1259" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1214 %tmp_302_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_162_i, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="1260" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1304 %tmp_320_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_163_i, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_320_i"/></StgValue>
</operation>

<operation id="1261" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1394 %tmp_338_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_164_i, i32 %tmp_165_i, i32 %tmp_166_i, i32 %tmp_167_i, i32 %tmp_168_i, i32 %tmp_169_i, i32 %tmp_170_i, i32 %tmp_171_i, i32 %tmp_172_i, i32 %tmp_173_i, i32 %tmp_174_i, i32 %tmp_175_i, i32 %tmp_176_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_338_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1262" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:629 %acc_6 = fadd i32 %acc_5, i32 %prod_6

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="1263" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:655 %prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i

]]></Node>
<StgValue><ssdm name="prod_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1264" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:629 %acc_6 = fadd i32 %acc_5, i32 %prod_6

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="1265" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:655 %prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i

]]></Node>
<StgValue><ssdm name="prod_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1266" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:52 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417"/></StgValue>
</operation>

<operation id="1267" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:53 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418"/></StgValue>
</operation>

<operation id="1268" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:54 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419"/></StgValue>
</operation>

<operation id="1269" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:55 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:629 %acc_6 = fadd i32 %acc_5, i32 %prod_6

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:630 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_6, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:655 %prod_7 = fmul i32 %tmp_159_i, i32 %tmp_177_i

]]></Node>
<StgValue><ssdm name="prod_7"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:656 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_7, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:13 %zext_ln323 = zext i5 %select_ln280_2

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:14 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln280_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body49.162:15 %zext_ln323_1 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln323_1"/></StgValue>
</operation>

<operation id="1277" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body49.162:16 %add_ln323 = add i10 %zext_ln323_1, i10 %zext_ln323

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="1278" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:53 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_417

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:55 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_419

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:372 %zext_ln323_2 = zext i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="zext_ln323_2"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body49.162:373 %add_ln323_1 = add i10 %add_ln323, i10 %zext_ln323_2

]]></Node>
<StgValue><ssdm name="add_ln323_1"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="14" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body49.162:374 %zext_ln323_3 = zext i10 %add_ln323_1

]]></Node>
<StgValue><ssdm name="zext_ln323_3"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:375 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln323_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body49.162:376 %add_ln323_2 = add i14 %p_shl, i14 %zext_ln323_3

]]></Node>
<StgValue><ssdm name="add_ln323_2"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:413 %zext_ln323_4 = zext i5 %select_ln282

]]></Node>
<StgValue><ssdm name="zext_ln323_4"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body49.162:414 %add_ln323_3 = add i14 %add_ln323_2, i14 %zext_ln323_4

]]></Node>
<StgValue><ssdm name="add_ln323_3"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:659 %acc_7 = fadd i32 %acc_6, i32 %prod_7

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:662 %add_ln304_7 = add i5 %select_ln282, i5 4

]]></Node>
<StgValue><ssdm name="add_ln304_7"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:663 %icmp_ln308_3 = icmp_ugt  i5 %add_ln304_7, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln308_3"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:664 %select_ln304_7 = select i1 %icmp_ln308_3, i5 16, i5 %add_ln304_7

]]></Node>
<StgValue><ssdm name="select_ln304_7"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:666 %tmp_178_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_418, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_420, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:667 %tmp_179_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_434_i_read, i32 %mux_case_541_i_read, i32 %mux_case_648_i_read, i32 %mux_case_755_i_read, i32 %mux_case_862_i_read, i32 %mux_case_969_i_read, i32 %mux_case_1076_i_read, i32 %mux_case_1183_i_read, i32 %mux_case_1290_i_read, i32 %mux_case_1397_i_read, i32 %mux_case_14104_i_read, i32 %mux_case_15111_i_read, i32 %mux_case_16118_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_179_i"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:668 %tmp_180_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4334153_i_read, i32 %mux_case_5335160_i_read, i32 %mux_case_6336167_i_read, i32 %mux_case_7337174_i_read, i32 %mux_case_8338181_i_read, i32 %mux_case_9339188_i_read, i32 %mux_case_10340195_i_read, i32 %mux_case_11341202_i_read, i32 %mux_case_12342209_i_read, i32 %mux_case_13343216_i_read, i32 %mux_case_14344223_i_read, i32 %mux_case_15345230_i_read, i32 %mux_case_16346237_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_180_i"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:669 %tmp_181_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4352272_i_read, i32 %mux_case_5353279_i_read, i32 %mux_case_6354286_i_read, i32 %mux_case_7355293_i_read, i32 %mux_case_8356300_i_read, i32 %mux_case_9357307_i_read, i32 %mux_case_10358314_i_read, i32 %mux_case_11359321_i_read, i32 %mux_case_12360328_i_read, i32 %mux_case_13361335_i_read, i32 %mux_case_14362342_i_read, i32 %mux_case_15363349_i_read, i32 %mux_case_16364356_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_181_i"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:670 %tmp_182_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4370391_i_read, i32 %mux_case_5371398_i_read, i32 %mux_case_6372405_i_read, i32 %mux_case_7373412_i_read, i32 %mux_case_8374419_i_read, i32 %mux_case_9375426_i_read, i32 %mux_case_10376433_i_read, i32 %mux_case_11377440_i_read, i32 %mux_case_12378447_i_read, i32 %mux_case_13379454_i_read, i32 %mux_case_14380461_i_read, i32 %mux_case_15381468_i_read, i32 %mux_case_16382475_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_182_i"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:671 %tmp_183_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4388510_i_read, i32 %mux_case_5389517_i_read, i32 %mux_case_6390524_i_read, i32 %mux_case_7391531_i_read, i32 %mux_case_8392538_i_read, i32 %mux_case_9393545_i_read, i32 %mux_case_10394552_i_read, i32 %mux_case_11395559_i_read, i32 %mux_case_12396566_i_read, i32 %mux_case_13397573_i_read, i32 %mux_case_14398580_i_read, i32 %mux_case_15399587_i_read, i32 %mux_case_16400594_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_183_i"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:672 %tmp_184_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4406629_i_read, i32 %mux_case_5407636_i_read, i32 %mux_case_6408643_i_read, i32 %mux_case_7409650_i_read, i32 %mux_case_8410657_i_read, i32 %mux_case_9411664_i_read, i32 %mux_case_10412671_i_read, i32 %mux_case_11413678_i_read, i32 %mux_case_12414685_i_read, i32 %mux_case_13415692_i_read, i32 %mux_case_14416699_i_read, i32 %mux_case_15417706_i_read, i32 %mux_case_16418713_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_184_i"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:673 %tmp_185_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4424748_i_read, i32 %mux_case_5425755_i_read, i32 %mux_case_6426762_i_read, i32 %mux_case_7427769_i_read, i32 %mux_case_8428776_i_read, i32 %mux_case_9429783_i_read, i32 %mux_case_10430790_i_read, i32 %mux_case_11431797_i_read, i32 %mux_case_12432804_i_read, i32 %mux_case_13433811_i_read, i32 %mux_case_14434818_i_read, i32 %mux_case_15435825_i_read, i32 %mux_case_16436832_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_185_i"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:674 %tmp_186_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4442867_i_read, i32 %mux_case_5443874_i_read, i32 %mux_case_6444881_i_read, i32 %mux_case_7445888_i_read, i32 %mux_case_8446895_i_read, i32 %mux_case_9447902_i_read, i32 %mux_case_10448909_i_read, i32 %mux_case_11449916_i_read, i32 %mux_case_12450923_i_read, i32 %mux_case_13451930_i_read, i32 %mux_case_14452937_i_read, i32 %mux_case_15453944_i_read, i32 %mux_case_16454951_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:675 %tmp_187_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_4460986_i_read, i32 %mux_case_5461993_i_read, i32 %mux_case_64621000_i_read, i32 %mux_case_74631007_i_read, i32 %mux_case_84641014_i_read, i32 %mux_case_94651021_i_read, i32 %mux_case_104661028_i_read, i32 %mux_case_114671035_i_read, i32 %mux_case_124681042_i_read, i32 %mux_case_134691049_i_read, i32 %mux_case_144701056_i_read, i32 %mux_case_154711063_i_read, i32 %mux_case_164721070_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:676 %tmp_188_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_44781105_i_read, i32 %mux_case_54791112_i_read, i32 %mux_case_64801119_i_read, i32 %mux_case_74811126_i_read, i32 %mux_case_84821133_i_read, i32 %mux_case_94831140_i_read, i32 %mux_case_104841147_i_read, i32 %mux_case_114851154_i_read, i32 %mux_case_124861161_i_read, i32 %mux_case_134871168_i_read, i32 %mux_case_144881175_i_read, i32 %mux_case_154891182_i_read, i32 %mux_case_164901189_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_188_i"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:677 %tmp_189_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_44961224_i_read, i32 %mux_case_54971231_i_read, i32 %mux_case_64981238_i_read, i32 %mux_case_74991245_i_read, i32 %mux_case_85001252_i_read, i32 %mux_case_95011259_i_read, i32 %mux_case_105021266_i_read, i32 %mux_case_115031273_i_read, i32 %mux_case_125041280_i_read, i32 %mux_case_135051287_i_read, i32 %mux_case_145061294_i_read, i32 %mux_case_155071301_i_read, i32 %mux_case_165081308_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:678 %tmp_190_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45141343_i_read, i32 %mux_case_55151350_i_read, i32 %mux_case_65161357_i_read, i32 %mux_case_75171364_i_read, i32 %mux_case_85181371_i_read, i32 %mux_case_95191378_i_read, i32 %mux_case_105201385_i_read, i32 %mux_case_115211392_i_read, i32 %mux_case_125221399_i_read, i32 %mux_case_135231406_i_read, i32 %mux_case_145241413_i_read, i32 %mux_case_155251420_i_read, i32 %mux_case_165261427_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:679 %tmp_191_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45321462_i_read, i32 %mux_case_55331469_i_read, i32 %mux_case_65341476_i_read, i32 %mux_case_75351483_i_read, i32 %mux_case_85361490_i_read, i32 %mux_case_95371497_i_read, i32 %mux_case_105381504_i_read, i32 %mux_case_115391511_i_read, i32 %mux_case_125401518_i_read, i32 %mux_case_135411525_i_read, i32 %mux_case_145421532_i_read, i32 %mux_case_155431539_i_read, i32 %mux_case_165441546_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:680 %tmp_192_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45501581_i_read, i32 %mux_case_55511588_i_read, i32 %mux_case_65521595_i_read, i32 %mux_case_75531602_i_read, i32 %mux_case_85541609_i_read, i32 %mux_case_95551616_i_read, i32 %mux_case_105561623_i_read, i32 %mux_case_115571630_i_read, i32 %mux_case_125581637_i_read, i32 %mux_case_135591644_i_read, i32 %mux_case_145601651_i_read, i32 %mux_case_155611658_i_read, i32 %mux_case_165621665_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:681 %tmp_193_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45681700_i_read, i32 %mux_case_55691707_i_read, i32 %mux_case_65701714_i_read, i32 %mux_case_75711721_i_read, i32 %mux_case_85721728_i_read, i32 %mux_case_95731735_i_read, i32 %mux_case_105741742_i_read, i32 %mux_case_115751749_i_read, i32 %mux_case_125761756_i_read, i32 %mux_case_135771763_i_read, i32 %mux_case_145781770_i_read, i32 %mux_case_155791777_i_read, i32 %mux_case_165801784_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:682 %tmp_194_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_45861816_i_read, i32 %mux_case_55871823_i_read, i32 %mux_case_65881830_i_read, i32 %mux_case_75891837_i_read, i32 %mux_case_85901844_i_read, i32 %mux_case_95911851_i_read, i32 %mux_case_105921858_i_read, i32 %mux_case_115931865_i_read, i32 %mux_case_125941872_i_read, i32 %mux_case_135951879_i_read, i32 %mux_case_145961886_i_read, i32 %mux_case_155971893_i_read, i32 %mux_case_165981900_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_194_i"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:683 %tmp_195_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %mux_case_46041938_i_read, i32 %mux_case_56051945_i_read, i32 %mux_case_66061952_i_read, i32 %mux_case_76071959_i_read, i32 %mux_case_86081966_i_read, i32 %mux_case_96091973_i_read, i32 %mux_case_106101980_i_read, i32 %mux_case_116111987_i_read, i32 %mux_case_126121994_i_read, i32 %mux_case_136132001_i_read, i32 %mux_case_146142008_i_read, i32 %mux_case_156152015_i_read, i32 %mux_case_166162022_i_read, i5 %select_ln304_7

]]></Node>
<StgValue><ssdm name="tmp_195_i"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:684 %tmp_196_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp_196_i"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:774 %tmp_214_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln282_3

]]></Node>
<StgValue><ssdm name="tmp_214_i"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:864 %tmp_232_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln282_4

]]></Node>
<StgValue><ssdm name="tmp_232_i"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
fpga_resource_hint.for.body49.162:954 %tmp_250_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i4, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i4 %select_ln282_5

]]></Node>
<StgValue><ssdm name="tmp_250_i"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1044 %tmp_268_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %tmp_179_i, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln282_1

]]></Node>
<StgValue><ssdm name="tmp_268_i"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1134 %tmp_286_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 %tmp_180_i, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln282_6

]]></Node>
<StgValue><ssdm name="tmp_286_i"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1224 %tmp_304_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 %tmp_181_i, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln282_7

]]></Node>
<StgValue><ssdm name="tmp_304_i"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1314 %tmp_322_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_182_i, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln282_8

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:1404 %tmp_340_i = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_183_i, i32 %tmp_184_i, i32 %tmp_185_i, i32 %tmp_186_i, i32 %tmp_187_i, i32 %tmp_188_i, i32 %tmp_189_i, i32 %tmp_190_i, i32 %tmp_191_i, i32 %tmp_192_i, i32 %tmp_193_i, i32 %tmp_194_i, i32 %tmp_195_i, i5 %select_ln282_9

]]></Node>
<StgValue><ssdm name="tmp_340_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1318" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:659 %acc_7 = fadd i32 %acc_6, i32 %prod_7

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="1319" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:685 %prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i

]]></Node>
<StgValue><ssdm name="prod_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1320" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:659 %acc_7 = fadd i32 %acc_6, i32 %prod_7

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="1321" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:685 %prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i

]]></Node>
<StgValue><ssdm name="prod_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:56 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421"/></StgValue>
</operation>

<operation id="1323" st_id="37" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:57 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422"/></StgValue>
</operation>

<operation id="1324" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:58 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423"/></StgValue>
</operation>

<operation id="1325" st_id="37" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:59 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424"/></StgValue>
</operation>

<operation id="1326" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:659 %acc_7 = fadd i32 %acc_6, i32 %prod_7

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="1327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:660 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_7, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1328" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:685 %prod_8 = fmul i32 %tmp_178_i, i32 %tmp_196_i

]]></Node>
<StgValue><ssdm name="prod_8"/></StgValue>
</operation>

<operation id="1329" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:686 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_8, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1330" st_id="38" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:57 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_421

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422"/></StgValue>
</operation>

<operation id="1331" st_id="38" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:59 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_423

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424"/></StgValue>
</operation>

<operation id="1332" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:689 %acc_8 = fadd i32 %acc_7, i32 %prod_8

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="1333" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:693 %tmp_197_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_422, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_424, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_197_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1334" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:689 %acc_8 = fadd i32 %acc_7, i32 %prod_8

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="1335" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:695 %prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i

]]></Node>
<StgValue><ssdm name="prod_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1336" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:689 %acc_8 = fadd i32 %acc_7, i32 %prod_8

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="1337" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:695 %prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i

]]></Node>
<StgValue><ssdm name="prod_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:60 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425"/></StgValue>
</operation>

<operation id="1339" st_id="41" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:61 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426"/></StgValue>
</operation>

<operation id="1340" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:62 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427"/></StgValue>
</operation>

<operation id="1341" st_id="41" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:63 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428"/></StgValue>
</operation>

<operation id="1342" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:689 %acc_8 = fadd i32 %acc_7, i32 %prod_8

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="1343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:690 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_8, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1344" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:695 %prod_9 = fmul i32 %tmp_197_i, i32 %tmp_198_i

]]></Node>
<StgValue><ssdm name="prod_9"/></StgValue>
</operation>

<operation id="1345" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:696 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_9, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1346" st_id="42" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:61 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_425

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426"/></StgValue>
</operation>

<operation id="1347" st_id="42" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:63 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_427

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428"/></StgValue>
</operation>

<operation id="1348" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:699 %acc_9 = fadd i32 %acc_8, i32 %prod_9

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="1349" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:703 %tmp_199_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_426, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_428, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_199_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1350" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:699 %acc_9 = fadd i32 %acc_8, i32 %prod_9

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="1351" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:705 %prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i

]]></Node>
<StgValue><ssdm name="prod_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1352" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:699 %acc_9 = fadd i32 %acc_8, i32 %prod_9

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="1353" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:705 %prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i

]]></Node>
<StgValue><ssdm name="prod_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:64 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429"/></StgValue>
</operation>

<operation id="1355" st_id="45" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:65 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430"/></StgValue>
</operation>

<operation id="1356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:66 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431"/></StgValue>
</operation>

<operation id="1357" st_id="45" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:67 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432"/></StgValue>
</operation>

<operation id="1358" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:699 %acc_9 = fadd i32 %acc_8, i32 %prod_9

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="1359" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:700 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_9, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1360" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:705 %prod_10 = fmul i32 %tmp_199_i, i32 %tmp_200_i

]]></Node>
<StgValue><ssdm name="prod_10"/></StgValue>
</operation>

<operation id="1361" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:706 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_10, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1362" st_id="46" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:65 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_429

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430"/></StgValue>
</operation>

<operation id="1363" st_id="46" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:67 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_431

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432"/></StgValue>
</operation>

<operation id="1364" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:709 %acc_10 = fadd i32 %acc_9, i32 %prod_10

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="1365" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:713 %tmp_201_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_430, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_432, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_201_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1366" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:709 %acc_10 = fadd i32 %acc_9, i32 %prod_10

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="1367" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:715 %prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i

]]></Node>
<StgValue><ssdm name="prod_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1368" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:709 %acc_10 = fadd i32 %acc_9, i32 %prod_10

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="1369" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:715 %prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i

]]></Node>
<StgValue><ssdm name="prod_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1370" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:68 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433"/></StgValue>
</operation>

<operation id="1371" st_id="49" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:69 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434"/></StgValue>
</operation>

<operation id="1372" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:70 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435"/></StgValue>
</operation>

<operation id="1373" st_id="49" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:71 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436"/></StgValue>
</operation>

<operation id="1374" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:709 %acc_10 = fadd i32 %acc_9, i32 %prod_10

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="1375" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:710 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_10, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1376" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:715 %prod_11 = fmul i32 %tmp_201_i, i32 %tmp_202_i

]]></Node>
<StgValue><ssdm name="prod_11"/></StgValue>
</operation>

<operation id="1377" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:716 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_11, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1378" st_id="50" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:69 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_433

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434"/></StgValue>
</operation>

<operation id="1379" st_id="50" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:71 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_435

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436"/></StgValue>
</operation>

<operation id="1380" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:719 %acc_11 = fadd i32 %acc_10, i32 %prod_11

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="1381" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:723 %tmp_203_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_434, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_436, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_203_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1382" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:719 %acc_11 = fadd i32 %acc_10, i32 %prod_11

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="1383" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:725 %prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i

]]></Node>
<StgValue><ssdm name="prod_12"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1384" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:719 %acc_11 = fadd i32 %acc_10, i32 %prod_11

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="1385" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:725 %prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i

]]></Node>
<StgValue><ssdm name="prod_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1386" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:72 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437"/></StgValue>
</operation>

<operation id="1387" st_id="53" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:73 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438"/></StgValue>
</operation>

<operation id="1388" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:74 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439"/></StgValue>
</operation>

<operation id="1389" st_id="53" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:75 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440"/></StgValue>
</operation>

<operation id="1390" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:719 %acc_11 = fadd i32 %acc_10, i32 %prod_11

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="1391" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:720 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_11, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1392" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:725 %prod_12 = fmul i32 %tmp_203_i, i32 %tmp_204_i

]]></Node>
<StgValue><ssdm name="prod_12"/></StgValue>
</operation>

<operation id="1393" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:726 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_12, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1394" st_id="54" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:73 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_437

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438"/></StgValue>
</operation>

<operation id="1395" st_id="54" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:75 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_439

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440"/></StgValue>
</operation>

<operation id="1396" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:729 %acc_12 = fadd i32 %acc_11, i32 %prod_12

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="1397" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:733 %tmp_205_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_438, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_440, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_205_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1398" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:729 %acc_12 = fadd i32 %acc_11, i32 %prod_12

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="1399" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:735 %prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i

]]></Node>
<StgValue><ssdm name="prod_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1400" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:729 %acc_12 = fadd i32 %acc_11, i32 %prod_12

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="1401" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:735 %prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i

]]></Node>
<StgValue><ssdm name="prod_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:76 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441"/></StgValue>
</operation>

<operation id="1403" st_id="57" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:77 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442"/></StgValue>
</operation>

<operation id="1404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:78 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443"/></StgValue>
</operation>

<operation id="1405" st_id="57" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:79 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444"/></StgValue>
</operation>

<operation id="1406" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:729 %acc_12 = fadd i32 %acc_11, i32 %prod_12

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="1407" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:730 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_12, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1408" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:735 %prod_13 = fmul i32 %tmp_205_i, i32 %tmp_206_i

]]></Node>
<StgValue><ssdm name="prod_13"/></StgValue>
</operation>

<operation id="1409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:736 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_13, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1410" st_id="58" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:77 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_441

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442"/></StgValue>
</operation>

<operation id="1411" st_id="58" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:79 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_443

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444"/></StgValue>
</operation>

<operation id="1412" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:739 %acc_13 = fadd i32 %acc_12, i32 %prod_13

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="1413" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:743 %tmp_207_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_442, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_444, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_207_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1414" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:739 %acc_13 = fadd i32 %acc_12, i32 %prod_13

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="1415" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:745 %prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i

]]></Node>
<StgValue><ssdm name="prod_14"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1416" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:739 %acc_13 = fadd i32 %acc_12, i32 %prod_13

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="1417" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:745 %prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i

]]></Node>
<StgValue><ssdm name="prod_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1418" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:80 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445"/></StgValue>
</operation>

<operation id="1419" st_id="61" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:81 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446"/></StgValue>
</operation>

<operation id="1420" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:82 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447"/></StgValue>
</operation>

<operation id="1421" st_id="61" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:83 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448"/></StgValue>
</operation>

<operation id="1422" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:739 %acc_13 = fadd i32 %acc_12, i32 %prod_13

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="1423" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:740 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_13, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1424" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:745 %prod_14 = fmul i32 %tmp_207_i, i32 %tmp_208_i

]]></Node>
<StgValue><ssdm name="prod_14"/></StgValue>
</operation>

<operation id="1425" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:746 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_14, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1426" st_id="62" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:81 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_445

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446"/></StgValue>
</operation>

<operation id="1427" st_id="62" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:83 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_447

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448"/></StgValue>
</operation>

<operation id="1428" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:749 %acc_14 = fadd i32 %acc_13, i32 %prod_14

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="1429" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:753 %tmp_209_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_446, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_448, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_209_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1430" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:749 %acc_14 = fadd i32 %acc_13, i32 %prod_14

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="1431" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:755 %prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i

]]></Node>
<StgValue><ssdm name="prod_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1432" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:749 %acc_14 = fadd i32 %acc_13, i32 %prod_14

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="1433" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:755 %prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i

]]></Node>
<StgValue><ssdm name="prod_15"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:84 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449"/></StgValue>
</operation>

<operation id="1435" st_id="65" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:85 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450"/></StgValue>
</operation>

<operation id="1436" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:86 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451"/></StgValue>
</operation>

<operation id="1437" st_id="65" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:87 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452"/></StgValue>
</operation>

<operation id="1438" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:749 %acc_14 = fadd i32 %acc_13, i32 %prod_14

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="1439" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:750 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_14, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1440" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:755 %prod_15 = fmul i32 %tmp_209_i, i32 %tmp_210_i

]]></Node>
<StgValue><ssdm name="prod_15"/></StgValue>
</operation>

<operation id="1441" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:756 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_15, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1442" st_id="66" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:85 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_449

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450"/></StgValue>
</operation>

<operation id="1443" st_id="66" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:87 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_451

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452"/></StgValue>
</operation>

<operation id="1444" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:759 %acc_15 = fadd i32 %acc_14, i32 %prod_15

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="1445" st_id="66" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:763 %tmp_211_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_450, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_452, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_211_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1446" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:759 %acc_15 = fadd i32 %acc_14, i32 %prod_15

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="1447" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:765 %prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i

]]></Node>
<StgValue><ssdm name="prod_16"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1448" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:759 %acc_15 = fadd i32 %acc_14, i32 %prod_15

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="1449" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:765 %prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i

]]></Node>
<StgValue><ssdm name="prod_16"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:88 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453"/></StgValue>
</operation>

<operation id="1451" st_id="69" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:89 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454"/></StgValue>
</operation>

<operation id="1452" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:90 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455"/></StgValue>
</operation>

<operation id="1453" st_id="69" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:91 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456"/></StgValue>
</operation>

<operation id="1454" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:759 %acc_15 = fadd i32 %acc_14, i32 %prod_15

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="1455" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:760 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_15, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1456" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:765 %prod_16 = fmul i32 %tmp_211_i, i32 %tmp_212_i

]]></Node>
<StgValue><ssdm name="prod_16"/></StgValue>
</operation>

<operation id="1457" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:766 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_16, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1458" st_id="70" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:89 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_453

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454"/></StgValue>
</operation>

<operation id="1459" st_id="70" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:91 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_455

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456"/></StgValue>
</operation>

<operation id="1460" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:769 %acc_16 = fadd i32 %acc_15, i32 %prod_16

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="1461" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:773 %tmp_213_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_454, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_456, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_213_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1462" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:769 %acc_16 = fadd i32 %acc_15, i32 %prod_16

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="1463" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:775 %prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i

]]></Node>
<StgValue><ssdm name="prod_17"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1464" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:769 %acc_16 = fadd i32 %acc_15, i32 %prod_16

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="1465" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:775 %prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i

]]></Node>
<StgValue><ssdm name="prod_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1466" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:92 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457"/></StgValue>
</operation>

<operation id="1467" st_id="73" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:93 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458"/></StgValue>
</operation>

<operation id="1468" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:94 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459"/></StgValue>
</operation>

<operation id="1469" st_id="73" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:95 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460"/></StgValue>
</operation>

<operation id="1470" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:769 %acc_16 = fadd i32 %acc_15, i32 %prod_16

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="1471" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:770 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_16, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1472" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:775 %prod_17 = fmul i32 %tmp_213_i, i32 %tmp_214_i

]]></Node>
<StgValue><ssdm name="prod_17"/></StgValue>
</operation>

<operation id="1473" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:776 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_17, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1474" st_id="74" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:93 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_457

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458"/></StgValue>
</operation>

<operation id="1475" st_id="74" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:95 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_459

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460"/></StgValue>
</operation>

<operation id="1476" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:779 %acc_17 = fadd i32 %acc_16, i32 %prod_17

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="1477" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:783 %tmp_215_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_458, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_460, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_215_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1478" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:779 %acc_17 = fadd i32 %acc_16, i32 %prod_17

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="1479" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:785 %prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i

]]></Node>
<StgValue><ssdm name="prod_18"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1480" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:779 %acc_17 = fadd i32 %acc_16, i32 %prod_17

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="1481" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:785 %prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i

]]></Node>
<StgValue><ssdm name="prod_18"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1482" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:96 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461"/></StgValue>
</operation>

<operation id="1483" st_id="77" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:97 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462"/></StgValue>
</operation>

<operation id="1484" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:98 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463"/></StgValue>
</operation>

<operation id="1485" st_id="77" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:99 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464"/></StgValue>
</operation>

<operation id="1486" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:779 %acc_17 = fadd i32 %acc_16, i32 %prod_17

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="1487" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:780 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_17, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1488" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:785 %prod_18 = fmul i32 %tmp_215_i, i32 %tmp_216_i

]]></Node>
<StgValue><ssdm name="prod_18"/></StgValue>
</operation>

<operation id="1489" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:786 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_18, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1490" st_id="78" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:97 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_461

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462"/></StgValue>
</operation>

<operation id="1491" st_id="78" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:99 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_463

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464"/></StgValue>
</operation>

<operation id="1492" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:789 %acc_18 = fadd i32 %acc_17, i32 %prod_18

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="1493" st_id="78" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:793 %tmp_217_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_462, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_464, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_217_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1494" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:789 %acc_18 = fadd i32 %acc_17, i32 %prod_18

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="1495" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:795 %prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i

]]></Node>
<StgValue><ssdm name="prod_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1496" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:789 %acc_18 = fadd i32 %acc_17, i32 %prod_18

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="1497" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:795 %prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i

]]></Node>
<StgValue><ssdm name="prod_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:100 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:101 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:102 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:103 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:789 %acc_18 = fadd i32 %acc_17, i32 %prod_18

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:790 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_18, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:795 %prod_19 = fmul i32 %tmp_217_i, i32 %tmp_218_i

]]></Node>
<StgValue><ssdm name="prod_19"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:796 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_19, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1506" st_id="82" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:101 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_465

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466"/></StgValue>
</operation>

<operation id="1507" st_id="82" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:103 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_467

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468"/></StgValue>
</operation>

<operation id="1508" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:799 %acc_19 = fadd i32 %acc_18, i32 %prod_19

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="1509" st_id="82" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:803 %tmp_219_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_466, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_468, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_219_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1510" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:799 %acc_19 = fadd i32 %acc_18, i32 %prod_19

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="1511" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:805 %prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i

]]></Node>
<StgValue><ssdm name="prod_20"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1512" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:799 %acc_19 = fadd i32 %acc_18, i32 %prod_19

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="1513" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:805 %prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i

]]></Node>
<StgValue><ssdm name="prod_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1514" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:104 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469"/></StgValue>
</operation>

<operation id="1515" st_id="85" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:105 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470"/></StgValue>
</operation>

<operation id="1516" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:106 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471"/></StgValue>
</operation>

<operation id="1517" st_id="85" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:107 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472"/></StgValue>
</operation>

<operation id="1518" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:799 %acc_19 = fadd i32 %acc_18, i32 %prod_19

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="1519" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:800 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_19, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1520" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:805 %prod_20 = fmul i32 %tmp_219_i, i32 %tmp_220_i

]]></Node>
<StgValue><ssdm name="prod_20"/></StgValue>
</operation>

<operation id="1521" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:806 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_20, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1522" st_id="86" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:105 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_469

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470"/></StgValue>
</operation>

<operation id="1523" st_id="86" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:107 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_471

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472"/></StgValue>
</operation>

<operation id="1524" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:809 %acc_20 = fadd i32 %acc_19, i32 %prod_20

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="1525" st_id="86" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:813 %tmp_221_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_470, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_472, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_221_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1526" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:809 %acc_20 = fadd i32 %acc_19, i32 %prod_20

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="1527" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:815 %prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i

]]></Node>
<StgValue><ssdm name="prod_21"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1528" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:809 %acc_20 = fadd i32 %acc_19, i32 %prod_20

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="1529" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:815 %prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i

]]></Node>
<StgValue><ssdm name="prod_21"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1530" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:108 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473"/></StgValue>
</operation>

<operation id="1531" st_id="89" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:109 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474"/></StgValue>
</operation>

<operation id="1532" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:110 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475"/></StgValue>
</operation>

<operation id="1533" st_id="89" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:111 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476"/></StgValue>
</operation>

<operation id="1534" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:809 %acc_20 = fadd i32 %acc_19, i32 %prod_20

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="1535" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:810 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_20, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1536" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:815 %prod_21 = fmul i32 %tmp_221_i, i32 %tmp_222_i

]]></Node>
<StgValue><ssdm name="prod_21"/></StgValue>
</operation>

<operation id="1537" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:816 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_21, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1538" st_id="90" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:109 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_473

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474"/></StgValue>
</operation>

<operation id="1539" st_id="90" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:111 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_475

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476"/></StgValue>
</operation>

<operation id="1540" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:819 %acc_21 = fadd i32 %acc_20, i32 %prod_21

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="1541" st_id="90" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:823 %tmp_223_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_474, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_476, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_223_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1542" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:819 %acc_21 = fadd i32 %acc_20, i32 %prod_21

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="1543" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:825 %prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i

]]></Node>
<StgValue><ssdm name="prod_22"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1544" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:819 %acc_21 = fadd i32 %acc_20, i32 %prod_21

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="1545" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:825 %prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i

]]></Node>
<StgValue><ssdm name="prod_22"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1546" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:112 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477"/></StgValue>
</operation>

<operation id="1547" st_id="93" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:113 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478"/></StgValue>
</operation>

<operation id="1548" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:114 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479"/></StgValue>
</operation>

<operation id="1549" st_id="93" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:115 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480"/></StgValue>
</operation>

<operation id="1550" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:819 %acc_21 = fadd i32 %acc_20, i32 %prod_21

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="1551" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:820 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_21, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1552" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:825 %prod_22 = fmul i32 %tmp_223_i, i32 %tmp_224_i

]]></Node>
<StgValue><ssdm name="prod_22"/></StgValue>
</operation>

<operation id="1553" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:826 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_22, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1554" st_id="94" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:113 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_477

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478"/></StgValue>
</operation>

<operation id="1555" st_id="94" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:115 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_479

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480"/></StgValue>
</operation>

<operation id="1556" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:829 %acc_22 = fadd i32 %acc_21, i32 %prod_22

]]></Node>
<StgValue><ssdm name="acc_22"/></StgValue>
</operation>

<operation id="1557" st_id="94" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:833 %tmp_225_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_478, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_480, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1558" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:829 %acc_22 = fadd i32 %acc_21, i32 %prod_22

]]></Node>
<StgValue><ssdm name="acc_22"/></StgValue>
</operation>

<operation id="1559" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:835 %prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i

]]></Node>
<StgValue><ssdm name="prod_23"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1560" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:829 %acc_22 = fadd i32 %acc_21, i32 %prod_22

]]></Node>
<StgValue><ssdm name="acc_22"/></StgValue>
</operation>

<operation id="1561" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:835 %prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i

]]></Node>
<StgValue><ssdm name="prod_23"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1562" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:116 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481"/></StgValue>
</operation>

<operation id="1563" st_id="97" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:117 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482"/></StgValue>
</operation>

<operation id="1564" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:118 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483"/></StgValue>
</operation>

<operation id="1565" st_id="97" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:119 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484"/></StgValue>
</operation>

<operation id="1566" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:829 %acc_22 = fadd i32 %acc_21, i32 %prod_22

]]></Node>
<StgValue><ssdm name="acc_22"/></StgValue>
</operation>

<operation id="1567" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:830 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_22, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1568" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:835 %prod_23 = fmul i32 %tmp_225_i, i32 %tmp_226_i

]]></Node>
<StgValue><ssdm name="prod_23"/></StgValue>
</operation>

<operation id="1569" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:836 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_23, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1570" st_id="98" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:117 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_481

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482"/></StgValue>
</operation>

<operation id="1571" st_id="98" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:119 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_483

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484"/></StgValue>
</operation>

<operation id="1572" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:839 %acc_23 = fadd i32 %acc_22, i32 %prod_23

]]></Node>
<StgValue><ssdm name="acc_23"/></StgValue>
</operation>

<operation id="1573" st_id="98" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:843 %tmp_227_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_482, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_484, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_227_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1574" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:839 %acc_23 = fadd i32 %acc_22, i32 %prod_23

]]></Node>
<StgValue><ssdm name="acc_23"/></StgValue>
</operation>

<operation id="1575" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:845 %prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i

]]></Node>
<StgValue><ssdm name="prod_24"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1576" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:839 %acc_23 = fadd i32 %acc_22, i32 %prod_23

]]></Node>
<StgValue><ssdm name="acc_23"/></StgValue>
</operation>

<operation id="1577" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:845 %prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i

]]></Node>
<StgValue><ssdm name="prod_24"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1578" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:120 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485"/></StgValue>
</operation>

<operation id="1579" st_id="101" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:121 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486"/></StgValue>
</operation>

<operation id="1580" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:122 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487"/></StgValue>
</operation>

<operation id="1581" st_id="101" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:123 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488"/></StgValue>
</operation>

<operation id="1582" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:839 %acc_23 = fadd i32 %acc_22, i32 %prod_23

]]></Node>
<StgValue><ssdm name="acc_23"/></StgValue>
</operation>

<operation id="1583" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:840 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_23, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1584" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:845 %prod_24 = fmul i32 %tmp_227_i, i32 %tmp_228_i

]]></Node>
<StgValue><ssdm name="prod_24"/></StgValue>
</operation>

<operation id="1585" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:846 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_24, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1586" st_id="102" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:121 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_485

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486"/></StgValue>
</operation>

<operation id="1587" st_id="102" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:123 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_487

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488"/></StgValue>
</operation>

<operation id="1588" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:849 %acc_24 = fadd i32 %acc_23, i32 %prod_24

]]></Node>
<StgValue><ssdm name="acc_24"/></StgValue>
</operation>

<operation id="1589" st_id="102" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:853 %tmp_229_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_486, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_488, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_229_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1590" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:849 %acc_24 = fadd i32 %acc_23, i32 %prod_24

]]></Node>
<StgValue><ssdm name="acc_24"/></StgValue>
</operation>

<operation id="1591" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:855 %prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i

]]></Node>
<StgValue><ssdm name="prod_25"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1592" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:849 %acc_24 = fadd i32 %acc_23, i32 %prod_24

]]></Node>
<StgValue><ssdm name="acc_24"/></StgValue>
</operation>

<operation id="1593" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:855 %prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i

]]></Node>
<StgValue><ssdm name="prod_25"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1594" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:124 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489"/></StgValue>
</operation>

<operation id="1595" st_id="105" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:125 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490"/></StgValue>
</operation>

<operation id="1596" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:126 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491"/></StgValue>
</operation>

<operation id="1597" st_id="105" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:127 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492"/></StgValue>
</operation>

<operation id="1598" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:849 %acc_24 = fadd i32 %acc_23, i32 %prod_24

]]></Node>
<StgValue><ssdm name="acc_24"/></StgValue>
</operation>

<operation id="1599" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:850 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_24, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1600" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:855 %prod_25 = fmul i32 %tmp_229_i, i32 %tmp_230_i

]]></Node>
<StgValue><ssdm name="prod_25"/></StgValue>
</operation>

<operation id="1601" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:856 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_25, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1602" st_id="106" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:125 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_489

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490"/></StgValue>
</operation>

<operation id="1603" st_id="106" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:127 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_491

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492"/></StgValue>
</operation>

<operation id="1604" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:859 %acc_25 = fadd i32 %acc_24, i32 %prod_25

]]></Node>
<StgValue><ssdm name="acc_25"/></StgValue>
</operation>

<operation id="1605" st_id="106" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:863 %tmp_231_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_490, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_492, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_231_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1606" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:859 %acc_25 = fadd i32 %acc_24, i32 %prod_25

]]></Node>
<StgValue><ssdm name="acc_25"/></StgValue>
</operation>

<operation id="1607" st_id="107" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:865 %prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i

]]></Node>
<StgValue><ssdm name="prod_26"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1608" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:859 %acc_25 = fadd i32 %acc_24, i32 %prod_25

]]></Node>
<StgValue><ssdm name="acc_25"/></StgValue>
</operation>

<operation id="1609" st_id="108" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:865 %prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i

]]></Node>
<StgValue><ssdm name="prod_26"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1610" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:128 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493"/></StgValue>
</operation>

<operation id="1611" st_id="109" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:129 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494"/></StgValue>
</operation>

<operation id="1612" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:130 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495"/></StgValue>
</operation>

<operation id="1613" st_id="109" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:131 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496"/></StgValue>
</operation>

<operation id="1614" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:859 %acc_25 = fadd i32 %acc_24, i32 %prod_25

]]></Node>
<StgValue><ssdm name="acc_25"/></StgValue>
</operation>

<operation id="1615" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:860 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_25, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1616" st_id="109" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:865 %prod_26 = fmul i32 %tmp_231_i, i32 %tmp_232_i

]]></Node>
<StgValue><ssdm name="prod_26"/></StgValue>
</operation>

<operation id="1617" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:866 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_26, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1618" st_id="110" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:129 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_493

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494"/></StgValue>
</operation>

<operation id="1619" st_id="110" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:131 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_495

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496"/></StgValue>
</operation>

<operation id="1620" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:869 %acc_26 = fadd i32 %acc_25, i32 %prod_26

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="1621" st_id="110" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:873 %tmp_233_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_494, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_496, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_233_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1622" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:869 %acc_26 = fadd i32 %acc_25, i32 %prod_26

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="1623" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:875 %prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i

]]></Node>
<StgValue><ssdm name="prod_27"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1624" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:869 %acc_26 = fadd i32 %acc_25, i32 %prod_26

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="1625" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:875 %prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i

]]></Node>
<StgValue><ssdm name="prod_27"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1626" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:132 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497"/></StgValue>
</operation>

<operation id="1627" st_id="113" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:133 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498"/></StgValue>
</operation>

<operation id="1628" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:134 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499"/></StgValue>
</operation>

<operation id="1629" st_id="113" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:135 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500"/></StgValue>
</operation>

<operation id="1630" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:869 %acc_26 = fadd i32 %acc_25, i32 %prod_26

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="1631" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:870 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_26, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1632" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:875 %prod_27 = fmul i32 %tmp_233_i, i32 %tmp_234_i

]]></Node>
<StgValue><ssdm name="prod_27"/></StgValue>
</operation>

<operation id="1633" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:876 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_27, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1634" st_id="114" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:133 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_497

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498"/></StgValue>
</operation>

<operation id="1635" st_id="114" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:135 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_499

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500"/></StgValue>
</operation>

<operation id="1636" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:879 %acc_27 = fadd i32 %acc_26, i32 %prod_27

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="1637" st_id="114" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:883 %tmp_235_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_498, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_500, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_235_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1638" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:879 %acc_27 = fadd i32 %acc_26, i32 %prod_27

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="1639" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:885 %prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i

]]></Node>
<StgValue><ssdm name="prod_28"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1640" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:879 %acc_27 = fadd i32 %acc_26, i32 %prod_27

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="1641" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:885 %prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i

]]></Node>
<StgValue><ssdm name="prod_28"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1642" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:136 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501"/></StgValue>
</operation>

<operation id="1643" st_id="117" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:137 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502"/></StgValue>
</operation>

<operation id="1644" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:138 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503"/></StgValue>
</operation>

<operation id="1645" st_id="117" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:139 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504"/></StgValue>
</operation>

<operation id="1646" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:879 %acc_27 = fadd i32 %acc_26, i32 %prod_27

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="1647" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:880 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_27, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1648" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:885 %prod_28 = fmul i32 %tmp_235_i, i32 %tmp_236_i

]]></Node>
<StgValue><ssdm name="prod_28"/></StgValue>
</operation>

<operation id="1649" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:886 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_28, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1650" st_id="118" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:137 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_501

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502"/></StgValue>
</operation>

<operation id="1651" st_id="118" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:139 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_503

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504"/></StgValue>
</operation>

<operation id="1652" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:889 %acc_28 = fadd i32 %acc_27, i32 %prod_28

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="1653" st_id="118" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:893 %tmp_237_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_502, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_504, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_237_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1654" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:889 %acc_28 = fadd i32 %acc_27, i32 %prod_28

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="1655" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:895 %prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i

]]></Node>
<StgValue><ssdm name="prod_29"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1656" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:889 %acc_28 = fadd i32 %acc_27, i32 %prod_28

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="1657" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:895 %prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i

]]></Node>
<StgValue><ssdm name="prod_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1658" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:140 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505"/></StgValue>
</operation>

<operation id="1659" st_id="121" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:141 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506"/></StgValue>
</operation>

<operation id="1660" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:142 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507"/></StgValue>
</operation>

<operation id="1661" st_id="121" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:143 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508"/></StgValue>
</operation>

<operation id="1662" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:889 %acc_28 = fadd i32 %acc_27, i32 %prod_28

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="1663" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:890 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_28, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1664" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:895 %prod_29 = fmul i32 %tmp_237_i, i32 %tmp_238_i

]]></Node>
<StgValue><ssdm name="prod_29"/></StgValue>
</operation>

<operation id="1665" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:896 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_29, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1666" st_id="122" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:141 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_505

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506"/></StgValue>
</operation>

<operation id="1667" st_id="122" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:143 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_507

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508"/></StgValue>
</operation>

<operation id="1668" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:899 %acc_29 = fadd i32 %acc_28, i32 %prod_29

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="1669" st_id="122" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:903 %tmp_239_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_506, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_508, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_239_i"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1670" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:899 %acc_29 = fadd i32 %acc_28, i32 %prod_29

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="1671" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:905 %prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i

]]></Node>
<StgValue><ssdm name="prod_30"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1672" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:899 %acc_29 = fadd i32 %acc_28, i32 %prod_29

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="1673" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:905 %prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i

]]></Node>
<StgValue><ssdm name="prod_30"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1674" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:144 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509"/></StgValue>
</operation>

<operation id="1675" st_id="125" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:145 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510"/></StgValue>
</operation>

<operation id="1676" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:146 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511"/></StgValue>
</operation>

<operation id="1677" st_id="125" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:147 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512"/></StgValue>
</operation>

<operation id="1678" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:899 %acc_29 = fadd i32 %acc_28, i32 %prod_29

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="1679" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:900 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_29, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1680" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:905 %prod_30 = fmul i32 %tmp_239_i, i32 %tmp_240_i

]]></Node>
<StgValue><ssdm name="prod_30"/></StgValue>
</operation>

<operation id="1681" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:906 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_30, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1682" st_id="126" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:145 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_509

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510"/></StgValue>
</operation>

<operation id="1683" st_id="126" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:147 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_511

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512"/></StgValue>
</operation>

<operation id="1684" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:909 %acc_30 = fadd i32 %acc_29, i32 %prod_30

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="1685" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:913 %tmp_241_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_510, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_512, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_241_i"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1686" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:909 %acc_30 = fadd i32 %acc_29, i32 %prod_30

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="1687" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:915 %prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i

]]></Node>
<StgValue><ssdm name="prod_31"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1688" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:909 %acc_30 = fadd i32 %acc_29, i32 %prod_30

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="1689" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:915 %prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i

]]></Node>
<StgValue><ssdm name="prod_31"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1690" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:148 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513"/></StgValue>
</operation>

<operation id="1691" st_id="129" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:149 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514"/></StgValue>
</operation>

<operation id="1692" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:150 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515"/></StgValue>
</operation>

<operation id="1693" st_id="129" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:151 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516"/></StgValue>
</operation>

<operation id="1694" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:909 %acc_30 = fadd i32 %acc_29, i32 %prod_30

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="1695" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:910 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_30, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1696" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:915 %prod_31 = fmul i32 %tmp_241_i, i32 %tmp_242_i

]]></Node>
<StgValue><ssdm name="prod_31"/></StgValue>
</operation>

<operation id="1697" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:916 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_31, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1698" st_id="130" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:149 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_513

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514"/></StgValue>
</operation>

<operation id="1699" st_id="130" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:151 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_515

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516"/></StgValue>
</operation>

<operation id="1700" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:919 %acc_31 = fadd i32 %acc_30, i32 %prod_31

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="1701" st_id="130" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:923 %tmp_243_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_514, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_516, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_243_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1702" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:919 %acc_31 = fadd i32 %acc_30, i32 %prod_31

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="1703" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:925 %prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i

]]></Node>
<StgValue><ssdm name="prod_32"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1704" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:919 %acc_31 = fadd i32 %acc_30, i32 %prod_31

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="1705" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:925 %prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i

]]></Node>
<StgValue><ssdm name="prod_32"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1706" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:152 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517"/></StgValue>
</operation>

<operation id="1707" st_id="133" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:153 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518"/></StgValue>
</operation>

<operation id="1708" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:154 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519"/></StgValue>
</operation>

<operation id="1709" st_id="133" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:155 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520"/></StgValue>
</operation>

<operation id="1710" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:919 %acc_31 = fadd i32 %acc_30, i32 %prod_31

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="1711" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:920 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_31, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1712" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:925 %prod_32 = fmul i32 %tmp_243_i, i32 %tmp_244_i

]]></Node>
<StgValue><ssdm name="prod_32"/></StgValue>
</operation>

<operation id="1713" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:926 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_32, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1714" st_id="134" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:153 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_517

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518"/></StgValue>
</operation>

<operation id="1715" st_id="134" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:155 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_519

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520"/></StgValue>
</operation>

<operation id="1716" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:929 %acc_32 = fadd i32 %acc_31, i32 %prod_32

]]></Node>
<StgValue><ssdm name="acc_32"/></StgValue>
</operation>

<operation id="1717" st_id="134" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:933 %tmp_245_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_518, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_520, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_245_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1718" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:929 %acc_32 = fadd i32 %acc_31, i32 %prod_32

]]></Node>
<StgValue><ssdm name="acc_32"/></StgValue>
</operation>

<operation id="1719" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:935 %prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i

]]></Node>
<StgValue><ssdm name="prod_33"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1720" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:929 %acc_32 = fadd i32 %acc_31, i32 %prod_32

]]></Node>
<StgValue><ssdm name="acc_32"/></StgValue>
</operation>

<operation id="1721" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:935 %prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i

]]></Node>
<StgValue><ssdm name="prod_33"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:156 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521"/></StgValue>
</operation>

<operation id="1723" st_id="137" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:157 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522"/></StgValue>
</operation>

<operation id="1724" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:158 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523"/></StgValue>
</operation>

<operation id="1725" st_id="137" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:159 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524"/></StgValue>
</operation>

<operation id="1726" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:929 %acc_32 = fadd i32 %acc_31, i32 %prod_32

]]></Node>
<StgValue><ssdm name="acc_32"/></StgValue>
</operation>

<operation id="1727" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:930 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_32, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1728" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:935 %prod_33 = fmul i32 %tmp_245_i, i32 %tmp_246_i

]]></Node>
<StgValue><ssdm name="prod_33"/></StgValue>
</operation>

<operation id="1729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:936 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_33, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1730" st_id="138" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:157 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_521

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522"/></StgValue>
</operation>

<operation id="1731" st_id="138" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:159 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_523

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524"/></StgValue>
</operation>

<operation id="1732" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:939 %acc_33 = fadd i32 %acc_32, i32 %prod_33

]]></Node>
<StgValue><ssdm name="acc_33"/></StgValue>
</operation>

<operation id="1733" st_id="138" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:943 %tmp_247_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_522, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_524, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_247_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1734" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:939 %acc_33 = fadd i32 %acc_32, i32 %prod_33

]]></Node>
<StgValue><ssdm name="acc_33"/></StgValue>
</operation>

<operation id="1735" st_id="139" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:945 %prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i

]]></Node>
<StgValue><ssdm name="prod_34"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1736" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:939 %acc_33 = fadd i32 %acc_32, i32 %prod_33

]]></Node>
<StgValue><ssdm name="acc_33"/></StgValue>
</operation>

<operation id="1737" st_id="140" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:945 %prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i

]]></Node>
<StgValue><ssdm name="prod_34"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1738" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:160 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525"/></StgValue>
</operation>

<operation id="1739" st_id="141" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:161 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526"/></StgValue>
</operation>

<operation id="1740" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:162 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527"/></StgValue>
</operation>

<operation id="1741" st_id="141" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:163 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528"/></StgValue>
</operation>

<operation id="1742" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:939 %acc_33 = fadd i32 %acc_32, i32 %prod_33

]]></Node>
<StgValue><ssdm name="acc_33"/></StgValue>
</operation>

<operation id="1743" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:940 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_33, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1744" st_id="141" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:945 %prod_34 = fmul i32 %tmp_247_i, i32 %tmp_248_i

]]></Node>
<StgValue><ssdm name="prod_34"/></StgValue>
</operation>

<operation id="1745" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:946 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_34, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1746" st_id="142" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:161 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_525

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526"/></StgValue>
</operation>

<operation id="1747" st_id="142" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:163 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_527

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528"/></StgValue>
</operation>

<operation id="1748" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:949 %acc_34 = fadd i32 %acc_33, i32 %prod_34

]]></Node>
<StgValue><ssdm name="acc_34"/></StgValue>
</operation>

<operation id="1749" st_id="142" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:953 %tmp_249_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_526, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_528, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_249_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1750" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:949 %acc_34 = fadd i32 %acc_33, i32 %prod_34

]]></Node>
<StgValue><ssdm name="acc_34"/></StgValue>
</operation>

<operation id="1751" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:955 %prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i

]]></Node>
<StgValue><ssdm name="prod_35"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1752" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:949 %acc_34 = fadd i32 %acc_33, i32 %prod_34

]]></Node>
<StgValue><ssdm name="acc_34"/></StgValue>
</operation>

<operation id="1753" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:955 %prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i

]]></Node>
<StgValue><ssdm name="prod_35"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1754" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:164 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529"/></StgValue>
</operation>

<operation id="1755" st_id="145" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:165 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530"/></StgValue>
</operation>

<operation id="1756" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:166 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531"/></StgValue>
</operation>

<operation id="1757" st_id="145" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:167 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532"/></StgValue>
</operation>

<operation id="1758" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:949 %acc_34 = fadd i32 %acc_33, i32 %prod_34

]]></Node>
<StgValue><ssdm name="acc_34"/></StgValue>
</operation>

<operation id="1759" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:950 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_34, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1760" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:955 %prod_35 = fmul i32 %tmp_249_i, i32 %tmp_250_i

]]></Node>
<StgValue><ssdm name="prod_35"/></StgValue>
</operation>

<operation id="1761" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:956 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_35, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1762" st_id="146" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:165 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_529

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530"/></StgValue>
</operation>

<operation id="1763" st_id="146" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:167 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_531

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532"/></StgValue>
</operation>

<operation id="1764" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:959 %acc_35 = fadd i32 %acc_34, i32 %prod_35

]]></Node>
<StgValue><ssdm name="acc_35"/></StgValue>
</operation>

<operation id="1765" st_id="146" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:963 %tmp_251_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_530, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_532, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_251_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1766" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:959 %acc_35 = fadd i32 %acc_34, i32 %prod_35

]]></Node>
<StgValue><ssdm name="acc_35"/></StgValue>
</operation>

<operation id="1767" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:965 %prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i

]]></Node>
<StgValue><ssdm name="prod_36"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="1768" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:959 %acc_35 = fadd i32 %acc_34, i32 %prod_35

]]></Node>
<StgValue><ssdm name="acc_35"/></StgValue>
</operation>

<operation id="1769" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:965 %prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i

]]></Node>
<StgValue><ssdm name="prod_36"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="1770" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:168 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533"/></StgValue>
</operation>

<operation id="1771" st_id="149" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:169 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534"/></StgValue>
</operation>

<operation id="1772" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:170 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535"/></StgValue>
</operation>

<operation id="1773" st_id="149" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:171 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536"/></StgValue>
</operation>

<operation id="1774" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:959 %acc_35 = fadd i32 %acc_34, i32 %prod_35

]]></Node>
<StgValue><ssdm name="acc_35"/></StgValue>
</operation>

<operation id="1775" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:960 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_35, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1776" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:965 %prod_36 = fmul i32 %tmp_251_i, i32 %tmp_252_i

]]></Node>
<StgValue><ssdm name="prod_36"/></StgValue>
</operation>

<operation id="1777" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:966 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_36, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="1778" st_id="150" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:169 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_533

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534"/></StgValue>
</operation>

<operation id="1779" st_id="150" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:171 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_535

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536"/></StgValue>
</operation>

<operation id="1780" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:969 %acc_36 = fadd i32 %acc_35, i32 %prod_36

]]></Node>
<StgValue><ssdm name="acc_36"/></StgValue>
</operation>

<operation id="1781" st_id="150" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:973 %tmp_253_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_534, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_536, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_253_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1782" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:969 %acc_36 = fadd i32 %acc_35, i32 %prod_36

]]></Node>
<StgValue><ssdm name="acc_36"/></StgValue>
</operation>

<operation id="1783" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:975 %prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i

]]></Node>
<StgValue><ssdm name="prod_37"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1784" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:969 %acc_36 = fadd i32 %acc_35, i32 %prod_36

]]></Node>
<StgValue><ssdm name="acc_36"/></StgValue>
</operation>

<operation id="1785" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:975 %prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i

]]></Node>
<StgValue><ssdm name="prod_37"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1786" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:172 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537"/></StgValue>
</operation>

<operation id="1787" st_id="153" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:173 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538"/></StgValue>
</operation>

<operation id="1788" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:174 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539"/></StgValue>
</operation>

<operation id="1789" st_id="153" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:175 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540"/></StgValue>
</operation>

<operation id="1790" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:969 %acc_36 = fadd i32 %acc_35, i32 %prod_36

]]></Node>
<StgValue><ssdm name="acc_36"/></StgValue>
</operation>

<operation id="1791" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:970 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_36, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1792" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:975 %prod_37 = fmul i32 %tmp_253_i, i32 %tmp_254_i

]]></Node>
<StgValue><ssdm name="prod_37"/></StgValue>
</operation>

<operation id="1793" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:976 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_37, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1794" st_id="154" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:173 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_537

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538"/></StgValue>
</operation>

<operation id="1795" st_id="154" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:175 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_539

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540"/></StgValue>
</operation>

<operation id="1796" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:979 %acc_37 = fadd i32 %acc_36, i32 %prod_37

]]></Node>
<StgValue><ssdm name="acc_37"/></StgValue>
</operation>

<operation id="1797" st_id="154" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:983 %tmp_255_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_538, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_540, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1798" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:979 %acc_37 = fadd i32 %acc_36, i32 %prod_37

]]></Node>
<StgValue><ssdm name="acc_37"/></StgValue>
</operation>

<operation id="1799" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:985 %prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i

]]></Node>
<StgValue><ssdm name="prod_38"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1800" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:979 %acc_37 = fadd i32 %acc_36, i32 %prod_37

]]></Node>
<StgValue><ssdm name="acc_37"/></StgValue>
</operation>

<operation id="1801" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:985 %prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i

]]></Node>
<StgValue><ssdm name="prod_38"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1802" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:176 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541"/></StgValue>
</operation>

<operation id="1803" st_id="157" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:177 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542"/></StgValue>
</operation>

<operation id="1804" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:178 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543"/></StgValue>
</operation>

<operation id="1805" st_id="157" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:179 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544"/></StgValue>
</operation>

<operation id="1806" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:979 %acc_37 = fadd i32 %acc_36, i32 %prod_37

]]></Node>
<StgValue><ssdm name="acc_37"/></StgValue>
</operation>

<operation id="1807" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:980 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_37, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1808" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:985 %prod_38 = fmul i32 %tmp_255_i, i32 %tmp_256_i

]]></Node>
<StgValue><ssdm name="prod_38"/></StgValue>
</operation>

<operation id="1809" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:986 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_38, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1810" st_id="158" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:177 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_541

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542"/></StgValue>
</operation>

<operation id="1811" st_id="158" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:179 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_543

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544"/></StgValue>
</operation>

<operation id="1812" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:989 %acc_38 = fadd i32 %acc_37, i32 %prod_38

]]></Node>
<StgValue><ssdm name="acc_38"/></StgValue>
</operation>

<operation id="1813" st_id="158" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:993 %tmp_257_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_542, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_544, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_257_i"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1814" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:989 %acc_38 = fadd i32 %acc_37, i32 %prod_38

]]></Node>
<StgValue><ssdm name="acc_38"/></StgValue>
</operation>

<operation id="1815" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:995 %prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i

]]></Node>
<StgValue><ssdm name="prod_39"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1816" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:989 %acc_38 = fadd i32 %acc_37, i32 %prod_38

]]></Node>
<StgValue><ssdm name="acc_38"/></StgValue>
</operation>

<operation id="1817" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:995 %prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i

]]></Node>
<StgValue><ssdm name="prod_39"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1818" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:180 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545"/></StgValue>
</operation>

<operation id="1819" st_id="161" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:181 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546"/></StgValue>
</operation>

<operation id="1820" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:182 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547"/></StgValue>
</operation>

<operation id="1821" st_id="161" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:183 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548"/></StgValue>
</operation>

<operation id="1822" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:989 %acc_38 = fadd i32 %acc_37, i32 %prod_38

]]></Node>
<StgValue><ssdm name="acc_38"/></StgValue>
</operation>

<operation id="1823" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:990 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_38, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1824" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:995 %prod_39 = fmul i32 %tmp_257_i, i32 %tmp_258_i

]]></Node>
<StgValue><ssdm name="prod_39"/></StgValue>
</operation>

<operation id="1825" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:996 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_39, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1826" st_id="162" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:181 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_545

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546"/></StgValue>
</operation>

<operation id="1827" st_id="162" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:183 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_547

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548"/></StgValue>
</operation>

<operation id="1828" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:999 %acc_39 = fadd i32 %acc_38, i32 %prod_39

]]></Node>
<StgValue><ssdm name="acc_39"/></StgValue>
</operation>

<operation id="1829" st_id="162" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1003 %tmp_259_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_546, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_548, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_259_i"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1830" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:999 %acc_39 = fadd i32 %acc_38, i32 %prod_39

]]></Node>
<StgValue><ssdm name="acc_39"/></StgValue>
</operation>

<operation id="1831" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1005 %prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i

]]></Node>
<StgValue><ssdm name="prod_40"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1832" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:999 %acc_39 = fadd i32 %acc_38, i32 %prod_39

]]></Node>
<StgValue><ssdm name="acc_39"/></StgValue>
</operation>

<operation id="1833" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1005 %prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i

]]></Node>
<StgValue><ssdm name="prod_40"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1834" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:184 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549"/></StgValue>
</operation>

<operation id="1835" st_id="165" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:185 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550"/></StgValue>
</operation>

<operation id="1836" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:186 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551"/></StgValue>
</operation>

<operation id="1837" st_id="165" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:187 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552"/></StgValue>
</operation>

<operation id="1838" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:999 %acc_39 = fadd i32 %acc_38, i32 %prod_39

]]></Node>
<StgValue><ssdm name="acc_39"/></StgValue>
</operation>

<operation id="1839" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1000 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_39, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1840" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1005 %prod_40 = fmul i32 %tmp_259_i, i32 %tmp_260_i

]]></Node>
<StgValue><ssdm name="prod_40"/></StgValue>
</operation>

<operation id="1841" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1006 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_40, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="1842" st_id="166" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:185 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_549

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550"/></StgValue>
</operation>

<operation id="1843" st_id="166" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:187 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_551

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552"/></StgValue>
</operation>

<operation id="1844" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1009 %acc_40 = fadd i32 %acc_39, i32 %prod_40

]]></Node>
<StgValue><ssdm name="acc_40"/></StgValue>
</operation>

<operation id="1845" st_id="166" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1013 %tmp_261_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_550, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_552, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_261_i"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="1846" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1009 %acc_40 = fadd i32 %acc_39, i32 %prod_40

]]></Node>
<StgValue><ssdm name="acc_40"/></StgValue>
</operation>

<operation id="1847" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1015 %prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i

]]></Node>
<StgValue><ssdm name="prod_41"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="1848" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1009 %acc_40 = fadd i32 %acc_39, i32 %prod_40

]]></Node>
<StgValue><ssdm name="acc_40"/></StgValue>
</operation>

<operation id="1849" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1015 %prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i

]]></Node>
<StgValue><ssdm name="prod_41"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="1850" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:188 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553"/></StgValue>
</operation>

<operation id="1851" st_id="169" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:189 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554"/></StgValue>
</operation>

<operation id="1852" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:190 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555"/></StgValue>
</operation>

<operation id="1853" st_id="169" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:191 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556"/></StgValue>
</operation>

<operation id="1854" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1009 %acc_40 = fadd i32 %acc_39, i32 %prod_40

]]></Node>
<StgValue><ssdm name="acc_40"/></StgValue>
</operation>

<operation id="1855" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1010 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_40, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1856" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1015 %prod_41 = fmul i32 %tmp_261_i, i32 %tmp_262_i

]]></Node>
<StgValue><ssdm name="prod_41"/></StgValue>
</operation>

<operation id="1857" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1016 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_41, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="1858" st_id="170" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:189 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_553

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554"/></StgValue>
</operation>

<operation id="1859" st_id="170" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:191 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_555

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556"/></StgValue>
</operation>

<operation id="1860" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1019 %acc_41 = fadd i32 %acc_40, i32 %prod_41

]]></Node>
<StgValue><ssdm name="acc_41"/></StgValue>
</operation>

<operation id="1861" st_id="170" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1023 %tmp_263_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_554, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_556, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="1862" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1019 %acc_41 = fadd i32 %acc_40, i32 %prod_41

]]></Node>
<StgValue><ssdm name="acc_41"/></StgValue>
</operation>

<operation id="1863" st_id="171" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1025 %prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i

]]></Node>
<StgValue><ssdm name="prod_42"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="1864" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1019 %acc_41 = fadd i32 %acc_40, i32 %prod_41

]]></Node>
<StgValue><ssdm name="acc_41"/></StgValue>
</operation>

<operation id="1865" st_id="172" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1025 %prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i

]]></Node>
<StgValue><ssdm name="prod_42"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="1866" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:192 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557"/></StgValue>
</operation>

<operation id="1867" st_id="173" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:193 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558"/></StgValue>
</operation>

<operation id="1868" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:194 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559"/></StgValue>
</operation>

<operation id="1869" st_id="173" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:195 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560"/></StgValue>
</operation>

<operation id="1870" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1019 %acc_41 = fadd i32 %acc_40, i32 %prod_41

]]></Node>
<StgValue><ssdm name="acc_41"/></StgValue>
</operation>

<operation id="1871" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1020 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_41, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1872" st_id="173" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1025 %prod_42 = fmul i32 %tmp_263_i, i32 %tmp_264_i

]]></Node>
<StgValue><ssdm name="prod_42"/></StgValue>
</operation>

<operation id="1873" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1026 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_42, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="1874" st_id="174" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:193 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_557

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558"/></StgValue>
</operation>

<operation id="1875" st_id="174" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:195 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_559

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560"/></StgValue>
</operation>

<operation id="1876" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1029 %acc_42 = fadd i32 %acc_41, i32 %prod_42

]]></Node>
<StgValue><ssdm name="acc_42"/></StgValue>
</operation>

<operation id="1877" st_id="174" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1033 %tmp_265_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_558, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_560, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_265_i"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="1878" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1029 %acc_42 = fadd i32 %acc_41, i32 %prod_42

]]></Node>
<StgValue><ssdm name="acc_42"/></StgValue>
</operation>

<operation id="1879" st_id="175" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1035 %prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i

]]></Node>
<StgValue><ssdm name="prod_43"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="1880" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1029 %acc_42 = fadd i32 %acc_41, i32 %prod_42

]]></Node>
<StgValue><ssdm name="acc_42"/></StgValue>
</operation>

<operation id="1881" st_id="176" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1035 %prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i

]]></Node>
<StgValue><ssdm name="prod_43"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="1882" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:196 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561"/></StgValue>
</operation>

<operation id="1883" st_id="177" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:197 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562"/></StgValue>
</operation>

<operation id="1884" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:198 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563"/></StgValue>
</operation>

<operation id="1885" st_id="177" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:199 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564"/></StgValue>
</operation>

<operation id="1886" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1029 %acc_42 = fadd i32 %acc_41, i32 %prod_42

]]></Node>
<StgValue><ssdm name="acc_42"/></StgValue>
</operation>

<operation id="1887" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1030 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_42, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1888" st_id="177" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1035 %prod_43 = fmul i32 %tmp_265_i, i32 %tmp_266_i

]]></Node>
<StgValue><ssdm name="prod_43"/></StgValue>
</operation>

<operation id="1889" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1036 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_43, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="1890" st_id="178" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:197 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_561

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562"/></StgValue>
</operation>

<operation id="1891" st_id="178" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:199 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_563

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564"/></StgValue>
</operation>

<operation id="1892" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1039 %acc_43 = fadd i32 %acc_42, i32 %prod_43

]]></Node>
<StgValue><ssdm name="acc_43"/></StgValue>
</operation>

<operation id="1893" st_id="178" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1043 %tmp_267_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_562, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_564, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_267_i"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="1894" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1039 %acc_43 = fadd i32 %acc_42, i32 %prod_43

]]></Node>
<StgValue><ssdm name="acc_43"/></StgValue>
</operation>

<operation id="1895" st_id="179" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1045 %prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i

]]></Node>
<StgValue><ssdm name="prod_44"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="1896" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1039 %acc_43 = fadd i32 %acc_42, i32 %prod_43

]]></Node>
<StgValue><ssdm name="acc_43"/></StgValue>
</operation>

<operation id="1897" st_id="180" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1045 %prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i

]]></Node>
<StgValue><ssdm name="prod_44"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="1898" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:200 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565"/></StgValue>
</operation>

<operation id="1899" st_id="181" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:201 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566"/></StgValue>
</operation>

<operation id="1900" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:202 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567"/></StgValue>
</operation>

<operation id="1901" st_id="181" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:203 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568"/></StgValue>
</operation>

<operation id="1902" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1039 %acc_43 = fadd i32 %acc_42, i32 %prod_43

]]></Node>
<StgValue><ssdm name="acc_43"/></StgValue>
</operation>

<operation id="1903" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1040 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_43, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1904" st_id="181" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1045 %prod_44 = fmul i32 %tmp_267_i, i32 %tmp_268_i

]]></Node>
<StgValue><ssdm name="prod_44"/></StgValue>
</operation>

<operation id="1905" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1046 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_44, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="1906" st_id="182" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:201 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_565

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566"/></StgValue>
</operation>

<operation id="1907" st_id="182" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:203 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_567

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568"/></StgValue>
</operation>

<operation id="1908" st_id="182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1049 %acc_44 = fadd i32 %acc_43, i32 %prod_44

]]></Node>
<StgValue><ssdm name="acc_44"/></StgValue>
</operation>

<operation id="1909" st_id="182" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1053 %tmp_269_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_566, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_568, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="1910" st_id="183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1049 %acc_44 = fadd i32 %acc_43, i32 %prod_44

]]></Node>
<StgValue><ssdm name="acc_44"/></StgValue>
</operation>

<operation id="1911" st_id="183" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1055 %prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i

]]></Node>
<StgValue><ssdm name="prod_45"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="1912" st_id="184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1049 %acc_44 = fadd i32 %acc_43, i32 %prod_44

]]></Node>
<StgValue><ssdm name="acc_44"/></StgValue>
</operation>

<operation id="1913" st_id="184" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1055 %prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i

]]></Node>
<StgValue><ssdm name="prod_45"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="1914" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:204 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569"/></StgValue>
</operation>

<operation id="1915" st_id="185" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:205 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570"/></StgValue>
</operation>

<operation id="1916" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:206 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571"/></StgValue>
</operation>

<operation id="1917" st_id="185" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:207 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572"/></StgValue>
</operation>

<operation id="1918" st_id="185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1049 %acc_44 = fadd i32 %acc_43, i32 %prod_44

]]></Node>
<StgValue><ssdm name="acc_44"/></StgValue>
</operation>

<operation id="1919" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1050 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_44, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1920" st_id="185" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1055 %prod_45 = fmul i32 %tmp_269_i, i32 %tmp_270_i

]]></Node>
<StgValue><ssdm name="prod_45"/></StgValue>
</operation>

<operation id="1921" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1056 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_45, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="1922" st_id="186" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:205 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_569

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570"/></StgValue>
</operation>

<operation id="1923" st_id="186" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:207 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_571

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572"/></StgValue>
</operation>

<operation id="1924" st_id="186" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1059 %acc_45 = fadd i32 %acc_44, i32 %prod_45

]]></Node>
<StgValue><ssdm name="acc_45"/></StgValue>
</operation>

<operation id="1925" st_id="186" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1063 %tmp_271_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_570, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_572, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="1926" st_id="187" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1059 %acc_45 = fadd i32 %acc_44, i32 %prod_45

]]></Node>
<StgValue><ssdm name="acc_45"/></StgValue>
</operation>

<operation id="1927" st_id="187" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1065 %prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i

]]></Node>
<StgValue><ssdm name="prod_46"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="1928" st_id="188" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1059 %acc_45 = fadd i32 %acc_44, i32 %prod_45

]]></Node>
<StgValue><ssdm name="acc_45"/></StgValue>
</operation>

<operation id="1929" st_id="188" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1065 %prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i

]]></Node>
<StgValue><ssdm name="prod_46"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="1930" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:208 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573"/></StgValue>
</operation>

<operation id="1931" st_id="189" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:209 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574"/></StgValue>
</operation>

<operation id="1932" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:210 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575"/></StgValue>
</operation>

<operation id="1933" st_id="189" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:211 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576"/></StgValue>
</operation>

<operation id="1934" st_id="189" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1059 %acc_45 = fadd i32 %acc_44, i32 %prod_45

]]></Node>
<StgValue><ssdm name="acc_45"/></StgValue>
</operation>

<operation id="1935" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1060 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_45, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1936" st_id="189" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1065 %prod_46 = fmul i32 %tmp_271_i, i32 %tmp_272_i

]]></Node>
<StgValue><ssdm name="prod_46"/></StgValue>
</operation>

<operation id="1937" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1066 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_46, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="1938" st_id="190" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:209 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_573

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574"/></StgValue>
</operation>

<operation id="1939" st_id="190" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:211 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_575

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576"/></StgValue>
</operation>

<operation id="1940" st_id="190" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1069 %acc_46 = fadd i32 %acc_45, i32 %prod_46

]]></Node>
<StgValue><ssdm name="acc_46"/></StgValue>
</operation>

<operation id="1941" st_id="190" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1073 %tmp_273_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_574, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_576, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_273_i"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="1942" st_id="191" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1069 %acc_46 = fadd i32 %acc_45, i32 %prod_46

]]></Node>
<StgValue><ssdm name="acc_46"/></StgValue>
</operation>

<operation id="1943" st_id="191" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1075 %prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i

]]></Node>
<StgValue><ssdm name="prod_47"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="1944" st_id="192" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1069 %acc_46 = fadd i32 %acc_45, i32 %prod_46

]]></Node>
<StgValue><ssdm name="acc_46"/></StgValue>
</operation>

<operation id="1945" st_id="192" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1075 %prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i

]]></Node>
<StgValue><ssdm name="prod_47"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="1946" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:212 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577"/></StgValue>
</operation>

<operation id="1947" st_id="193" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:213 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578"/></StgValue>
</operation>

<operation id="1948" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:214 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579"/></StgValue>
</operation>

<operation id="1949" st_id="193" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:215 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580"/></StgValue>
</operation>

<operation id="1950" st_id="193" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1069 %acc_46 = fadd i32 %acc_45, i32 %prod_46

]]></Node>
<StgValue><ssdm name="acc_46"/></StgValue>
</operation>

<operation id="1951" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1070 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_46, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1952" st_id="193" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1075 %prod_47 = fmul i32 %tmp_273_i, i32 %tmp_274_i

]]></Node>
<StgValue><ssdm name="prod_47"/></StgValue>
</operation>

<operation id="1953" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1076 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_47, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="1954" st_id="194" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:213 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_577

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578"/></StgValue>
</operation>

<operation id="1955" st_id="194" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:215 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_579

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580"/></StgValue>
</operation>

<operation id="1956" st_id="194" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1079 %acc_47 = fadd i32 %acc_46, i32 %prod_47

]]></Node>
<StgValue><ssdm name="acc_47"/></StgValue>
</operation>

<operation id="1957" st_id="194" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1083 %tmp_275_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_578, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_580, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_275_i"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="1958" st_id="195" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1079 %acc_47 = fadd i32 %acc_46, i32 %prod_47

]]></Node>
<StgValue><ssdm name="acc_47"/></StgValue>
</operation>

<operation id="1959" st_id="195" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1085 %prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i

]]></Node>
<StgValue><ssdm name="prod_48"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="1960" st_id="196" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1079 %acc_47 = fadd i32 %acc_46, i32 %prod_47

]]></Node>
<StgValue><ssdm name="acc_47"/></StgValue>
</operation>

<operation id="1961" st_id="196" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1085 %prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i

]]></Node>
<StgValue><ssdm name="prod_48"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="1962" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:216 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581"/></StgValue>
</operation>

<operation id="1963" st_id="197" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:217 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582"/></StgValue>
</operation>

<operation id="1964" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:218 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583"/></StgValue>
</operation>

<operation id="1965" st_id="197" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:219 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584"/></StgValue>
</operation>

<operation id="1966" st_id="197" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1079 %acc_47 = fadd i32 %acc_46, i32 %prod_47

]]></Node>
<StgValue><ssdm name="acc_47"/></StgValue>
</operation>

<operation id="1967" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1080 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_47, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1968" st_id="197" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1085 %prod_48 = fmul i32 %tmp_275_i, i32 %tmp_276_i

]]></Node>
<StgValue><ssdm name="prod_48"/></StgValue>
</operation>

<operation id="1969" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1086 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_48, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="1970" st_id="198" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:217 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_581

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582"/></StgValue>
</operation>

<operation id="1971" st_id="198" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:219 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_583

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584"/></StgValue>
</operation>

<operation id="1972" st_id="198" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1089 %acc_48 = fadd i32 %acc_47, i32 %prod_48

]]></Node>
<StgValue><ssdm name="acc_48"/></StgValue>
</operation>

<operation id="1973" st_id="198" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1093 %tmp_277_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_582, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_584, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_277_i"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="1974" st_id="199" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1089 %acc_48 = fadd i32 %acc_47, i32 %prod_48

]]></Node>
<StgValue><ssdm name="acc_48"/></StgValue>
</operation>

<operation id="1975" st_id="199" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1095 %prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i

]]></Node>
<StgValue><ssdm name="prod_49"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="1976" st_id="200" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1089 %acc_48 = fadd i32 %acc_47, i32 %prod_48

]]></Node>
<StgValue><ssdm name="acc_48"/></StgValue>
</operation>

<operation id="1977" st_id="200" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1095 %prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i

]]></Node>
<StgValue><ssdm name="prod_49"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="1978" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:220 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585"/></StgValue>
</operation>

<operation id="1979" st_id="201" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:221 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586"/></StgValue>
</operation>

<operation id="1980" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:222 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587"/></StgValue>
</operation>

<operation id="1981" st_id="201" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:223 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588"/></StgValue>
</operation>

<operation id="1982" st_id="201" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1089 %acc_48 = fadd i32 %acc_47, i32 %prod_48

]]></Node>
<StgValue><ssdm name="acc_48"/></StgValue>
</operation>

<operation id="1983" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1090 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_48, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="1984" st_id="201" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1095 %prod_49 = fmul i32 %tmp_277_i, i32 %tmp_278_i

]]></Node>
<StgValue><ssdm name="prod_49"/></StgValue>
</operation>

<operation id="1985" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1096 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_49, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="1986" st_id="202" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:221 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_585

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586"/></StgValue>
</operation>

<operation id="1987" st_id="202" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:223 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_587

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588"/></StgValue>
</operation>

<operation id="1988" st_id="202" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1099 %acc_49 = fadd i32 %acc_48, i32 %prod_49

]]></Node>
<StgValue><ssdm name="acc_49"/></StgValue>
</operation>

<operation id="1989" st_id="202" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1103 %tmp_279_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_586, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_588, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="1990" st_id="203" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1099 %acc_49 = fadd i32 %acc_48, i32 %prod_49

]]></Node>
<StgValue><ssdm name="acc_49"/></StgValue>
</operation>

<operation id="1991" st_id="203" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1105 %prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i

]]></Node>
<StgValue><ssdm name="prod_50"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="1992" st_id="204" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1099 %acc_49 = fadd i32 %acc_48, i32 %prod_49

]]></Node>
<StgValue><ssdm name="acc_49"/></StgValue>
</operation>

<operation id="1993" st_id="204" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1105 %prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i

]]></Node>
<StgValue><ssdm name="prod_50"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="1994" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:224 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589"/></StgValue>
</operation>

<operation id="1995" st_id="205" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:225 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590"/></StgValue>
</operation>

<operation id="1996" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:226 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591"/></StgValue>
</operation>

<operation id="1997" st_id="205" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:227 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592"/></StgValue>
</operation>

<operation id="1998" st_id="205" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1099 %acc_49 = fadd i32 %acc_48, i32 %prod_49

]]></Node>
<StgValue><ssdm name="acc_49"/></StgValue>
</operation>

<operation id="1999" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1100 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_49, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2000" st_id="205" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1105 %prod_50 = fmul i32 %tmp_279_i, i32 %tmp_280_i

]]></Node>
<StgValue><ssdm name="prod_50"/></StgValue>
</operation>

<operation id="2001" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1106 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_50, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="2002" st_id="206" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:225 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_589

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590"/></StgValue>
</operation>

<operation id="2003" st_id="206" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:227 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_591

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592"/></StgValue>
</operation>

<operation id="2004" st_id="206" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1109 %acc_50 = fadd i32 %acc_49, i32 %prod_50

]]></Node>
<StgValue><ssdm name="acc_50"/></StgValue>
</operation>

<operation id="2005" st_id="206" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1113 %tmp_281_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_590, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_592, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_281_i"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="2006" st_id="207" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1109 %acc_50 = fadd i32 %acc_49, i32 %prod_50

]]></Node>
<StgValue><ssdm name="acc_50"/></StgValue>
</operation>

<operation id="2007" st_id="207" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1115 %prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i

]]></Node>
<StgValue><ssdm name="prod_51"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="2008" st_id="208" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1109 %acc_50 = fadd i32 %acc_49, i32 %prod_50

]]></Node>
<StgValue><ssdm name="acc_50"/></StgValue>
</operation>

<operation id="2009" st_id="208" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1115 %prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i

]]></Node>
<StgValue><ssdm name="prod_51"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="2010" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:228 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593"/></StgValue>
</operation>

<operation id="2011" st_id="209" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:229 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594"/></StgValue>
</operation>

<operation id="2012" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:230 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595"/></StgValue>
</operation>

<operation id="2013" st_id="209" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:231 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596"/></StgValue>
</operation>

<operation id="2014" st_id="209" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1109 %acc_50 = fadd i32 %acc_49, i32 %prod_50

]]></Node>
<StgValue><ssdm name="acc_50"/></StgValue>
</operation>

<operation id="2015" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1110 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_50, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2016" st_id="209" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1115 %prod_51 = fmul i32 %tmp_281_i, i32 %tmp_282_i

]]></Node>
<StgValue><ssdm name="prod_51"/></StgValue>
</operation>

<operation id="2017" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1116 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_51, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="2018" st_id="210" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:229 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_593

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594"/></StgValue>
</operation>

<operation id="2019" st_id="210" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:231 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_595

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596"/></StgValue>
</operation>

<operation id="2020" st_id="210" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1119 %acc_51 = fadd i32 %acc_50, i32 %prod_51

]]></Node>
<StgValue><ssdm name="acc_51"/></StgValue>
</operation>

<operation id="2021" st_id="210" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1123 %tmp_283_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_594, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_596, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_283_i"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="2022" st_id="211" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1119 %acc_51 = fadd i32 %acc_50, i32 %prod_51

]]></Node>
<StgValue><ssdm name="acc_51"/></StgValue>
</operation>

<operation id="2023" st_id="211" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1125 %prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i

]]></Node>
<StgValue><ssdm name="prod_52"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="2024" st_id="212" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1119 %acc_51 = fadd i32 %acc_50, i32 %prod_51

]]></Node>
<StgValue><ssdm name="acc_51"/></StgValue>
</operation>

<operation id="2025" st_id="212" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1125 %prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i

]]></Node>
<StgValue><ssdm name="prod_52"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="2026" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:232 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597"/></StgValue>
</operation>

<operation id="2027" st_id="213" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:233 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598"/></StgValue>
</operation>

<operation id="2028" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:234 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599"/></StgValue>
</operation>

<operation id="2029" st_id="213" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:235 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600"/></StgValue>
</operation>

<operation id="2030" st_id="213" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1119 %acc_51 = fadd i32 %acc_50, i32 %prod_51

]]></Node>
<StgValue><ssdm name="acc_51"/></StgValue>
</operation>

<operation id="2031" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1120 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_51, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2032" st_id="213" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1125 %prod_52 = fmul i32 %tmp_283_i, i32 %tmp_284_i

]]></Node>
<StgValue><ssdm name="prod_52"/></StgValue>
</operation>

<operation id="2033" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1126 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_52, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="2034" st_id="214" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:233 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_597

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598"/></StgValue>
</operation>

<operation id="2035" st_id="214" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:235 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_599

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600"/></StgValue>
</operation>

<operation id="2036" st_id="214" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1129 %acc_52 = fadd i32 %acc_51, i32 %prod_52

]]></Node>
<StgValue><ssdm name="acc_52"/></StgValue>
</operation>

<operation id="2037" st_id="214" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1133 %tmp_285_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_598, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_600, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_285_i"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="2038" st_id="215" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1129 %acc_52 = fadd i32 %acc_51, i32 %prod_52

]]></Node>
<StgValue><ssdm name="acc_52"/></StgValue>
</operation>

<operation id="2039" st_id="215" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1135 %prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i

]]></Node>
<StgValue><ssdm name="prod_53"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="2040" st_id="216" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1129 %acc_52 = fadd i32 %acc_51, i32 %prod_52

]]></Node>
<StgValue><ssdm name="acc_52"/></StgValue>
</operation>

<operation id="2041" st_id="216" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1135 %prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i

]]></Node>
<StgValue><ssdm name="prod_53"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="2042" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:236 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601"/></StgValue>
</operation>

<operation id="2043" st_id="217" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:237 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602"/></StgValue>
</operation>

<operation id="2044" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:238 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603"/></StgValue>
</operation>

<operation id="2045" st_id="217" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:239 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604"/></StgValue>
</operation>

<operation id="2046" st_id="217" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1129 %acc_52 = fadd i32 %acc_51, i32 %prod_52

]]></Node>
<StgValue><ssdm name="acc_52"/></StgValue>
</operation>

<operation id="2047" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1130 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_52, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2048" st_id="217" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1135 %prod_53 = fmul i32 %tmp_285_i, i32 %tmp_286_i

]]></Node>
<StgValue><ssdm name="prod_53"/></StgValue>
</operation>

<operation id="2049" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1136 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_53, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="2050" st_id="218" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:237 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_601

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602"/></StgValue>
</operation>

<operation id="2051" st_id="218" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:239 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_603

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604"/></StgValue>
</operation>

<operation id="2052" st_id="218" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1139 %acc_53 = fadd i32 %acc_52, i32 %prod_53

]]></Node>
<StgValue><ssdm name="acc_53"/></StgValue>
</operation>

<operation id="2053" st_id="218" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1143 %tmp_287_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_602, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_604, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_287_i"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="2054" st_id="219" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1139 %acc_53 = fadd i32 %acc_52, i32 %prod_53

]]></Node>
<StgValue><ssdm name="acc_53"/></StgValue>
</operation>

<operation id="2055" st_id="219" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1145 %prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i

]]></Node>
<StgValue><ssdm name="prod_54"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="2056" st_id="220" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1139 %acc_53 = fadd i32 %acc_52, i32 %prod_53

]]></Node>
<StgValue><ssdm name="acc_53"/></StgValue>
</operation>

<operation id="2057" st_id="220" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1145 %prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i

]]></Node>
<StgValue><ssdm name="prod_54"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="2058" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:240 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605"/></StgValue>
</operation>

<operation id="2059" st_id="221" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:241 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606"/></StgValue>
</operation>

<operation id="2060" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:242 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607"/></StgValue>
</operation>

<operation id="2061" st_id="221" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:243 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608"/></StgValue>
</operation>

<operation id="2062" st_id="221" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1139 %acc_53 = fadd i32 %acc_52, i32 %prod_53

]]></Node>
<StgValue><ssdm name="acc_53"/></StgValue>
</operation>

<operation id="2063" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1140 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_53, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2064" st_id="221" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1145 %prod_54 = fmul i32 %tmp_287_i, i32 %tmp_288_i

]]></Node>
<StgValue><ssdm name="prod_54"/></StgValue>
</operation>

<operation id="2065" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1146 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_54, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="2066" st_id="222" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:241 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_605

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606"/></StgValue>
</operation>

<operation id="2067" st_id="222" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:243 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_607

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608"/></StgValue>
</operation>

<operation id="2068" st_id="222" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1149 %acc_54 = fadd i32 %acc_53, i32 %prod_54

]]></Node>
<StgValue><ssdm name="acc_54"/></StgValue>
</operation>

<operation id="2069" st_id="222" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1153 %tmp_289_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_606, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_608, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_289_i"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="2070" st_id="223" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1149 %acc_54 = fadd i32 %acc_53, i32 %prod_54

]]></Node>
<StgValue><ssdm name="acc_54"/></StgValue>
</operation>

<operation id="2071" st_id="223" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1155 %prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i

]]></Node>
<StgValue><ssdm name="prod_55"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="2072" st_id="224" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1149 %acc_54 = fadd i32 %acc_53, i32 %prod_54

]]></Node>
<StgValue><ssdm name="acc_54"/></StgValue>
</operation>

<operation id="2073" st_id="224" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1155 %prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i

]]></Node>
<StgValue><ssdm name="prod_55"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="2074" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:244 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609"/></StgValue>
</operation>

<operation id="2075" st_id="225" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:245 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610"/></StgValue>
</operation>

<operation id="2076" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:246 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611"/></StgValue>
</operation>

<operation id="2077" st_id="225" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:247 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612"/></StgValue>
</operation>

<operation id="2078" st_id="225" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1149 %acc_54 = fadd i32 %acc_53, i32 %prod_54

]]></Node>
<StgValue><ssdm name="acc_54"/></StgValue>
</operation>

<operation id="2079" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1150 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_54, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2080" st_id="225" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1155 %prod_55 = fmul i32 %tmp_289_i, i32 %tmp_290_i

]]></Node>
<StgValue><ssdm name="prod_55"/></StgValue>
</operation>

<operation id="2081" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1156 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_55, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="2082" st_id="226" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:245 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_609

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610"/></StgValue>
</operation>

<operation id="2083" st_id="226" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:247 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_611

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612"/></StgValue>
</operation>

<operation id="2084" st_id="226" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1159 %acc_55 = fadd i32 %acc_54, i32 %prod_55

]]></Node>
<StgValue><ssdm name="acc_55"/></StgValue>
</operation>

<operation id="2085" st_id="226" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1163 %tmp_291_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_610, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_612, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_291_i"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="2086" st_id="227" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1159 %acc_55 = fadd i32 %acc_54, i32 %prod_55

]]></Node>
<StgValue><ssdm name="acc_55"/></StgValue>
</operation>

<operation id="2087" st_id="227" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1165 %prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i

]]></Node>
<StgValue><ssdm name="prod_56"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="2088" st_id="228" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1159 %acc_55 = fadd i32 %acc_54, i32 %prod_55

]]></Node>
<StgValue><ssdm name="acc_55"/></StgValue>
</operation>

<operation id="2089" st_id="228" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1165 %prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i

]]></Node>
<StgValue><ssdm name="prod_56"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="2090" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:248 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613"/></StgValue>
</operation>

<operation id="2091" st_id="229" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:249 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614"/></StgValue>
</operation>

<operation id="2092" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:250 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615"/></StgValue>
</operation>

<operation id="2093" st_id="229" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:251 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616"/></StgValue>
</operation>

<operation id="2094" st_id="229" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1159 %acc_55 = fadd i32 %acc_54, i32 %prod_55

]]></Node>
<StgValue><ssdm name="acc_55"/></StgValue>
</operation>

<operation id="2095" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1160 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_55, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2096" st_id="229" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1165 %prod_56 = fmul i32 %tmp_291_i, i32 %tmp_292_i

]]></Node>
<StgValue><ssdm name="prod_56"/></StgValue>
</operation>

<operation id="2097" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1166 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_56, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="2098" st_id="230" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:249 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_613

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614"/></StgValue>
</operation>

<operation id="2099" st_id="230" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:251 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_615

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616"/></StgValue>
</operation>

<operation id="2100" st_id="230" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1169 %acc_56 = fadd i32 %acc_55, i32 %prod_56

]]></Node>
<StgValue><ssdm name="acc_56"/></StgValue>
</operation>

<operation id="2101" st_id="230" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1173 %tmp_293_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_614, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_616, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_293_i"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="2102" st_id="231" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1169 %acc_56 = fadd i32 %acc_55, i32 %prod_56

]]></Node>
<StgValue><ssdm name="acc_56"/></StgValue>
</operation>

<operation id="2103" st_id="231" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1175 %prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i

]]></Node>
<StgValue><ssdm name="prod_57"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="2104" st_id="232" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1169 %acc_56 = fadd i32 %acc_55, i32 %prod_56

]]></Node>
<StgValue><ssdm name="acc_56"/></StgValue>
</operation>

<operation id="2105" st_id="232" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1175 %prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i

]]></Node>
<StgValue><ssdm name="prod_57"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="2106" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:252 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617"/></StgValue>
</operation>

<operation id="2107" st_id="233" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:253 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618"/></StgValue>
</operation>

<operation id="2108" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:254 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619"/></StgValue>
</operation>

<operation id="2109" st_id="233" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:255 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620"/></StgValue>
</operation>

<operation id="2110" st_id="233" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1169 %acc_56 = fadd i32 %acc_55, i32 %prod_56

]]></Node>
<StgValue><ssdm name="acc_56"/></StgValue>
</operation>

<operation id="2111" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1170 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_56, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2112" st_id="233" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1175 %prod_57 = fmul i32 %tmp_293_i, i32 %tmp_294_i

]]></Node>
<StgValue><ssdm name="prod_57"/></StgValue>
</operation>

<operation id="2113" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1176 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_57, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="2114" st_id="234" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:253 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_617

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618"/></StgValue>
</operation>

<operation id="2115" st_id="234" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:255 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_619

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620"/></StgValue>
</operation>

<operation id="2116" st_id="234" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1179 %acc_57 = fadd i32 %acc_56, i32 %prod_57

]]></Node>
<StgValue><ssdm name="acc_57"/></StgValue>
</operation>

<operation id="2117" st_id="234" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1183 %tmp_295_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_618, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_620, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="2118" st_id="235" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1179 %acc_57 = fadd i32 %acc_56, i32 %prod_57

]]></Node>
<StgValue><ssdm name="acc_57"/></StgValue>
</operation>

<operation id="2119" st_id="235" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1185 %prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i

]]></Node>
<StgValue><ssdm name="prod_58"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="2120" st_id="236" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1179 %acc_57 = fadd i32 %acc_56, i32 %prod_57

]]></Node>
<StgValue><ssdm name="acc_57"/></StgValue>
</operation>

<operation id="2121" st_id="236" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1185 %prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i

]]></Node>
<StgValue><ssdm name="prod_58"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="2122" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:256 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621"/></StgValue>
</operation>

<operation id="2123" st_id="237" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:257 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622"/></StgValue>
</operation>

<operation id="2124" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:258 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623"/></StgValue>
</operation>

<operation id="2125" st_id="237" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:259 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624"/></StgValue>
</operation>

<operation id="2126" st_id="237" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1179 %acc_57 = fadd i32 %acc_56, i32 %prod_57

]]></Node>
<StgValue><ssdm name="acc_57"/></StgValue>
</operation>

<operation id="2127" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1180 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_57, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2128" st_id="237" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1185 %prod_58 = fmul i32 %tmp_295_i, i32 %tmp_296_i

]]></Node>
<StgValue><ssdm name="prod_58"/></StgValue>
</operation>

<operation id="2129" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1186 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_58, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="2130" st_id="238" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:257 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_621

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622"/></StgValue>
</operation>

<operation id="2131" st_id="238" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:259 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_623

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624"/></StgValue>
</operation>

<operation id="2132" st_id="238" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1189 %acc_58 = fadd i32 %acc_57, i32 %prod_58

]]></Node>
<StgValue><ssdm name="acc_58"/></StgValue>
</operation>

<operation id="2133" st_id="238" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1193 %tmp_297_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_622, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_624, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_297_i"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="2134" st_id="239" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1189 %acc_58 = fadd i32 %acc_57, i32 %prod_58

]]></Node>
<StgValue><ssdm name="acc_58"/></StgValue>
</operation>

<operation id="2135" st_id="239" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1195 %prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i

]]></Node>
<StgValue><ssdm name="prod_59"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="2136" st_id="240" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1189 %acc_58 = fadd i32 %acc_57, i32 %prod_58

]]></Node>
<StgValue><ssdm name="acc_58"/></StgValue>
</operation>

<operation id="2137" st_id="240" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1195 %prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i

]]></Node>
<StgValue><ssdm name="prod_59"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="2138" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:260 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625"/></StgValue>
</operation>

<operation id="2139" st_id="241" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:261 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626"/></StgValue>
</operation>

<operation id="2140" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:262 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627"/></StgValue>
</operation>

<operation id="2141" st_id="241" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:263 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628"/></StgValue>
</operation>

<operation id="2142" st_id="241" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1189 %acc_58 = fadd i32 %acc_57, i32 %prod_58

]]></Node>
<StgValue><ssdm name="acc_58"/></StgValue>
</operation>

<operation id="2143" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1190 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_58, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2144" st_id="241" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1195 %prod_59 = fmul i32 %tmp_297_i, i32 %tmp_298_i

]]></Node>
<StgValue><ssdm name="prod_59"/></StgValue>
</operation>

<operation id="2145" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1196 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_59, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="2146" st_id="242" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:261 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_625

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626"/></StgValue>
</operation>

<operation id="2147" st_id="242" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:263 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_627

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628"/></StgValue>
</operation>

<operation id="2148" st_id="242" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1199 %acc_59 = fadd i32 %acc_58, i32 %prod_59

]]></Node>
<StgValue><ssdm name="acc_59"/></StgValue>
</operation>

<operation id="2149" st_id="242" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1203 %tmp_299_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_626, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_628, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_299_i"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="2150" st_id="243" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1199 %acc_59 = fadd i32 %acc_58, i32 %prod_59

]]></Node>
<StgValue><ssdm name="acc_59"/></StgValue>
</operation>

<operation id="2151" st_id="243" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1205 %prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i

]]></Node>
<StgValue><ssdm name="prod_60"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="2152" st_id="244" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1199 %acc_59 = fadd i32 %acc_58, i32 %prod_59

]]></Node>
<StgValue><ssdm name="acc_59"/></StgValue>
</operation>

<operation id="2153" st_id="244" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1205 %prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i

]]></Node>
<StgValue><ssdm name="prod_60"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="2154" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:264 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629"/></StgValue>
</operation>

<operation id="2155" st_id="245" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:265 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630"/></StgValue>
</operation>

<operation id="2156" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:266 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631"/></StgValue>
</operation>

<operation id="2157" st_id="245" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:267 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632"/></StgValue>
</operation>

<operation id="2158" st_id="245" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1199 %acc_59 = fadd i32 %acc_58, i32 %prod_59

]]></Node>
<StgValue><ssdm name="acc_59"/></StgValue>
</operation>

<operation id="2159" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1200 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_59, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2160" st_id="245" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1205 %prod_60 = fmul i32 %tmp_299_i, i32 %tmp_300_i

]]></Node>
<StgValue><ssdm name="prod_60"/></StgValue>
</operation>

<operation id="2161" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1206 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_60, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="2162" st_id="246" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:265 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_629

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630"/></StgValue>
</operation>

<operation id="2163" st_id="246" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:267 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_631

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632"/></StgValue>
</operation>

<operation id="2164" st_id="246" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1209 %acc_60 = fadd i32 %acc_59, i32 %prod_60

]]></Node>
<StgValue><ssdm name="acc_60"/></StgValue>
</operation>

<operation id="2165" st_id="246" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1213 %tmp_301_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_630, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_632, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_301_i"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="2166" st_id="247" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1209 %acc_60 = fadd i32 %acc_59, i32 %prod_60

]]></Node>
<StgValue><ssdm name="acc_60"/></StgValue>
</operation>

<operation id="2167" st_id="247" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1215 %prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i

]]></Node>
<StgValue><ssdm name="prod_61"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="2168" st_id="248" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1209 %acc_60 = fadd i32 %acc_59, i32 %prod_60

]]></Node>
<StgValue><ssdm name="acc_60"/></StgValue>
</operation>

<operation id="2169" st_id="248" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1215 %prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i

]]></Node>
<StgValue><ssdm name="prod_61"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="2170" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:268 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633"/></StgValue>
</operation>

<operation id="2171" st_id="249" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:269 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634"/></StgValue>
</operation>

<operation id="2172" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:270 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635"/></StgValue>
</operation>

<operation id="2173" st_id="249" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:271 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636"/></StgValue>
</operation>

<operation id="2174" st_id="249" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1209 %acc_60 = fadd i32 %acc_59, i32 %prod_60

]]></Node>
<StgValue><ssdm name="acc_60"/></StgValue>
</operation>

<operation id="2175" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1210 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_60, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2176" st_id="249" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1215 %prod_61 = fmul i32 %tmp_301_i, i32 %tmp_302_i

]]></Node>
<StgValue><ssdm name="prod_61"/></StgValue>
</operation>

<operation id="2177" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1216 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_61, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="2178" st_id="250" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:269 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_633

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634"/></StgValue>
</operation>

<operation id="2179" st_id="250" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:271 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_635

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636"/></StgValue>
</operation>

<operation id="2180" st_id="250" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1219 %acc_61 = fadd i32 %acc_60, i32 %prod_61

]]></Node>
<StgValue><ssdm name="acc_61"/></StgValue>
</operation>

<operation id="2181" st_id="250" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1223 %tmp_303_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_634, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_636, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="2182" st_id="251" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1219 %acc_61 = fadd i32 %acc_60, i32 %prod_61

]]></Node>
<StgValue><ssdm name="acc_61"/></StgValue>
</operation>

<operation id="2183" st_id="251" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1225 %prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i

]]></Node>
<StgValue><ssdm name="prod_62"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="2184" st_id="252" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1219 %acc_61 = fadd i32 %acc_60, i32 %prod_61

]]></Node>
<StgValue><ssdm name="acc_61"/></StgValue>
</operation>

<operation id="2185" st_id="252" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1225 %prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i

]]></Node>
<StgValue><ssdm name="prod_62"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="2186" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:272 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637"/></StgValue>
</operation>

<operation id="2187" st_id="253" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:273 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638"/></StgValue>
</operation>

<operation id="2188" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:274 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639"/></StgValue>
</operation>

<operation id="2189" st_id="253" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:275 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640"/></StgValue>
</operation>

<operation id="2190" st_id="253" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1219 %acc_61 = fadd i32 %acc_60, i32 %prod_61

]]></Node>
<StgValue><ssdm name="acc_61"/></StgValue>
</operation>

<operation id="2191" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1220 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_61, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2192" st_id="253" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1225 %prod_62 = fmul i32 %tmp_303_i, i32 %tmp_304_i

]]></Node>
<StgValue><ssdm name="prod_62"/></StgValue>
</operation>

<operation id="2193" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1226 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_62, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="2194" st_id="254" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:273 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_637

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638"/></StgValue>
</operation>

<operation id="2195" st_id="254" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:275 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_639

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640"/></StgValue>
</operation>

<operation id="2196" st_id="254" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1229 %acc_62 = fadd i32 %acc_61, i32 %prod_62

]]></Node>
<StgValue><ssdm name="acc_62"/></StgValue>
</operation>

<operation id="2197" st_id="254" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1233 %tmp_305_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_638, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_640, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_305_i"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="2198" st_id="255" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1229 %acc_62 = fadd i32 %acc_61, i32 %prod_62

]]></Node>
<StgValue><ssdm name="acc_62"/></StgValue>
</operation>

<operation id="2199" st_id="255" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1235 %prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i

]]></Node>
<StgValue><ssdm name="prod_63"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="2200" st_id="256" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1229 %acc_62 = fadd i32 %acc_61, i32 %prod_62

]]></Node>
<StgValue><ssdm name="acc_62"/></StgValue>
</operation>

<operation id="2201" st_id="256" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1235 %prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i

]]></Node>
<StgValue><ssdm name="prod_63"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="2202" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:276 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641"/></StgValue>
</operation>

<operation id="2203" st_id="257" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:277 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642"/></StgValue>
</operation>

<operation id="2204" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:278 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643"/></StgValue>
</operation>

<operation id="2205" st_id="257" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:279 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644"/></StgValue>
</operation>

<operation id="2206" st_id="257" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1229 %acc_62 = fadd i32 %acc_61, i32 %prod_62

]]></Node>
<StgValue><ssdm name="acc_62"/></StgValue>
</operation>

<operation id="2207" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1230 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_62, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2208" st_id="257" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1235 %prod_63 = fmul i32 %tmp_305_i, i32 %tmp_306_i

]]></Node>
<StgValue><ssdm name="prod_63"/></StgValue>
</operation>

<operation id="2209" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1236 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_63, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="2210" st_id="258" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:277 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_641

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642"/></StgValue>
</operation>

<operation id="2211" st_id="258" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:279 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_643

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644"/></StgValue>
</operation>

<operation id="2212" st_id="258" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1239 %acc_63 = fadd i32 %acc_62, i32 %prod_63

]]></Node>
<StgValue><ssdm name="acc_63"/></StgValue>
</operation>

<operation id="2213" st_id="258" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1243 %tmp_307_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_642, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_644, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_307_i"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="2214" st_id="259" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1239 %acc_63 = fadd i32 %acc_62, i32 %prod_63

]]></Node>
<StgValue><ssdm name="acc_63"/></StgValue>
</operation>

<operation id="2215" st_id="259" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1245 %prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i

]]></Node>
<StgValue><ssdm name="prod_64"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="2216" st_id="260" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1239 %acc_63 = fadd i32 %acc_62, i32 %prod_63

]]></Node>
<StgValue><ssdm name="acc_63"/></StgValue>
</operation>

<operation id="2217" st_id="260" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1245 %prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i

]]></Node>
<StgValue><ssdm name="prod_64"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="2218" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:280 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645"/></StgValue>
</operation>

<operation id="2219" st_id="261" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:281 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646"/></StgValue>
</operation>

<operation id="2220" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:282 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647"/></StgValue>
</operation>

<operation id="2221" st_id="261" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:283 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648"/></StgValue>
</operation>

<operation id="2222" st_id="261" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1239 %acc_63 = fadd i32 %acc_62, i32 %prod_63

]]></Node>
<StgValue><ssdm name="acc_63"/></StgValue>
</operation>

<operation id="2223" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1240 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_63, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2224" st_id="261" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1245 %prod_64 = fmul i32 %tmp_307_i, i32 %tmp_308_i

]]></Node>
<StgValue><ssdm name="prod_64"/></StgValue>
</operation>

<operation id="2225" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1246 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_64, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="2226" st_id="262" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:281 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_645

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646"/></StgValue>
</operation>

<operation id="2227" st_id="262" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:283 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_647

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648"/></StgValue>
</operation>

<operation id="2228" st_id="262" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1249 %acc_64 = fadd i32 %acc_63, i32 %prod_64

]]></Node>
<StgValue><ssdm name="acc_64"/></StgValue>
</operation>

<operation id="2229" st_id="262" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1253 %tmp_309_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_646, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_648, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_309_i"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="2230" st_id="263" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1249 %acc_64 = fadd i32 %acc_63, i32 %prod_64

]]></Node>
<StgValue><ssdm name="acc_64"/></StgValue>
</operation>

<operation id="2231" st_id="263" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1255 %prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i

]]></Node>
<StgValue><ssdm name="prod_65"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="2232" st_id="264" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1249 %acc_64 = fadd i32 %acc_63, i32 %prod_64

]]></Node>
<StgValue><ssdm name="acc_64"/></StgValue>
</operation>

<operation id="2233" st_id="264" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1255 %prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i

]]></Node>
<StgValue><ssdm name="prod_65"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="2234" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:284 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649"/></StgValue>
</operation>

<operation id="2235" st_id="265" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:285 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650"/></StgValue>
</operation>

<operation id="2236" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:286 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651"/></StgValue>
</operation>

<operation id="2237" st_id="265" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:287 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652"/></StgValue>
</operation>

<operation id="2238" st_id="265" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1249 %acc_64 = fadd i32 %acc_63, i32 %prod_64

]]></Node>
<StgValue><ssdm name="acc_64"/></StgValue>
</operation>

<operation id="2239" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1250 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_64, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2240" st_id="265" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1255 %prod_65 = fmul i32 %tmp_309_i, i32 %tmp_310_i

]]></Node>
<StgValue><ssdm name="prod_65"/></StgValue>
</operation>

<operation id="2241" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1256 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_65, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="2242" st_id="266" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:285 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_649

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650"/></StgValue>
</operation>

<operation id="2243" st_id="266" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:287 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_651

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652"/></StgValue>
</operation>

<operation id="2244" st_id="266" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1259 %acc_65 = fadd i32 %acc_64, i32 %prod_65

]]></Node>
<StgValue><ssdm name="acc_65"/></StgValue>
</operation>

<operation id="2245" st_id="266" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1263 %tmp_311_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_650, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_652, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="2246" st_id="267" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1259 %acc_65 = fadd i32 %acc_64, i32 %prod_65

]]></Node>
<StgValue><ssdm name="acc_65"/></StgValue>
</operation>

<operation id="2247" st_id="267" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1265 %prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i

]]></Node>
<StgValue><ssdm name="prod_66"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="2248" st_id="268" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1259 %acc_65 = fadd i32 %acc_64, i32 %prod_65

]]></Node>
<StgValue><ssdm name="acc_65"/></StgValue>
</operation>

<operation id="2249" st_id="268" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1265 %prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i

]]></Node>
<StgValue><ssdm name="prod_66"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="2250" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:288 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653"/></StgValue>
</operation>

<operation id="2251" st_id="269" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:289 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654"/></StgValue>
</operation>

<operation id="2252" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:290 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655"/></StgValue>
</operation>

<operation id="2253" st_id="269" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:291 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656"/></StgValue>
</operation>

<operation id="2254" st_id="269" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1259 %acc_65 = fadd i32 %acc_64, i32 %prod_65

]]></Node>
<StgValue><ssdm name="acc_65"/></StgValue>
</operation>

<operation id="2255" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1260 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_65, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2256" st_id="269" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1265 %prod_66 = fmul i32 %tmp_311_i, i32 %tmp_312_i

]]></Node>
<StgValue><ssdm name="prod_66"/></StgValue>
</operation>

<operation id="2257" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1266 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_66, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="2258" st_id="270" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:289 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_653

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654"/></StgValue>
</operation>

<operation id="2259" st_id="270" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:291 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_655

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656"/></StgValue>
</operation>

<operation id="2260" st_id="270" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1269 %acc_66 = fadd i32 %acc_65, i32 %prod_66

]]></Node>
<StgValue><ssdm name="acc_66"/></StgValue>
</operation>

<operation id="2261" st_id="270" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1273 %tmp_313_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_654, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_656, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_313_i"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="2262" st_id="271" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1269 %acc_66 = fadd i32 %acc_65, i32 %prod_66

]]></Node>
<StgValue><ssdm name="acc_66"/></StgValue>
</operation>

<operation id="2263" st_id="271" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1275 %prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i

]]></Node>
<StgValue><ssdm name="prod_67"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="2264" st_id="272" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1269 %acc_66 = fadd i32 %acc_65, i32 %prod_66

]]></Node>
<StgValue><ssdm name="acc_66"/></StgValue>
</operation>

<operation id="2265" st_id="272" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1275 %prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i

]]></Node>
<StgValue><ssdm name="prod_67"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="2266" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:292 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657"/></StgValue>
</operation>

<operation id="2267" st_id="273" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:293 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658"/></StgValue>
</operation>

<operation id="2268" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:294 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659"/></StgValue>
</operation>

<operation id="2269" st_id="273" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:295 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660"/></StgValue>
</operation>

<operation id="2270" st_id="273" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1269 %acc_66 = fadd i32 %acc_65, i32 %prod_66

]]></Node>
<StgValue><ssdm name="acc_66"/></StgValue>
</operation>

<operation id="2271" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1270 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_66, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2272" st_id="273" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1275 %prod_67 = fmul i32 %tmp_313_i, i32 %tmp_314_i

]]></Node>
<StgValue><ssdm name="prod_67"/></StgValue>
</operation>

<operation id="2273" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1276 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_67, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="2274" st_id="274" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:293 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_657

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658"/></StgValue>
</operation>

<operation id="2275" st_id="274" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:295 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_659

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660"/></StgValue>
</operation>

<operation id="2276" st_id="274" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1279 %acc_67 = fadd i32 %acc_66, i32 %prod_67

]]></Node>
<StgValue><ssdm name="acc_67"/></StgValue>
</operation>

<operation id="2277" st_id="274" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1283 %tmp_315_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_658, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_660, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_315_i"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="2278" st_id="275" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1279 %acc_67 = fadd i32 %acc_66, i32 %prod_67

]]></Node>
<StgValue><ssdm name="acc_67"/></StgValue>
</operation>

<operation id="2279" st_id="275" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1285 %prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i

]]></Node>
<StgValue><ssdm name="prod_68"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="2280" st_id="276" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1279 %acc_67 = fadd i32 %acc_66, i32 %prod_67

]]></Node>
<StgValue><ssdm name="acc_67"/></StgValue>
</operation>

<operation id="2281" st_id="276" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1285 %prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i

]]></Node>
<StgValue><ssdm name="prod_68"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="2282" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:296 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661"/></StgValue>
</operation>

<operation id="2283" st_id="277" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:297 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662"/></StgValue>
</operation>

<operation id="2284" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:298 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663"/></StgValue>
</operation>

<operation id="2285" st_id="277" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:299 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664"/></StgValue>
</operation>

<operation id="2286" st_id="277" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1279 %acc_67 = fadd i32 %acc_66, i32 %prod_67

]]></Node>
<StgValue><ssdm name="acc_67"/></StgValue>
</operation>

<operation id="2287" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1280 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_67, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2288" st_id="277" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1285 %prod_68 = fmul i32 %tmp_315_i, i32 %tmp_316_i

]]></Node>
<StgValue><ssdm name="prod_68"/></StgValue>
</operation>

<operation id="2289" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1286 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_68, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="2290" st_id="278" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:297 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_661

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662"/></StgValue>
</operation>

<operation id="2291" st_id="278" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:299 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_663

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664"/></StgValue>
</operation>

<operation id="2292" st_id="278" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1289 %acc_68 = fadd i32 %acc_67, i32 %prod_68

]]></Node>
<StgValue><ssdm name="acc_68"/></StgValue>
</operation>

<operation id="2293" st_id="278" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1293 %tmp_317_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_662, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_664, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="2294" st_id="279" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1289 %acc_68 = fadd i32 %acc_67, i32 %prod_68

]]></Node>
<StgValue><ssdm name="acc_68"/></StgValue>
</operation>

<operation id="2295" st_id="279" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1295 %prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i

]]></Node>
<StgValue><ssdm name="prod_69"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="2296" st_id="280" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1289 %acc_68 = fadd i32 %acc_67, i32 %prod_68

]]></Node>
<StgValue><ssdm name="acc_68"/></StgValue>
</operation>

<operation id="2297" st_id="280" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1295 %prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i

]]></Node>
<StgValue><ssdm name="prod_69"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="2298" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:300 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665"/></StgValue>
</operation>

<operation id="2299" st_id="281" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:301 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666"/></StgValue>
</operation>

<operation id="2300" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:302 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667"/></StgValue>
</operation>

<operation id="2301" st_id="281" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:303 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668"/></StgValue>
</operation>

<operation id="2302" st_id="281" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1289 %acc_68 = fadd i32 %acc_67, i32 %prod_68

]]></Node>
<StgValue><ssdm name="acc_68"/></StgValue>
</operation>

<operation id="2303" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1290 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_68, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2304" st_id="281" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1295 %prod_69 = fmul i32 %tmp_317_i, i32 %tmp_318_i

]]></Node>
<StgValue><ssdm name="prod_69"/></StgValue>
</operation>

<operation id="2305" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1296 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_69, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="2306" st_id="282" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:301 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_665

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666"/></StgValue>
</operation>

<operation id="2307" st_id="282" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:303 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_667

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668"/></StgValue>
</operation>

<operation id="2308" st_id="282" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1299 %acc_69 = fadd i32 %acc_68, i32 %prod_69

]]></Node>
<StgValue><ssdm name="acc_69"/></StgValue>
</operation>

<operation id="2309" st_id="282" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1303 %tmp_319_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_666, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_668, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="2310" st_id="283" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1299 %acc_69 = fadd i32 %acc_68, i32 %prod_69

]]></Node>
<StgValue><ssdm name="acc_69"/></StgValue>
</operation>

<operation id="2311" st_id="283" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1305 %prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i

]]></Node>
<StgValue><ssdm name="prod_70"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="2312" st_id="284" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1299 %acc_69 = fadd i32 %acc_68, i32 %prod_69

]]></Node>
<StgValue><ssdm name="acc_69"/></StgValue>
</operation>

<operation id="2313" st_id="284" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1305 %prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i

]]></Node>
<StgValue><ssdm name="prod_70"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="2314" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:304 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669"/></StgValue>
</operation>

<operation id="2315" st_id="285" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:305 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670"/></StgValue>
</operation>

<operation id="2316" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:306 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671"/></StgValue>
</operation>

<operation id="2317" st_id="285" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:307 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672"/></StgValue>
</operation>

<operation id="2318" st_id="285" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1299 %acc_69 = fadd i32 %acc_68, i32 %prod_69

]]></Node>
<StgValue><ssdm name="acc_69"/></StgValue>
</operation>

<operation id="2319" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1300 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_69, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2320" st_id="285" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1305 %prod_70 = fmul i32 %tmp_319_i, i32 %tmp_320_i

]]></Node>
<StgValue><ssdm name="prod_70"/></StgValue>
</operation>

<operation id="2321" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1306 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_70, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="2322" st_id="286" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:305 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_669

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670"/></StgValue>
</operation>

<operation id="2323" st_id="286" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:307 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_671

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672"/></StgValue>
</operation>

<operation id="2324" st_id="286" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1309 %acc_70 = fadd i32 %acc_69, i32 %prod_70

]]></Node>
<StgValue><ssdm name="acc_70"/></StgValue>
</operation>

<operation id="2325" st_id="286" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1313 %tmp_321_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_670, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_672, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="2326" st_id="287" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1309 %acc_70 = fadd i32 %acc_69, i32 %prod_70

]]></Node>
<StgValue><ssdm name="acc_70"/></StgValue>
</operation>

<operation id="2327" st_id="287" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1315 %prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i

]]></Node>
<StgValue><ssdm name="prod_71"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="2328" st_id="288" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1309 %acc_70 = fadd i32 %acc_69, i32 %prod_70

]]></Node>
<StgValue><ssdm name="acc_70"/></StgValue>
</operation>

<operation id="2329" st_id="288" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1315 %prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i

]]></Node>
<StgValue><ssdm name="prod_71"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="2330" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:308 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673"/></StgValue>
</operation>

<operation id="2331" st_id="289" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:309 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674"/></StgValue>
</operation>

<operation id="2332" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:310 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675"/></StgValue>
</operation>

<operation id="2333" st_id="289" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:311 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676"/></StgValue>
</operation>

<operation id="2334" st_id="289" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1309 %acc_70 = fadd i32 %acc_69, i32 %prod_70

]]></Node>
<StgValue><ssdm name="acc_70"/></StgValue>
</operation>

<operation id="2335" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1310 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_70, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2336" st_id="289" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1315 %prod_71 = fmul i32 %tmp_321_i, i32 %tmp_322_i

]]></Node>
<StgValue><ssdm name="prod_71"/></StgValue>
</operation>

<operation id="2337" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1316 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_71, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="2338" st_id="290" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:309 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_673

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674"/></StgValue>
</operation>

<operation id="2339" st_id="290" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:311 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_675

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676"/></StgValue>
</operation>

<operation id="2340" st_id="290" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1319 %acc_71 = fadd i32 %acc_70, i32 %prod_71

]]></Node>
<StgValue><ssdm name="acc_71"/></StgValue>
</operation>

<operation id="2341" st_id="290" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1323 %tmp_323_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_674, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_676, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_323_i"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="2342" st_id="291" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1319 %acc_71 = fadd i32 %acc_70, i32 %prod_71

]]></Node>
<StgValue><ssdm name="acc_71"/></StgValue>
</operation>

<operation id="2343" st_id="291" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1325 %prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i

]]></Node>
<StgValue><ssdm name="prod_72"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="2344" st_id="292" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1319 %acc_71 = fadd i32 %acc_70, i32 %prod_71

]]></Node>
<StgValue><ssdm name="acc_71"/></StgValue>
</operation>

<operation id="2345" st_id="292" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1325 %prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i

]]></Node>
<StgValue><ssdm name="prod_72"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="2346" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:312 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677"/></StgValue>
</operation>

<operation id="2347" st_id="293" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:313 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678"/></StgValue>
</operation>

<operation id="2348" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:314 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679"/></StgValue>
</operation>

<operation id="2349" st_id="293" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:315 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680"/></StgValue>
</operation>

<operation id="2350" st_id="293" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1319 %acc_71 = fadd i32 %acc_70, i32 %prod_71

]]></Node>
<StgValue><ssdm name="acc_71"/></StgValue>
</operation>

<operation id="2351" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1320 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_71, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2352" st_id="293" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1325 %prod_72 = fmul i32 %tmp_323_i, i32 %tmp_324_i

]]></Node>
<StgValue><ssdm name="prod_72"/></StgValue>
</operation>

<operation id="2353" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1326 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_72, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="2354" st_id="294" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:313 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_677

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678"/></StgValue>
</operation>

<operation id="2355" st_id="294" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:315 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_679

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680"/></StgValue>
</operation>

<operation id="2356" st_id="294" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1329 %acc_72 = fadd i32 %acc_71, i32 %prod_72

]]></Node>
<StgValue><ssdm name="acc_72"/></StgValue>
</operation>

<operation id="2357" st_id="294" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1333 %tmp_325_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_678, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_680, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="2358" st_id="295" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1329 %acc_72 = fadd i32 %acc_71, i32 %prod_72

]]></Node>
<StgValue><ssdm name="acc_72"/></StgValue>
</operation>

<operation id="2359" st_id="295" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1335 %prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i

]]></Node>
<StgValue><ssdm name="prod_73"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="2360" st_id="296" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1329 %acc_72 = fadd i32 %acc_71, i32 %prod_72

]]></Node>
<StgValue><ssdm name="acc_72"/></StgValue>
</operation>

<operation id="2361" st_id="296" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1335 %prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i

]]></Node>
<StgValue><ssdm name="prod_73"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="2362" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:316 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681"/></StgValue>
</operation>

<operation id="2363" st_id="297" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:317 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682"/></StgValue>
</operation>

<operation id="2364" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:318 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683"/></StgValue>
</operation>

<operation id="2365" st_id="297" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:319 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684"/></StgValue>
</operation>

<operation id="2366" st_id="297" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1329 %acc_72 = fadd i32 %acc_71, i32 %prod_72

]]></Node>
<StgValue><ssdm name="acc_72"/></StgValue>
</operation>

<operation id="2367" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1330 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_72, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2368" st_id="297" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1335 %prod_73 = fmul i32 %tmp_325_i, i32 %tmp_326_i

]]></Node>
<StgValue><ssdm name="prod_73"/></StgValue>
</operation>

<operation id="2369" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1336 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_73, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="2370" st_id="298" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:317 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_681

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682"/></StgValue>
</operation>

<operation id="2371" st_id="298" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:319 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_683

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684"/></StgValue>
</operation>

<operation id="2372" st_id="298" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1339 %acc_73 = fadd i32 %acc_72, i32 %prod_73

]]></Node>
<StgValue><ssdm name="acc_73"/></StgValue>
</operation>

<operation id="2373" st_id="298" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1343 %tmp_327_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_682, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_684, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_327_i"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="2374" st_id="299" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1339 %acc_73 = fadd i32 %acc_72, i32 %prod_73

]]></Node>
<StgValue><ssdm name="acc_73"/></StgValue>
</operation>

<operation id="2375" st_id="299" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1345 %prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i

]]></Node>
<StgValue><ssdm name="prod_74"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="2376" st_id="300" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1339 %acc_73 = fadd i32 %acc_72, i32 %prod_73

]]></Node>
<StgValue><ssdm name="acc_73"/></StgValue>
</operation>

<operation id="2377" st_id="300" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1345 %prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i

]]></Node>
<StgValue><ssdm name="prod_74"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="2378" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:320 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685"/></StgValue>
</operation>

<operation id="2379" st_id="301" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:321 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686"/></StgValue>
</operation>

<operation id="2380" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:322 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687"/></StgValue>
</operation>

<operation id="2381" st_id="301" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:323 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688"/></StgValue>
</operation>

<operation id="2382" st_id="301" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1339 %acc_73 = fadd i32 %acc_72, i32 %prod_73

]]></Node>
<StgValue><ssdm name="acc_73"/></StgValue>
</operation>

<operation id="2383" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1340 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_73, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2384" st_id="301" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1345 %prod_74 = fmul i32 %tmp_327_i, i32 %tmp_328_i

]]></Node>
<StgValue><ssdm name="prod_74"/></StgValue>
</operation>

<operation id="2385" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1346 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_74, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="2386" st_id="302" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:321 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_685

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686"/></StgValue>
</operation>

<operation id="2387" st_id="302" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:323 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_687

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688"/></StgValue>
</operation>

<operation id="2388" st_id="302" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1349 %acc_74 = fadd i32 %acc_73, i32 %prod_74

]]></Node>
<StgValue><ssdm name="acc_74"/></StgValue>
</operation>

<operation id="2389" st_id="302" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1353 %tmp_329_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_686, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_688, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_329_i"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="2390" st_id="303" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1349 %acc_74 = fadd i32 %acc_73, i32 %prod_74

]]></Node>
<StgValue><ssdm name="acc_74"/></StgValue>
</operation>

<operation id="2391" st_id="303" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1355 %prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i

]]></Node>
<StgValue><ssdm name="prod_75"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="2392" st_id="304" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1349 %acc_74 = fadd i32 %acc_73, i32 %prod_74

]]></Node>
<StgValue><ssdm name="acc_74"/></StgValue>
</operation>

<operation id="2393" st_id="304" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1355 %prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i

]]></Node>
<StgValue><ssdm name="prod_75"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="2394" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:324 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689"/></StgValue>
</operation>

<operation id="2395" st_id="305" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:325 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690"/></StgValue>
</operation>

<operation id="2396" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:326 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691"/></StgValue>
</operation>

<operation id="2397" st_id="305" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:327 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692"/></StgValue>
</operation>

<operation id="2398" st_id="305" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1349 %acc_74 = fadd i32 %acc_73, i32 %prod_74

]]></Node>
<StgValue><ssdm name="acc_74"/></StgValue>
</operation>

<operation id="2399" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1350 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_74, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2400" st_id="305" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1355 %prod_75 = fmul i32 %tmp_329_i, i32 %tmp_330_i

]]></Node>
<StgValue><ssdm name="prod_75"/></StgValue>
</operation>

<operation id="2401" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1356 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_75, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="2402" st_id="306" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:325 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_689

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690"/></StgValue>
</operation>

<operation id="2403" st_id="306" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:327 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_691

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692"/></StgValue>
</operation>

<operation id="2404" st_id="306" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1359 %acc_75 = fadd i32 %acc_74, i32 %prod_75

]]></Node>
<StgValue><ssdm name="acc_75"/></StgValue>
</operation>

<operation id="2405" st_id="306" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1363 %tmp_331_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_690, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_692, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="2406" st_id="307" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1359 %acc_75 = fadd i32 %acc_74, i32 %prod_75

]]></Node>
<StgValue><ssdm name="acc_75"/></StgValue>
</operation>

<operation id="2407" st_id="307" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1365 %prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i

]]></Node>
<StgValue><ssdm name="prod_76"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="2408" st_id="308" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1359 %acc_75 = fadd i32 %acc_74, i32 %prod_75

]]></Node>
<StgValue><ssdm name="acc_75"/></StgValue>
</operation>

<operation id="2409" st_id="308" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1365 %prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i

]]></Node>
<StgValue><ssdm name="prod_76"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="2410" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:328 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693"/></StgValue>
</operation>

<operation id="2411" st_id="309" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:329 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694"/></StgValue>
</operation>

<operation id="2412" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:330 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695"/></StgValue>
</operation>

<operation id="2413" st_id="309" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:331 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696"/></StgValue>
</operation>

<operation id="2414" st_id="309" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1359 %acc_75 = fadd i32 %acc_74, i32 %prod_75

]]></Node>
<StgValue><ssdm name="acc_75"/></StgValue>
</operation>

<operation id="2415" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1360 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_75, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2416" st_id="309" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1365 %prod_76 = fmul i32 %tmp_331_i, i32 %tmp_332_i

]]></Node>
<StgValue><ssdm name="prod_76"/></StgValue>
</operation>

<operation id="2417" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1366 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_76, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="2418" st_id="310" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:329 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_693

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694"/></StgValue>
</operation>

<operation id="2419" st_id="310" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:331 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_695

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696"/></StgValue>
</operation>

<operation id="2420" st_id="310" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1369 %acc_76 = fadd i32 %acc_75, i32 %prod_76

]]></Node>
<StgValue><ssdm name="acc_76"/></StgValue>
</operation>

<operation id="2421" st_id="310" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1373 %tmp_333_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_694, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_696, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="2422" st_id="311" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1369 %acc_76 = fadd i32 %acc_75, i32 %prod_76

]]></Node>
<StgValue><ssdm name="acc_76"/></StgValue>
</operation>

<operation id="2423" st_id="311" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1375 %prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i

]]></Node>
<StgValue><ssdm name="prod_77"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="2424" st_id="312" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1369 %acc_76 = fadd i32 %acc_75, i32 %prod_76

]]></Node>
<StgValue><ssdm name="acc_76"/></StgValue>
</operation>

<operation id="2425" st_id="312" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1375 %prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i

]]></Node>
<StgValue><ssdm name="prod_77"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="2426" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:332 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697"/></StgValue>
</operation>

<operation id="2427" st_id="313" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:333 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698"/></StgValue>
</operation>

<operation id="2428" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:334 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699"/></StgValue>
</operation>

<operation id="2429" st_id="313" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:335 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700"/></StgValue>
</operation>

<operation id="2430" st_id="313" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1369 %acc_76 = fadd i32 %acc_75, i32 %prod_76

]]></Node>
<StgValue><ssdm name="acc_76"/></StgValue>
</operation>

<operation id="2431" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1370 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_76, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2432" st_id="313" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1375 %prod_77 = fmul i32 %tmp_333_i, i32 %tmp_334_i

]]></Node>
<StgValue><ssdm name="prod_77"/></StgValue>
</operation>

<operation id="2433" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1376 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_77, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="2434" st_id="314" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:333 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_697

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698"/></StgValue>
</operation>

<operation id="2435" st_id="314" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:335 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_699

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700"/></StgValue>
</operation>

<operation id="2436" st_id="314" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1379 %acc_77 = fadd i32 %acc_76, i32 %prod_77

]]></Node>
<StgValue><ssdm name="acc_77"/></StgValue>
</operation>

<operation id="2437" st_id="314" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1383 %tmp_335_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_698, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_700, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_335_i"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="2438" st_id="315" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1379 %acc_77 = fadd i32 %acc_76, i32 %prod_77

]]></Node>
<StgValue><ssdm name="acc_77"/></StgValue>
</operation>

<operation id="2439" st_id="315" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1385 %prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i

]]></Node>
<StgValue><ssdm name="prod_78"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="2440" st_id="316" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1379 %acc_77 = fadd i32 %acc_76, i32 %prod_77

]]></Node>
<StgValue><ssdm name="acc_77"/></StgValue>
</operation>

<operation id="2441" st_id="316" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1385 %prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i

]]></Node>
<StgValue><ssdm name="prod_78"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="2442" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:336 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701"/></StgValue>
</operation>

<operation id="2443" st_id="317" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:337 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702"/></StgValue>
</operation>

<operation id="2444" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:338 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703"/></StgValue>
</operation>

<operation id="2445" st_id="317" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:339 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704"/></StgValue>
</operation>

<operation id="2446" st_id="317" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1379 %acc_77 = fadd i32 %acc_76, i32 %prod_77

]]></Node>
<StgValue><ssdm name="acc_77"/></StgValue>
</operation>

<operation id="2447" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1380 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_77, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2448" st_id="317" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1385 %prod_78 = fmul i32 %tmp_335_i, i32 %tmp_336_i

]]></Node>
<StgValue><ssdm name="prod_78"/></StgValue>
</operation>

<operation id="2449" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1386 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_78, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="2450" st_id="318" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:337 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_701

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702"/></StgValue>
</operation>

<operation id="2451" st_id="318" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:339 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_703

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704"/></StgValue>
</operation>

<operation id="2452" st_id="318" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1389 %acc_78 = fadd i32 %acc_77, i32 %prod_78

]]></Node>
<StgValue><ssdm name="acc_78"/></StgValue>
</operation>

<operation id="2453" st_id="318" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1393 %tmp_337_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_702, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_704, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_337_i"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="2454" st_id="319" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1389 %acc_78 = fadd i32 %acc_77, i32 %prod_78

]]></Node>
<StgValue><ssdm name="acc_78"/></StgValue>
</operation>

<operation id="2455" st_id="319" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1395 %prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i

]]></Node>
<StgValue><ssdm name="prod_79"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="2456" st_id="320" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1389 %acc_78 = fadd i32 %acc_77, i32 %prod_78

]]></Node>
<StgValue><ssdm name="acc_78"/></StgValue>
</operation>

<operation id="2457" st_id="320" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1395 %prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i

]]></Node>
<StgValue><ssdm name="prod_79"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="2458" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:340 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705"/></StgValue>
</operation>

<operation id="2459" st_id="321" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:341 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706"/></StgValue>
</operation>

<operation id="2460" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:342 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707"/></StgValue>
</operation>

<operation id="2461" st_id="321" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:343 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708"/></StgValue>
</operation>

<operation id="2462" st_id="321" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1389 %acc_78 = fadd i32 %acc_77, i32 %prod_78

]]></Node>
<StgValue><ssdm name="acc_78"/></StgValue>
</operation>

<operation id="2463" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1390 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_78, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2464" st_id="321" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1395 %prod_79 = fmul i32 %tmp_337_i, i32 %tmp_338_i

]]></Node>
<StgValue><ssdm name="prod_79"/></StgValue>
</operation>

<operation id="2465" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1396 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_79, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="2466" st_id="322" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:341 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_705

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706"/></StgValue>
</operation>

<operation id="2467" st_id="322" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body49.162:343 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_707

]]></Node>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708"/></StgValue>
</operation>

<operation id="2468" st_id="322" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1399 %acc_79 = fadd i32 %acc_78, i32 %prod_79

]]></Node>
<StgValue><ssdm name="acc_79"/></StgValue>
</operation>

<operation id="2469" st_id="322" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1403 %tmp_339_i = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_706, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_708, i1 %trunc_ln280

]]></Node>
<StgValue><ssdm name="tmp_339_i"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="2470" st_id="323" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1399 %acc_79 = fadd i32 %acc_78, i32 %prod_79

]]></Node>
<StgValue><ssdm name="acc_79"/></StgValue>
</operation>

<operation id="2471" st_id="323" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1405 %prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i

]]></Node>
<StgValue><ssdm name="prod_80"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="2472" st_id="324" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1399 %acc_79 = fadd i32 %acc_78, i32 %prod_79

]]></Node>
<StgValue><ssdm name="acc_79"/></StgValue>
</operation>

<operation id="2473" st_id="324" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1405 %prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i

]]></Node>
<StgValue><ssdm name="prod_80"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="2474" st_id="325" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1399 %acc_79 = fadd i32 %acc_78, i32 %prod_79

]]></Node>
<StgValue><ssdm name="acc_79"/></StgValue>
</operation>

<operation id="2475" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1400 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_79, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>

<operation id="2476" st_id="325" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1405 %prod_80 = fmul i32 %tmp_339_i, i32 %tmp_340_i

]]></Node>
<StgValue><ssdm name="prod_80"/></StgValue>
</operation>

<operation id="2477" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1406 %specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i32 %prod_80, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln314"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="2478" st_id="326" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1409 %acc_80 = fadd i32 %acc_79, i32 %prod_80

]]></Node>
<StgValue><ssdm name="acc_80"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="2479" st_id="327" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1409 %acc_80 = fadd i32 %acc_79, i32 %prod_80

]]></Node>
<StgValue><ssdm name="acc_80"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">

<operation id="2480" st_id="328" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1409 %acc_80 = fadd i32 %acc_79, i32 %prod_80

]]></Node>
<StgValue><ssdm name="acc_80"/></StgValue>
</operation>
</state>

<state id="329" st_id="330">

<operation id="2481" st_id="329" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1409 %acc_80 = fadd i32 %acc_79, i32 %prod_80

]]></Node>
<StgValue><ssdm name="acc_80"/></StgValue>
</operation>

<operation id="2482" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:1410 %specfucore_ln288 = specfucore void @_ssdm_op_SpecFUCore, i32 %acc_80, i64 9, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln288"/></StgValue>
</operation>
</state>

<state id="330" st_id="331">

<operation id="2483" st_id="330" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1418 %tmp_3 = fcmp_olt  i32 %acc_80, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2829" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0">
<![CDATA[
VITIS_LOOP_331_4.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="331" st_id="332">

<operation id="2484" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2485" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2486" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:368 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @tile_height_loop_conv1_tile_width_loop_conv1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2487" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body49.162:415 %zext_ln323_5 = zext i14 %add_ln323_3

]]></Node>
<StgValue><ssdm name="zext_ln323_5"/></StgValue>
</operation>

<operation id="2488" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:416 %layer1_output_tile_addr = getelementptr i32 %layer1_output_tile, i64 0, i64 %zext_ln323_5

]]></Node>
<StgValue><ssdm name="layer1_output_tile_addr"/></StgValue>
</operation>

<operation id="2489" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body49.162:417 %layer1_output_tile_1_addr = getelementptr i32 %layer1_output_tile_1, i64 0, i64 %zext_ln323_5

]]></Node>
<StgValue><ssdm name="layer1_output_tile_1_addr"/></StgValue>
</operation>

<operation id="2490" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:418 %specpipeline_ln285 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln285"/></StgValue>
</operation>

<operation id="2491" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:419 %specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln284"/></StgValue>
</operation>

<operation id="2492" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:425 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="2493" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:447 %rend52738_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend52738_i"/></StgValue>
</operation>

<operation id="2494" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:448 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="2495" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:451 %rend52736_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend52736_i"/></StgValue>
</operation>

<operation id="2496" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:457 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="2497" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:479 %rend52734_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend52734_i"/></StgValue>
</operation>

<operation id="2498" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:480 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="2499" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:483 %rend52730_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend52730_i"/></StgValue>
</operation>

<operation id="2500" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:488 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="2501" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:510 %rend52728_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend52728_i"/></StgValue>
</operation>

<operation id="2502" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:511 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="2503" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:514 %rend52726_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend52726_i"/></StgValue>
</operation>

<operation id="2504" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:519 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="2505" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:541 %rend52724_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend52724_i"/></StgValue>
</operation>

<operation id="2506" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:542 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="2507" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:545 %rend52722_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend52722_i"/></StgValue>
</operation>

<operation id="2508" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:546 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="2509" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:568 %rend52720_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend52720_i"/></StgValue>
</operation>

<operation id="2510" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:569 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="2511" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:572 %rend52718_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend52718_i"/></StgValue>
</operation>

<operation id="2512" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:575 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="2513" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:597 %rend52716_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend52716_i"/></StgValue>
</operation>

<operation id="2514" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:598 %rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin12_i"/></StgValue>
</operation>

<operation id="2515" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:601 %rend52714_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin12_i

]]></Node>
<StgValue><ssdm name="rend52714_i"/></StgValue>
</operation>

<operation id="2516" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:605 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="2517" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:627 %rend52712_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend52712_i"/></StgValue>
</operation>

<operation id="2518" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:628 %rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin14_i"/></StgValue>
</operation>

<operation id="2519" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:631 %rend52708_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin14_i

]]></Node>
<StgValue><ssdm name="rend52708_i"/></StgValue>
</operation>

<operation id="2520" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:635 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="2521" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:657 %rend52706_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend52706_i"/></StgValue>
</operation>

<operation id="2522" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:658 %rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin16_i"/></StgValue>
</operation>

<operation id="2523" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:661 %rend52704_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin16_i

]]></Node>
<StgValue><ssdm name="rend52704_i"/></StgValue>
</operation>

<operation id="2524" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:665 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="2525" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:687 %rend52702_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend52702_i"/></StgValue>
</operation>

<operation id="2526" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:688 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="2527" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:691 %rend52700_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend52700_i"/></StgValue>
</operation>

<operation id="2528" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:692 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="2529" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:697 %rend52698_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend52698_i"/></StgValue>
</operation>

<operation id="2530" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:698 %rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin20_i"/></StgValue>
</operation>

<operation id="2531" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:701 %rend52696_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin20_i

]]></Node>
<StgValue><ssdm name="rend52696_i"/></StgValue>
</operation>

<operation id="2532" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:702 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="2533" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:707 %rend52694_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend52694_i"/></StgValue>
</operation>

<operation id="2534" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:708 %rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin22_i"/></StgValue>
</operation>

<operation id="2535" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:711 %rend52692_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin22_i

]]></Node>
<StgValue><ssdm name="rend52692_i"/></StgValue>
</operation>

<operation id="2536" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:712 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="2537" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:717 %rend52690_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend52690_i"/></StgValue>
</operation>

<operation id="2538" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:718 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="2539" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:721 %rend52686_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend52686_i"/></StgValue>
</operation>

<operation id="2540" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:722 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="2541" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:727 %rend52684_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend52684_i"/></StgValue>
</operation>

<operation id="2542" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:728 %rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin26_i"/></StgValue>
</operation>

<operation id="2543" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:731 %rend52682_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin26_i

]]></Node>
<StgValue><ssdm name="rend52682_i"/></StgValue>
</operation>

<operation id="2544" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:732 %rbegin27_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin27_i"/></StgValue>
</operation>

<operation id="2545" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:737 %rend52680_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin27_i

]]></Node>
<StgValue><ssdm name="rend52680_i"/></StgValue>
</operation>

<operation id="2546" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:738 %rbegin28_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin28_i"/></StgValue>
</operation>

<operation id="2547" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:741 %rend52678_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin28_i

]]></Node>
<StgValue><ssdm name="rend52678_i"/></StgValue>
</operation>

<operation id="2548" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:742 %rbegin29_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin29_i"/></StgValue>
</operation>

<operation id="2549" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:747 %rend52676_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin29_i

]]></Node>
<StgValue><ssdm name="rend52676_i"/></StgValue>
</operation>

<operation id="2550" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:748 %rbegin30_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin30_i"/></StgValue>
</operation>

<operation id="2551" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:751 %rend52674_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin30_i

]]></Node>
<StgValue><ssdm name="rend52674_i"/></StgValue>
</operation>

<operation id="2552" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:752 %rbegin31_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin31_i"/></StgValue>
</operation>

<operation id="2553" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:757 %rend52672_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin31_i

]]></Node>
<StgValue><ssdm name="rend52672_i"/></StgValue>
</operation>

<operation id="2554" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:758 %rbegin32_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin32_i"/></StgValue>
</operation>

<operation id="2555" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:761 %rend52670_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin32_i

]]></Node>
<StgValue><ssdm name="rend52670_i"/></StgValue>
</operation>

<operation id="2556" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:762 %rbegin33_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin33_i"/></StgValue>
</operation>

<operation id="2557" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:767 %rend52668_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin33_i

]]></Node>
<StgValue><ssdm name="rend52668_i"/></StgValue>
</operation>

<operation id="2558" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:768 %rbegin34_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin34_i"/></StgValue>
</operation>

<operation id="2559" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:771 %rend52664_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin34_i

]]></Node>
<StgValue><ssdm name="rend52664_i"/></StgValue>
</operation>

<operation id="2560" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:772 %rbegin35_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin35_i"/></StgValue>
</operation>

<operation id="2561" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:777 %rend52662_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin35_i

]]></Node>
<StgValue><ssdm name="rend52662_i"/></StgValue>
</operation>

<operation id="2562" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:778 %rbegin36_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin36_i"/></StgValue>
</operation>

<operation id="2563" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:781 %rend52660_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin36_i

]]></Node>
<StgValue><ssdm name="rend52660_i"/></StgValue>
</operation>

<operation id="2564" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:782 %rbegin37_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin37_i"/></StgValue>
</operation>

<operation id="2565" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:787 %rend52658_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin37_i

]]></Node>
<StgValue><ssdm name="rend52658_i"/></StgValue>
</operation>

<operation id="2566" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:788 %rbegin38_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin38_i"/></StgValue>
</operation>

<operation id="2567" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:791 %rend52656_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin38_i

]]></Node>
<StgValue><ssdm name="rend52656_i"/></StgValue>
</operation>

<operation id="2568" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:792 %rbegin39_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin39_i"/></StgValue>
</operation>

<operation id="2569" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:797 %rend52654_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin39_i

]]></Node>
<StgValue><ssdm name="rend52654_i"/></StgValue>
</operation>

<operation id="2570" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:798 %rbegin40_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin40_i"/></StgValue>
</operation>

<operation id="2571" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:801 %rend52652_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin40_i

]]></Node>
<StgValue><ssdm name="rend52652_i"/></StgValue>
</operation>

<operation id="2572" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:802 %rbegin41_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin41_i"/></StgValue>
</operation>

<operation id="2573" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:807 %rend52650_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin41_i

]]></Node>
<StgValue><ssdm name="rend52650_i"/></StgValue>
</operation>

<operation id="2574" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:808 %rbegin42_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin42_i"/></StgValue>
</operation>

<operation id="2575" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:811 %rend52648_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin42_i

]]></Node>
<StgValue><ssdm name="rend52648_i"/></StgValue>
</operation>

<operation id="2576" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:812 %rbegin43_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin43_i"/></StgValue>
</operation>

<operation id="2577" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:817 %rend52646_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin43_i

]]></Node>
<StgValue><ssdm name="rend52646_i"/></StgValue>
</operation>

<operation id="2578" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:818 %rbegin44_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin44_i"/></StgValue>
</operation>

<operation id="2579" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:821 %rend52642_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin44_i

]]></Node>
<StgValue><ssdm name="rend52642_i"/></StgValue>
</operation>

<operation id="2580" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:822 %rbegin45_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin45_i"/></StgValue>
</operation>

<operation id="2581" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:827 %rend52640_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin45_i

]]></Node>
<StgValue><ssdm name="rend52640_i"/></StgValue>
</operation>

<operation id="2582" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:828 %rbegin46_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin46_i"/></StgValue>
</operation>

<operation id="2583" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:831 %rend52638_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin46_i

]]></Node>
<StgValue><ssdm name="rend52638_i"/></StgValue>
</operation>

<operation id="2584" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:832 %rbegin47_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin47_i"/></StgValue>
</operation>

<operation id="2585" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:837 %rend52636_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin47_i

]]></Node>
<StgValue><ssdm name="rend52636_i"/></StgValue>
</operation>

<operation id="2586" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:838 %rbegin48_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin48_i"/></StgValue>
</operation>

<operation id="2587" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:841 %rend52634_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin48_i

]]></Node>
<StgValue><ssdm name="rend52634_i"/></StgValue>
</operation>

<operation id="2588" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:842 %rbegin49_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin49_i"/></StgValue>
</operation>

<operation id="2589" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:847 %rend52632_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin49_i

]]></Node>
<StgValue><ssdm name="rend52632_i"/></StgValue>
</operation>

<operation id="2590" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:848 %rbegin50_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin50_i"/></StgValue>
</operation>

<operation id="2591" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:851 %rend52630_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin50_i

]]></Node>
<StgValue><ssdm name="rend52630_i"/></StgValue>
</operation>

<operation id="2592" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:852 %rbegin51_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin51_i"/></StgValue>
</operation>

<operation id="2593" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:857 %rend52628_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin51_i

]]></Node>
<StgValue><ssdm name="rend52628_i"/></StgValue>
</operation>

<operation id="2594" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:858 %rbegin52_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin52_i"/></StgValue>
</operation>

<operation id="2595" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:861 %rend52626_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin52_i

]]></Node>
<StgValue><ssdm name="rend52626_i"/></StgValue>
</operation>

<operation id="2596" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:862 %rbegin53_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin53_i"/></StgValue>
</operation>

<operation id="2597" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:867 %rend52624_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin53_i

]]></Node>
<StgValue><ssdm name="rend52624_i"/></StgValue>
</operation>

<operation id="2598" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:868 %rbegin54_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151

]]></Node>
<StgValue><ssdm name="rbegin54_i"/></StgValue>
</operation>

<operation id="2599" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:871 %rend52620_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin54_i

]]></Node>
<StgValue><ssdm name="rend52620_i"/></StgValue>
</operation>

<operation id="2600" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:872 %rbegin55_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin55_i"/></StgValue>
</operation>

<operation id="2601" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:877 %rend52618_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin55_i

]]></Node>
<StgValue><ssdm name="rend52618_i"/></StgValue>
</operation>

<operation id="2602" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:878 %rbegin56_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin56_i"/></StgValue>
</operation>

<operation id="2603" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:881 %rend52616_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin56_i

]]></Node>
<StgValue><ssdm name="rend52616_i"/></StgValue>
</operation>

<operation id="2604" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:882 %rbegin57_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin57_i"/></StgValue>
</operation>

<operation id="2605" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:887 %rend52614_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin57_i

]]></Node>
<StgValue><ssdm name="rend52614_i"/></StgValue>
</operation>

<operation id="2606" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:888 %rbegin58_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin58_i"/></StgValue>
</operation>

<operation id="2607" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:891 %rend52612_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin58_i

]]></Node>
<StgValue><ssdm name="rend52612_i"/></StgValue>
</operation>

<operation id="2608" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:892 %rbegin59_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin59_i"/></StgValue>
</operation>

<operation id="2609" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:897 %rend52610_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin59_i

]]></Node>
<StgValue><ssdm name="rend52610_i"/></StgValue>
</operation>

<operation id="2610" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:898 %rbegin60_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin60_i"/></StgValue>
</operation>

<operation id="2611" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:901 %rend52608_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin60_i

]]></Node>
<StgValue><ssdm name="rend52608_i"/></StgValue>
</operation>

<operation id="2612" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:902 %rbegin61_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin61_i"/></StgValue>
</operation>

<operation id="2613" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:907 %rend52606_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin61_i

]]></Node>
<StgValue><ssdm name="rend52606_i"/></StgValue>
</operation>

<operation id="2614" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:908 %rbegin62_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin62_i"/></StgValue>
</operation>

<operation id="2615" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:911 %rend52604_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin62_i

]]></Node>
<StgValue><ssdm name="rend52604_i"/></StgValue>
</operation>

<operation id="2616" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:912 %rbegin63_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin63_i"/></StgValue>
</operation>

<operation id="2617" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:917 %rend52602_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin63_i

]]></Node>
<StgValue><ssdm name="rend52602_i"/></StgValue>
</operation>

<operation id="2618" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:918 %rbegin64_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin64_i"/></StgValue>
</operation>

<operation id="2619" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:921 %rend52922_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin64_i

]]></Node>
<StgValue><ssdm name="rend52922_i"/></StgValue>
</operation>

<operation id="2620" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:922 %rbegin65_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin65_i"/></StgValue>
</operation>

<operation id="2621" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:927 %rend52920_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin65_i

]]></Node>
<StgValue><ssdm name="rend52920_i"/></StgValue>
</operation>

<operation id="2622" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:928 %rbegin66_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin66_i"/></StgValue>
</operation>

<operation id="2623" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:931 %rend52918_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin66_i

]]></Node>
<StgValue><ssdm name="rend52918_i"/></StgValue>
</operation>

<operation id="2624" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:932 %rbegin67_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin67_i"/></StgValue>
</operation>

<operation id="2625" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:937 %rend52916_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin67_i

]]></Node>
<StgValue><ssdm name="rend52916_i"/></StgValue>
</operation>

<operation id="2626" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:938 %rbegin68_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin68_i"/></StgValue>
</operation>

<operation id="2627" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:941 %rend52914_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin68_i

]]></Node>
<StgValue><ssdm name="rend52914_i"/></StgValue>
</operation>

<operation id="2628" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:942 %rbegin69_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin69_i"/></StgValue>
</operation>

<operation id="2629" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:947 %rend52912_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin69_i

]]></Node>
<StgValue><ssdm name="rend52912_i"/></StgValue>
</operation>

<operation id="2630" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:948 %rbegin70_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin70_i"/></StgValue>
</operation>

<operation id="2631" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:951 %rend52910_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin70_i

]]></Node>
<StgValue><ssdm name="rend52910_i"/></StgValue>
</operation>

<operation id="2632" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:952 %rbegin71_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin71_i"/></StgValue>
</operation>

<operation id="2633" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:957 %rend52908_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin71_i

]]></Node>
<StgValue><ssdm name="rend52908_i"/></StgValue>
</operation>

<operation id="2634" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:958 %rbegin72_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin72_i"/></StgValue>
</operation>

<operation id="2635" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:961 %rend52906_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin72_i

]]></Node>
<StgValue><ssdm name="rend52906_i"/></StgValue>
</operation>

<operation id="2636" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:962 %rbegin73_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin73_i"/></StgValue>
</operation>

<operation id="2637" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:967 %rend52904_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin73_i

]]></Node>
<StgValue><ssdm name="rend52904_i"/></StgValue>
</operation>

<operation id="2638" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:968 %rbegin74_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin74_i"/></StgValue>
</operation>

<operation id="2639" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:971 %rend52900_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin74_i

]]></Node>
<StgValue><ssdm name="rend52900_i"/></StgValue>
</operation>

<operation id="2640" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:972 %rbegin75_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin75_i"/></StgValue>
</operation>

<operation id="2641" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:977 %rend52898_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin75_i

]]></Node>
<StgValue><ssdm name="rend52898_i"/></StgValue>
</operation>

<operation id="2642" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:978 %rbegin76_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin76_i"/></StgValue>
</operation>

<operation id="2643" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:981 %rend52896_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin76_i

]]></Node>
<StgValue><ssdm name="rend52896_i"/></StgValue>
</operation>

<operation id="2644" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:982 %rbegin77_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin77_i"/></StgValue>
</operation>

<operation id="2645" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:987 %rend52894_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin77_i

]]></Node>
<StgValue><ssdm name="rend52894_i"/></StgValue>
</operation>

<operation id="2646" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:988 %rbegin78_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin78_i"/></StgValue>
</operation>

<operation id="2647" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:991 %rend52892_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin78_i

]]></Node>
<StgValue><ssdm name="rend52892_i"/></StgValue>
</operation>

<operation id="2648" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:992 %rbegin79_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin79_i"/></StgValue>
</operation>

<operation id="2649" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:997 %rend52890_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin79_i

]]></Node>
<StgValue><ssdm name="rend52890_i"/></StgValue>
</operation>

<operation id="2650" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:998 %rbegin80_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin80_i"/></StgValue>
</operation>

<operation id="2651" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1001 %rend52888_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin80_i

]]></Node>
<StgValue><ssdm name="rend52888_i"/></StgValue>
</operation>

<operation id="2652" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1002 %rbegin81_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin81_i"/></StgValue>
</operation>

<operation id="2653" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1007 %rend52886_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin81_i

]]></Node>
<StgValue><ssdm name="rend52886_i"/></StgValue>
</operation>

<operation id="2654" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1008 %rbegin82_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin82_i"/></StgValue>
</operation>

<operation id="2655" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1011 %rend52884_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin82_i

]]></Node>
<StgValue><ssdm name="rend52884_i"/></StgValue>
</operation>

<operation id="2656" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1012 %rbegin83_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin83_i"/></StgValue>
</operation>

<operation id="2657" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1017 %rend52882_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin83_i

]]></Node>
<StgValue><ssdm name="rend52882_i"/></StgValue>
</operation>

<operation id="2658" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1018 %rbegin84_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127

]]></Node>
<StgValue><ssdm name="rbegin84_i"/></StgValue>
</operation>

<operation id="2659" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1021 %rend52878_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin84_i

]]></Node>
<StgValue><ssdm name="rend52878_i"/></StgValue>
</operation>

<operation id="2660" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1022 %rbegin85_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin85_i"/></StgValue>
</operation>

<operation id="2661" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1027 %rend52876_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin85_i

]]></Node>
<StgValue><ssdm name="rend52876_i"/></StgValue>
</operation>

<operation id="2662" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1028 %rbegin86_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin86_i"/></StgValue>
</operation>

<operation id="2663" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1031 %rend52874_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin86_i

]]></Node>
<StgValue><ssdm name="rend52874_i"/></StgValue>
</operation>

<operation id="2664" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1032 %rbegin87_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin87_i"/></StgValue>
</operation>

<operation id="2665" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1037 %rend52872_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin87_i

]]></Node>
<StgValue><ssdm name="rend52872_i"/></StgValue>
</operation>

<operation id="2666" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1038 %rbegin88_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin88_i"/></StgValue>
</operation>

<operation id="2667" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1041 %rend52870_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin88_i

]]></Node>
<StgValue><ssdm name="rend52870_i"/></StgValue>
</operation>

<operation id="2668" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1042 %rbegin89_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin89_i"/></StgValue>
</operation>

<operation id="2669" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1047 %rend52868_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin89_i

]]></Node>
<StgValue><ssdm name="rend52868_i"/></StgValue>
</operation>

<operation id="2670" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1048 %rbegin90_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_187

]]></Node>
<StgValue><ssdm name="rbegin90_i"/></StgValue>
</operation>

<operation id="2671" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1051 %rend52866_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_187, i32 %rbegin90_i

]]></Node>
<StgValue><ssdm name="rend52866_i"/></StgValue>
</operation>

<operation id="2672" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1052 %rbegin91_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188

]]></Node>
<StgValue><ssdm name="rbegin91_i"/></StgValue>
</operation>

<operation id="2673" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1057 %rend52864_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin91_i

]]></Node>
<StgValue><ssdm name="rend52864_i"/></StgValue>
</operation>

<operation id="2674" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1058 %rbegin92_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135

]]></Node>
<StgValue><ssdm name="rbegin92_i"/></StgValue>
</operation>

<operation id="2675" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1061 %rend52862_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin92_i

]]></Node>
<StgValue><ssdm name="rend52862_i"/></StgValue>
</operation>

<operation id="2676" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1062 %rbegin93_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136

]]></Node>
<StgValue><ssdm name="rbegin93_i"/></StgValue>
</operation>

<operation id="2677" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1067 %rend52860_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin93_i

]]></Node>
<StgValue><ssdm name="rend52860_i"/></StgValue>
</operation>

<operation id="2678" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1068 %rbegin94_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137

]]></Node>
<StgValue><ssdm name="rbegin94_i"/></StgValue>
</operation>

<operation id="2679" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1071 %rend52856_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin94_i

]]></Node>
<StgValue><ssdm name="rend52856_i"/></StgValue>
</operation>

<operation id="2680" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1072 %rbegin95_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138

]]></Node>
<StgValue><ssdm name="rbegin95_i"/></StgValue>
</operation>

<operation id="2681" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1077 %rend52854_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin95_i

]]></Node>
<StgValue><ssdm name="rend52854_i"/></StgValue>
</operation>

<operation id="2682" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1078 %rbegin96_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192

]]></Node>
<StgValue><ssdm name="rbegin96_i"/></StgValue>
</operation>

<operation id="2683" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1081 %rend52852_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin96_i

]]></Node>
<StgValue><ssdm name="rend52852_i"/></StgValue>
</operation>

<operation id="2684" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1082 %rbegin97_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin97_i"/></StgValue>
</operation>

<operation id="2685" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1087 %rend52850_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin97_i

]]></Node>
<StgValue><ssdm name="rend52850_i"/></StgValue>
</operation>

<operation id="2686" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1088 %rbegin98_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_141

]]></Node>
<StgValue><ssdm name="rbegin98_i"/></StgValue>
</operation>

<operation id="2687" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1091 %rend52848_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_141, i32 %rbegin98_i

]]></Node>
<StgValue><ssdm name="rend52848_i"/></StgValue>
</operation>

<operation id="2688" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1092 %rbegin99_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142

]]></Node>
<StgValue><ssdm name="rbegin99_i"/></StgValue>
</operation>

<operation id="2689" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1097 %rend52846_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin99_i

]]></Node>
<StgValue><ssdm name="rend52846_i"/></StgValue>
</operation>

<operation id="2690" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1098 %rbegin100_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143

]]></Node>
<StgValue><ssdm name="rbegin100_i"/></StgValue>
</operation>

<operation id="2691" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1101 %rend52844_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin100_i

]]></Node>
<StgValue><ssdm name="rend52844_i"/></StgValue>
</operation>

<operation id="2692" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1102 %rbegin101_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144

]]></Node>
<StgValue><ssdm name="rbegin101_i"/></StgValue>
</operation>

<operation id="2693" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1107 %rend52842_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin101_i

]]></Node>
<StgValue><ssdm name="rend52842_i"/></StgValue>
</operation>

<operation id="2694" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1108 %rbegin102_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145

]]></Node>
<StgValue><ssdm name="rbegin102_i"/></StgValue>
</operation>

<operation id="2695" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1111 %rend52840_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin102_i

]]></Node>
<StgValue><ssdm name="rend52840_i"/></StgValue>
</operation>

<operation id="2696" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1112 %rbegin103_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146

]]></Node>
<StgValue><ssdm name="rbegin103_i"/></StgValue>
</operation>

<operation id="2697" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1117 %rend52838_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin103_i

]]></Node>
<StgValue><ssdm name="rend52838_i"/></StgValue>
</operation>

<operation id="2698" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1118 %rbegin104_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147

]]></Node>
<StgValue><ssdm name="rbegin104_i"/></StgValue>
</operation>

<operation id="2699" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1121 %rend52834_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin104_i

]]></Node>
<StgValue><ssdm name="rend52834_i"/></StgValue>
</operation>

<operation id="2700" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1122 %rbegin105_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148

]]></Node>
<StgValue><ssdm name="rbegin105_i"/></StgValue>
</operation>

<operation id="2701" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1127 %rend52832_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin105_i

]]></Node>
<StgValue><ssdm name="rend52832_i"/></StgValue>
</operation>

<operation id="2702" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1128 %rbegin106_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149

]]></Node>
<StgValue><ssdm name="rbegin106_i"/></StgValue>
</operation>

<operation id="2703" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1131 %rend52830_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin106_i

]]></Node>
<StgValue><ssdm name="rend52830_i"/></StgValue>
</operation>

<operation id="2704" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1132 %rbegin107_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150

]]></Node>
<StgValue><ssdm name="rbegin107_i"/></StgValue>
</operation>

<operation id="2705" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1137 %rend52828_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin107_i

]]></Node>
<StgValue><ssdm name="rend52828_i"/></StgValue>
</operation>

<operation id="2706" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1138 %rbegin108_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_205

]]></Node>
<StgValue><ssdm name="rbegin108_i"/></StgValue>
</operation>

<operation id="2707" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1141 %rend52826_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_205, i32 %rbegin108_i

]]></Node>
<StgValue><ssdm name="rend52826_i"/></StgValue>
</operation>

<operation id="2708" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1142 %rbegin109_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152

]]></Node>
<StgValue><ssdm name="rbegin109_i"/></StgValue>
</operation>

<operation id="2709" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1147 %rend52824_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin109_i

]]></Node>
<StgValue><ssdm name="rend52824_i"/></StgValue>
</operation>

<operation id="2710" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1148 %rbegin110_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153

]]></Node>
<StgValue><ssdm name="rbegin110_i"/></StgValue>
</operation>

<operation id="2711" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1151 %rend52822_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin110_i

]]></Node>
<StgValue><ssdm name="rend52822_i"/></StgValue>
</operation>

<operation id="2712" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1152 %rbegin111_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154

]]></Node>
<StgValue><ssdm name="rbegin111_i"/></StgValue>
</operation>

<operation id="2713" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1157 %rend52820_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin111_i

]]></Node>
<StgValue><ssdm name="rend52820_i"/></StgValue>
</operation>

<operation id="2714" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1158 %rbegin112_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155

]]></Node>
<StgValue><ssdm name="rbegin112_i"/></StgValue>
</operation>

<operation id="2715" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1161 %rend52818_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin112_i

]]></Node>
<StgValue><ssdm name="rend52818_i"/></StgValue>
</operation>

<operation id="2716" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1162 %rbegin113_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156

]]></Node>
<StgValue><ssdm name="rbegin113_i"/></StgValue>
</operation>

<operation id="2717" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1167 %rend52816_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin113_i

]]></Node>
<StgValue><ssdm name="rend52816_i"/></StgValue>
</operation>

<operation id="2718" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1168 %rbegin114_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157

]]></Node>
<StgValue><ssdm name="rbegin114_i"/></StgValue>
</operation>

<operation id="2719" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1171 %rend52812_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin114_i

]]></Node>
<StgValue><ssdm name="rend52812_i"/></StgValue>
</operation>

<operation id="2720" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1172 %rbegin115_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158

]]></Node>
<StgValue><ssdm name="rbegin115_i"/></StgValue>
</operation>

<operation id="2721" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1177 %rend52810_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin115_i

]]></Node>
<StgValue><ssdm name="rend52810_i"/></StgValue>
</operation>

<operation id="2722" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1178 %rbegin116_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159

]]></Node>
<StgValue><ssdm name="rbegin116_i"/></StgValue>
</operation>

<operation id="2723" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1181 %rend52808_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin116_i

]]></Node>
<StgValue><ssdm name="rend52808_i"/></StgValue>
</operation>

<operation id="2724" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1182 %rbegin117_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160

]]></Node>
<StgValue><ssdm name="rbegin117_i"/></StgValue>
</operation>

<operation id="2725" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1187 %rend52806_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin117_i

]]></Node>
<StgValue><ssdm name="rend52806_i"/></StgValue>
</operation>

<operation id="2726" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1188 %rbegin118_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161

]]></Node>
<StgValue><ssdm name="rbegin118_i"/></StgValue>
</operation>

<operation id="2727" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1191 %rend52804_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin118_i

]]></Node>
<StgValue><ssdm name="rend52804_i"/></StgValue>
</operation>

<operation id="2728" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1192 %rbegin119_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162

]]></Node>
<StgValue><ssdm name="rbegin119_i"/></StgValue>
</operation>

<operation id="2729" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1197 %rend52802_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin119_i

]]></Node>
<StgValue><ssdm name="rend52802_i"/></StgValue>
</operation>

<operation id="2730" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1198 %rbegin120_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163

]]></Node>
<StgValue><ssdm name="rbegin120_i"/></StgValue>
</operation>

<operation id="2731" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1201 %rend52800_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin120_i

]]></Node>
<StgValue><ssdm name="rend52800_i"/></StgValue>
</operation>

<operation id="2732" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1202 %rbegin121_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164

]]></Node>
<StgValue><ssdm name="rbegin121_i"/></StgValue>
</operation>

<operation id="2733" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1207 %rend52798_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin121_i

]]></Node>
<StgValue><ssdm name="rend52798_i"/></StgValue>
</operation>

<operation id="2734" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1208 %rbegin122_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165

]]></Node>
<StgValue><ssdm name="rbegin122_i"/></StgValue>
</operation>

<operation id="2735" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1211 %rend52796_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin122_i

]]></Node>
<StgValue><ssdm name="rend52796_i"/></StgValue>
</operation>

<operation id="2736" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1212 %rbegin123_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166

]]></Node>
<StgValue><ssdm name="rbegin123_i"/></StgValue>
</operation>

<operation id="2737" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1217 %rend52794_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin123_i

]]></Node>
<StgValue><ssdm name="rend52794_i"/></StgValue>
</operation>

<operation id="2738" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1218 %rbegin124_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167

]]></Node>
<StgValue><ssdm name="rbegin124_i"/></StgValue>
</operation>

<operation id="2739" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1221 %rend52790_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin124_i

]]></Node>
<StgValue><ssdm name="rend52790_i"/></StgValue>
</operation>

<operation id="2740" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1222 %rbegin125_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168

]]></Node>
<StgValue><ssdm name="rbegin125_i"/></StgValue>
</operation>

<operation id="2741" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1227 %rend52788_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin125_i

]]></Node>
<StgValue><ssdm name="rend52788_i"/></StgValue>
</operation>

<operation id="2742" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1228 %rbegin126_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169

]]></Node>
<StgValue><ssdm name="rbegin126_i"/></StgValue>
</operation>

<operation id="2743" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1231 %rend52786_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin126_i

]]></Node>
<StgValue><ssdm name="rend52786_i"/></StgValue>
</operation>

<operation id="2744" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1232 %rbegin127_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170

]]></Node>
<StgValue><ssdm name="rbegin127_i"/></StgValue>
</operation>

<operation id="2745" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1237 %rend52784_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin127_i

]]></Node>
<StgValue><ssdm name="rend52784_i"/></StgValue>
</operation>

<operation id="2746" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1238 %rbegin128_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171

]]></Node>
<StgValue><ssdm name="rbegin128_i"/></StgValue>
</operation>

<operation id="2747" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1241 %rend52782_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin128_i

]]></Node>
<StgValue><ssdm name="rend52782_i"/></StgValue>
</operation>

<operation id="2748" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1242 %rbegin129_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172

]]></Node>
<StgValue><ssdm name="rbegin129_i"/></StgValue>
</operation>

<operation id="2749" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1247 %rend52780_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin129_i

]]></Node>
<StgValue><ssdm name="rend52780_i"/></StgValue>
</operation>

<operation id="2750" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1248 %rbegin130_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173

]]></Node>
<StgValue><ssdm name="rbegin130_i"/></StgValue>
</operation>

<operation id="2751" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1251 %rend52778_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin130_i

]]></Node>
<StgValue><ssdm name="rend52778_i"/></StgValue>
</operation>

<operation id="2752" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1252 %rbegin131_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174

]]></Node>
<StgValue><ssdm name="rbegin131_i"/></StgValue>
</operation>

<operation id="2753" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1257 %rend52776_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin131_i

]]></Node>
<StgValue><ssdm name="rend52776_i"/></StgValue>
</operation>

<operation id="2754" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1258 %rbegin132_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_175

]]></Node>
<StgValue><ssdm name="rbegin132_i"/></StgValue>
</operation>

<operation id="2755" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1261 %rend52774_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_175, i32 %rbegin132_i

]]></Node>
<StgValue><ssdm name="rend52774_i"/></StgValue>
</operation>

<operation id="2756" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1262 %rbegin133_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176

]]></Node>
<StgValue><ssdm name="rbegin133_i"/></StgValue>
</operation>

<operation id="2757" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1267 %rend52772_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin133_i

]]></Node>
<StgValue><ssdm name="rend52772_i"/></StgValue>
</operation>

<operation id="2758" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1268 %rbegin134_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177

]]></Node>
<StgValue><ssdm name="rbegin134_i"/></StgValue>
</operation>

<operation id="2759" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1271 %rend52768_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin134_i

]]></Node>
<StgValue><ssdm name="rend52768_i"/></StgValue>
</operation>

<operation id="2760" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1272 %rbegin135_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178

]]></Node>
<StgValue><ssdm name="rbegin135_i"/></StgValue>
</operation>

<operation id="2761" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1277 %rend52766_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin135_i

]]></Node>
<StgValue><ssdm name="rend52766_i"/></StgValue>
</operation>

<operation id="2762" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1278 %rbegin136_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179

]]></Node>
<StgValue><ssdm name="rbegin136_i"/></StgValue>
</operation>

<operation id="2763" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1281 %rend52764_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin136_i

]]></Node>
<StgValue><ssdm name="rend52764_i"/></StgValue>
</operation>

<operation id="2764" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1282 %rbegin137_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180

]]></Node>
<StgValue><ssdm name="rbegin137_i"/></StgValue>
</operation>

<operation id="2765" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1287 %rend52762_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin137_i

]]></Node>
<StgValue><ssdm name="rend52762_i"/></StgValue>
</operation>

<operation id="2766" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1288 %rbegin138_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181

]]></Node>
<StgValue><ssdm name="rbegin138_i"/></StgValue>
</operation>

<operation id="2767" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1291 %rend52760_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin138_i

]]></Node>
<StgValue><ssdm name="rend52760_i"/></StgValue>
</operation>

<operation id="2768" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1292 %rbegin139_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182

]]></Node>
<StgValue><ssdm name="rbegin139_i"/></StgValue>
</operation>

<operation id="2769" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1297 %rend52758_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin139_i

]]></Node>
<StgValue><ssdm name="rend52758_i"/></StgValue>
</operation>

<operation id="2770" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1298 %rbegin140_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183

]]></Node>
<StgValue><ssdm name="rbegin140_i"/></StgValue>
</operation>

<operation id="2771" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1301 %rend52756_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin140_i

]]></Node>
<StgValue><ssdm name="rend52756_i"/></StgValue>
</operation>

<operation id="2772" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1302 %rbegin141_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_184

]]></Node>
<StgValue><ssdm name="rbegin141_i"/></StgValue>
</operation>

<operation id="2773" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1307 %rend52754_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_184, i32 %rbegin141_i

]]></Node>
<StgValue><ssdm name="rend52754_i"/></StgValue>
</operation>

<operation id="2774" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1308 %rbegin142_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185

]]></Node>
<StgValue><ssdm name="rbegin142_i"/></StgValue>
</operation>

<operation id="2775" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1311 %rend52752_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin142_i

]]></Node>
<StgValue><ssdm name="rend52752_i"/></StgValue>
</operation>

<operation id="2776" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1312 %rbegin143_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186

]]></Node>
<StgValue><ssdm name="rbegin143_i"/></StgValue>
</operation>

<operation id="2777" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1317 %rend52750_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin143_i

]]></Node>
<StgValue><ssdm name="rend52750_i"/></StgValue>
</operation>

<operation id="2778" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1318 %rbegin144_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin144_i"/></StgValue>
</operation>

<operation id="2779" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1321 %rend52746_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin144_i

]]></Node>
<StgValue><ssdm name="rend52746_i"/></StgValue>
</operation>

<operation id="2780" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1322 %rbegin145_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin145_i"/></StgValue>
</operation>

<operation id="2781" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1327 %rend52744_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin145_i

]]></Node>
<StgValue><ssdm name="rend52744_i"/></StgValue>
</operation>

<operation id="2782" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1328 %rbegin146_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189

]]></Node>
<StgValue><ssdm name="rbegin146_i"/></StgValue>
</operation>

<operation id="2783" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1331 %rend52742_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin146_i

]]></Node>
<StgValue><ssdm name="rend52742_i"/></StgValue>
</operation>

<operation id="2784" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1332 %rbegin147_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190

]]></Node>
<StgValue><ssdm name="rbegin147_i"/></StgValue>
</operation>

<operation id="2785" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1337 %rend52732_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin147_i

]]></Node>
<StgValue><ssdm name="rend52732_i"/></StgValue>
</operation>

<operation id="2786" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1338 %rbegin148_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191

]]></Node>
<StgValue><ssdm name="rbegin148_i"/></StgValue>
</operation>

<operation id="2787" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1341 %rend52710_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin148_i

]]></Node>
<StgValue><ssdm name="rend52710_i"/></StgValue>
</operation>

<operation id="2788" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1342 %rbegin149_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin149_i"/></StgValue>
</operation>

<operation id="2789" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1347 %rend52688_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin149_i

]]></Node>
<StgValue><ssdm name="rend52688_i"/></StgValue>
</operation>

<operation id="2790" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1348 %rbegin150_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139

]]></Node>
<StgValue><ssdm name="rbegin150_i"/></StgValue>
</operation>

<operation id="2791" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1351 %rend52666_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin150_i

]]></Node>
<StgValue><ssdm name="rend52666_i"/></StgValue>
</operation>

<operation id="2792" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1352 %rbegin151_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193

]]></Node>
<StgValue><ssdm name="rbegin151_i"/></StgValue>
</operation>

<operation id="2793" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1357 %rend52644_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin151_i

]]></Node>
<StgValue><ssdm name="rend52644_i"/></StgValue>
</operation>

<operation id="2794" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1358 %rbegin152_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin152_i"/></StgValue>
</operation>

<operation id="2795" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1361 %rend52622_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin152_i

]]></Node>
<StgValue><ssdm name="rend52622_i"/></StgValue>
</operation>

<operation id="2796" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1362 %rbegin153_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194

]]></Node>
<StgValue><ssdm name="rbegin153_i"/></StgValue>
</operation>

<operation id="2797" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1367 %rend52600_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin153_i

]]></Node>
<StgValue><ssdm name="rend52600_i"/></StgValue>
</operation>

<operation id="2798" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1368 %rbegin154_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195

]]></Node>
<StgValue><ssdm name="rbegin154_i"/></StgValue>
</operation>

<operation id="2799" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1371 %rend52902_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin154_i

]]></Node>
<StgValue><ssdm name="rend52902_i"/></StgValue>
</operation>

<operation id="2800" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1372 %rbegin155_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_196

]]></Node>
<StgValue><ssdm name="rbegin155_i"/></StgValue>
</operation>

<operation id="2801" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1377 %rend52880_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_196, i32 %rbegin155_i

]]></Node>
<StgValue><ssdm name="rend52880_i"/></StgValue>
</operation>

<operation id="2802" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1378 %rbegin156_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_197

]]></Node>
<StgValue><ssdm name="rbegin156_i"/></StgValue>
</operation>

<operation id="2803" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1381 %rend52858_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_197, i32 %rbegin156_i

]]></Node>
<StgValue><ssdm name="rend52858_i"/></StgValue>
</operation>

<operation id="2804" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1382 %rbegin157_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_198

]]></Node>
<StgValue><ssdm name="rbegin157_i"/></StgValue>
</operation>

<operation id="2805" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1387 %rend52836_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_198, i32 %rbegin157_i

]]></Node>
<StgValue><ssdm name="rend52836_i"/></StgValue>
</operation>

<operation id="2806" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1388 %rbegin158_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_199

]]></Node>
<StgValue><ssdm name="rbegin158_i"/></StgValue>
</operation>

<operation id="2807" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1391 %rend52814_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_199, i32 %rbegin158_i

]]></Node>
<StgValue><ssdm name="rend52814_i"/></StgValue>
</operation>

<operation id="2808" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1392 %rbegin159_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_200

]]></Node>
<StgValue><ssdm name="rbegin159_i"/></StgValue>
</operation>

<operation id="2809" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1397 %rend52792_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_200, i32 %rbegin159_i

]]></Node>
<StgValue><ssdm name="rend52792_i"/></StgValue>
</operation>

<operation id="2810" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1398 %rbegin160_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_201

]]></Node>
<StgValue><ssdm name="rbegin160_i"/></StgValue>
</operation>

<operation id="2811" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1401 %rend52770_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_201, i32 %rbegin160_i

]]></Node>
<StgValue><ssdm name="rend52770_i"/></StgValue>
</operation>

<operation id="2812" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1402 %rbegin161_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_202

]]></Node>
<StgValue><ssdm name="rbegin161_i"/></StgValue>
</operation>

<operation id="2813" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1407 %rend52748_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_202, i32 %rbegin161_i

]]></Node>
<StgValue><ssdm name="rend52748_i"/></StgValue>
</operation>

<operation id="2814" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body49.162:1408 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_203

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="2815" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1411 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_203, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="2816" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1412 %bitcast_ln320 = bitcast i32 %acc_80

]]></Node>
<StgValue><ssdm name="bitcast_ln320"/></StgValue>
</operation>

<operation id="2817" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1413 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln320, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2818" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="23" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1414 %trunc_ln320 = trunc i32 %bitcast_ln320

]]></Node>
<StgValue><ssdm name="trunc_ln320"/></StgValue>
</operation>

<operation id="2819" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body49.162:1415 %icmp_ln320 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="2820" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.for.body49.162:1416 %icmp_ln320_1 = icmp_eq  i23 %trunc_ln320, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln320_1"/></StgValue>
</operation>

<operation id="2821" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1417 %or_ln320 = or i1 %icmp_ln320_1, i1 %icmp_ln320

]]></Node>
<StgValue><ssdm name="or_ln320"/></StgValue>
</operation>

<operation id="2822" st_id="331" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1418 %tmp_3 = fcmp_olt  i32 %acc_80, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2823" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body49.162:1419 %and_ln320 = and i1 %or_ln320, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="2824" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body49.162:1420 %acc_81 = select i1 %and_ln320, i32 0, i32 %acc_80

]]></Node>
<StgValue><ssdm name="acc_81"/></StgValue>
</operation>

<operation id="2825" st_id="331" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx914.case.0.i:0 %store_ln323 = store i32 %acc_81, i14 %layer1_output_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="2826" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.0.i:1 %br_ln323 = br void %arrayidx914.exit.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="2827" st_id="331" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx914.case.1.i:0 %store_ln323 = store i32 %acc_81, i14 %layer1_output_tile_1_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="2828" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.1.i:1 %br_ln323 = br void %arrayidx914.exit.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
