# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fir_otporan.srcs/sources_1/new/dsp.vhd" \
"../../../../fir_otporan.srcs/sources_1/new/util_pkg.vhd" \
"../../../../fir_otporan.srcs/sources_1/new/fir_filtar.vhd" \
"../../../../fir_otporan.srcs/sources_1/new/txt_util.vhd" \
"../../../../fir_otporan.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
