{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710292283321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710292283335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 19:11:23 2024 " "Processing started: Tue Mar 12 19:11:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710292283335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292283335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOGIC -c LOGIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOGIC -c LOGIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292283335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710292284358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710292284359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/vga_main/vga_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/vga_main/vga_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_MAIN-main " "Found design unit 1: VGA_MAIN-main" {  } { { "../VGA_MAIN/VGA_MAIN.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_MAIN/VGA_MAIN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710292295538 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_MAIN " "Found entity 1: VGA_MAIN" {  } { { "../VGA_MAIN/VGA_MAIN.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_MAIN/VGA_MAIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710292295538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292295538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC-main " "Found design unit 1: LOGIC-main" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710292295555 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC " "Found entity 1: LOGIC" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710292295555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292295555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOGIC " "Elaborating entity \"LOGIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710292295590 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "snake_head_xy_future LOGIC.vhd(42) " "VHDL Process Statement warning at LOGIC.vhd(42): inferring latch(es) for signal or variable \"snake_head_xy_future\", which holds its previous value in one or more paths through the process" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710292295590 "|LOGIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_move:snake_head_xy_future\[0\] LOGIC.vhd(55) " "Inferred latch for \"snake_move:snake_head_xy_future\[0\]\" at LOGIC.vhd(55)" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292295613 "|LOGIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_move:snake_head_xy_future\[10\] LOGIC.vhd(55) " "Inferred latch for \"snake_move:snake_head_xy_future\[10\]\" at LOGIC.vhd(55)" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292295613 "|LOGIC"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710292296512 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710292296512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[0\] GND " "Pin \"rout\[0\]\" is stuck at GND" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710292296692 "|LOGIC|rout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[1\] GND " "Pin \"rout\[1\]\" is stuck at GND" {  } { { "LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710292296692 "|LOGIC|rout[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710292296692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710292296834 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[7\] High " "Register \\snake_move:food_xy_future\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[6\] High " "Register \\snake_move:food_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[3\] High " "Register \\snake_move:food_xy_future\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[18\] High " "Register \\snake_move:food_xy_future\[18\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[15\] High " "Register \\snake_move:food_xy_future\[15\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[13\] High " "Register \\snake_move:food_xy_future\[13\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:food_xy_future\[12\] High " "Register \\snake_move:food_xy_future\[12\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_length_future\[0\] High " "Register \\snake_move:snake_length_future\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[17\] High " "Register \\snake_move:snake_head_xy_future\[17\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[14\] High " "Register \\snake_move:snake_head_xy_future\[14\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[12\] High " "Register \\snake_move:snake_head_xy_future\[12\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[11\] High " "Register \\snake_move:snake_head_xy_future\[11\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[6\] High " "Register \\snake_move:snake_head_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[5\] High " "Register \\snake_move:snake_head_xy_future\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:snake_head_xy_future\[2\] High " "Register \\snake_move:snake_head_xy_future\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\snake_move:inited High " "Register \\snake_move:inited will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710292296964 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1710292296964 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710292297534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710292297843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710292297843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1581 " "Implemented 1581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710292297980 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710292297980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1542 " "Implemented 1542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710292297980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710292297980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710292298038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 19:11:38 2024 " "Processing ended: Tue Mar 12 19:11:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710292298038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710292298038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710292298038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710292298038 ""}
