
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/pa.fromNcd.tcl
# create_project -name seven_adder -dir "/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/planAhead_run_5" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2642.672 ; gain = 26.828
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder} }
# set_property target_constrs_file "seven_adder.ucf" [current_fileset -constrset]
Adding file '/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf' to fileset 'constrs_1'
# add_files [list {seven_adder.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design seven_adder.ngc ...
WARNING:NetListWriters:298 - No output is written to seven_adder.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file seven_adder.edif ...
ngc2edif: Total memory usage is 103656 kilobytes

Parsing EDIF File [./planAhead_run_5/seven_adder.data/cache/seven_adder_ngc_446acee7.edif]
Finished Parsing EDIF File [./planAhead_run_5/seven_adder.data/cache/seven_adder_ngc_446acee7.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf]
WARNING: [Constraints 18-7] Clock terminal PB1 is located on a non-clock IO location U4 this can produce sub-optimal results [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf:16]
WARNING: [Constraints 18-7] Clock terminal PB2 is located on a non-clock IO location D18 this can produce sub-optimal results [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf:17]
WARNING: [Constraints 18-7] Clock terminal PB3 is located on a non-clock IO location K17 this can produce sub-optimal results [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf:18]
WARNING: [Constraints 18-7] Clock terminal PB4 is located on a non-clock IO location U16 this can produce sub-optimal results [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf:19]
Finished Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1998123f
link_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 2786.152 ; gain = 115.902
# read_xdl -file "/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s500e.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "seven_adder" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Successfully converted design '/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ncd' to '/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.ncd
INFO: [Designutils 20-671] Placed 51 instances
read_xdl: Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2786.152 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/users/btech/rajkush/Desktop/CS220Labs/LAB2_1/seven_adder/seven_adder.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb  7 14:52:05 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
