// Seed: 168615387
module module_0 #(
    parameter id_13 = 32'd36,
    parameter id_15 = 32'd4
) (
    input tri1 id_0,
    input wor id_1#(
        .id_11 (-1),
        .id_12 (-1),
        ._id_13(-1 == -1 + 1),
        .id_14 (1'h0),
        ._id_15(-1),
        .id_16 (1)
    ),
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9
);
  logic [(  id_13  ) : id_15] id_17 = !id_7;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd79
) (
    input tri0 _id_0,
    output uwire id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    output wand id_11,
    output uwire id_12
);
  wire [-1 : id_0] id_14;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_6,
      id_6,
      id_8
  );
  logic id_15;
  ;
  assign id_15 = 1;
endmodule
