{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604222834681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604222834683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 17:27:14 2020 " "Processing started: Sun Nov 01 17:27:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604222834683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604222834683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex_2 -c Ex_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex_2 -c Ex_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604222834683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604222835161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqgenerator0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqgenerator0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqGenerator0-arcSeqGen0 " "Found design unit 1: SeqGenerator0-arcSeqGen0" {  } { { "SeqGenerator0.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqGenerator0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836063 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqGenerator0 " "Found entity 1: SeqGenerator0" {  } { { "SeqGenerator0.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqGenerator0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqgenerator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqgenerator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqGenerator1-arcSeqGen1 " "Found design unit 1: SeqGenerator1-arcSeqGen1" {  } { { "SeqGenerator1.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqGenerator1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836075 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqGenerator1 " "Found entity 1: SeqGenerator1" {  } { { "SeqGenerator1.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqGenerator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackex_2.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackex_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myPackEx_2 " "Found design unit 1: myPackEx_2" {  } { { "myPackEx_2.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/myPackEx_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-arcSeqDet " "Found design unit 1: SeqDetector-arcSeqDet" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836097 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ex_2_TOP-arcTOP " "Found design unit 1: Ex_2_TOP-arcTOP" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ex_2_TOP " "Found entity 1: Ex_2_TOP" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-arcDivier " "Found design unit 1: ClkDivider-arcDivier" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/ClkDivider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836121 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/ClkDivider.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seqsel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/seqsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqSel-A1 " "Found design unit 1: SeqSel-A1" {  } { { "output_files/SeqSel.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/output_files/SeqSel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836133 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqSel " "Found entity 1: SeqSel" {  } { { "output_files/SeqSel.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/output_files/SeqSel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604222836133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604222836133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex_2_TOP " "Elaborating entity \"Ex_2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604222836231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_5k Ex_2_TOP.vhd(25) " "Verilog HDL or VHDL warning at Ex_2_TOP.vhd(25): object \"clk_5k\" assigned a value but never read" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604222836254 "|Ex_2_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:CD0 " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:CD0\"" {  } { { "Ex_2_TOP.vhd" "CD0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604222836347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqGenerator0 SeqGenerator0:SG0 " "Elaborating entity \"SeqGenerator0\" for hierarchy \"SeqGenerator0:SG0\"" {  } { { "Ex_2_TOP.vhd" "SG0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604222836388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqGenerator1 SeqGenerator1:SG1 " "Elaborating entity \"SeqGenerator1\" for hierarchy \"SeqGenerator1:SG1\"" {  } { { "Ex_2_TOP.vhd" "SG1" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604222836396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqDetector SeqDetector:SD0 " "Elaborating entity \"SeqDetector\" for hierarchy \"SeqDetector:SD0\"" {  } { { "Ex_2_TOP.vhd" "SD0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604222836418 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt SeqDetector.vhd(104) " "VHDL Process Statement warning at SeqDetector.vhd(104): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604222836422 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt SeqDetector.vhd(97) " "VHDL Process Statement warning at SeqDetector.vhd(97): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604222836422 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SeqNum SeqDetector.vhd(97) " "VHDL Process Statement warning at SeqDetector.vhd(97): inferring latch(es) for signal or variable \"SeqNum\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604222836422 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SeqNum\[0\] SeqDetector.vhd(97) " "Inferred latch for \"SeqNum\[0\]\" at SeqDetector.vhd(97)" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604222836422 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SeqNum\[1\] SeqDetector.vhd(97) " "Inferred latch for \"SeqNum\[1\]\" at SeqDetector.vhd(97)" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604222836423 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SeqNum\[2\] SeqDetector.vhd(97) " "Inferred latch for \"SeqNum\[2\]\" at SeqDetector.vhd(97)" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604222836423 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SeqNum\[3\] SeqDetector.vhd(97) " "Inferred latch for \"SeqNum\[3\]\" at SeqDetector.vhd(97)" {  } { { "SeqDetector.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/SeqDetector.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604222836423 "|Ex_2_TOP|SeqDetector:SD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqSel SeqSel:SS0 " "Elaborating entity \"SeqSel\" for hierarchy \"SeqSel:SS0\"" {  } { { "Ex_2_TOP.vhd" "SS0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604222836428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SeqNum\[1\] GND " "Pin \"SeqNum\[1\]\" is stuck at GND" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604222837436 "|Ex_2_TOP|SeqNum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SeqNum\[2\] GND " "Pin \"SeqNum\[2\]\" is stuck at GND" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604222837436 "|Ex_2_TOP|SeqNum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SeqNum\[3\] GND " "Pin \"SeqNum\[3\]\" is stuck at GND" {  } { { "Ex_2_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_2_quartus/Ex_2_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604222837436 "|Ex_2_TOP|SeqNum[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604222837436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604222837627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604222838311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604222838311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604222838418 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604222838418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604222838418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604222838418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604222838471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 17:27:18 2020 " "Processing ended: Sun Nov 01 17:27:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604222838471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604222838471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604222838471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604222838471 ""}
