//-- STEP 0

WTR RST_N
WAIT 100 ns

<<<<<<< Updated upstream
//-- STEP 1
//-- Injection of Correct command and then non correct command

//-- Send : INIT_RAM_STATIC
UART[UART_RPi] TX_START(73 78 73 84 95 82 65 77 95 83 84 65 84 73 67 0 0 0 0 0)
UART[UART_RPi] RX_WAIT_DATA(82 65 77 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0 0)
//-- Send : INIT_RAM_STATICI
UART[UART_RPi] TX_START(73 78 73 84 95 82 65 77 95 83 84 65 84 73 67 73 0 0 0 0)
UART[UART_RPi] RX_WAIT_DATA(67 77 68 95 68 73 83 67 65 82 68 0 0 0 0 0 0 0 0 0)
WAIT 1 us
//-- STEP 2
//-- Injection of LOAD_PATTERN_STATIC and check

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
//-- STEP 3
//-- Injection of LOAD_PATTERN_STATIC and check

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
//-- STEP 4
//-- Injection of LOAD_PATTERN_STATIC and check

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(64 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
//-- STEP 5
//-- Injection of LOAD_PATTERN_STATIC and check

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(128 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
//-- STEP 6
//-- Injection of LOAD_PATTERN_STATIC and check

UART[UART_RPi] TX_START(76 79 65 68 95 80 65 84 84 69 82 78 95 83 84 65 84 73 67 0)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 82 68 89 0 0 0 0 0)
UART[UART_RPi] TX_START(192 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127)
UART[UART_RPi] RX_WAIT_DATA(76 79 65 68 95 83 84 65 84 73 67 95 68 79 78 69 0 0 0 0)
END_TEST
=======
UART[UART_0] TX_START(48)
WAIT 100 ns
UART[UART_0] RX_READ(53)
END_TEST
>>>>>>> Stashed changes
