# SystemVerilog-interleaved-synchronous-FIFO
Description of High-Throughput and High-Capacity Synchronous FIFO by using SystemVerilog
