# Phase-Locked-Loop
The goal is to design a complete phase-locked circuit operating over a wide output frequency range with a low frequency reference clock, while minimizing the overall power consumption.
