Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct 14 14:46:53 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     9           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (173)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (173)
--------------------------------
 There are 173 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.661        0.000                      0                  341        0.138        0.000                      0                  341        2.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.662        0.000                      0                  341        0.207        0.000                      0                  341        3.500        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.661        0.000                      0                  341        0.207        0.000                      0                  341        3.500        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.661        0.000                      0                  341        0.138        0.000                      0                  341  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.661        0.000                      0                  341        0.138        0.000                      0                  341  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.731ns (41.616%)  route 2.428ns (58.384%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.969     0.786    currSeg1_reg_n_0_[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.082 r  FSM_sequential_c10States[0]_inv_i_24/O
                         net (fo=1, routed)           0.000     1.082    FSM_sequential_c10States[0]_inv_i_24_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.632 r  FSM_sequential_c10States_reg[0]_inv_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.632    FSM_sequential_c10States_reg[0]_inv_i_15_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.746 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.746    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.860 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.860    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.974 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.460     3.433    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.557 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.557    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.190    
    SLICE_X29Y4          FDPE (Setup_fdpe_C_D)        0.029     7.219    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.382ns (61.383%)  route 1.499ns (38.617%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    currSeg1_reg[28]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.101 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.951    in3[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.278 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.278    currSeg10_in[31]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.377    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.256ns (59.129%)  route 1.559ns (40.871%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.570 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.570    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.684 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.684    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.798 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.798    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.037 r  currSeg2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.887    currSeg2_reg[31]_i_2_n_5
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.328     3.215 r  currSeg2[31]_i_1/O
                         net (fo=1, routed)           0.000     3.215    currSeg20_in[31]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.379    currSeg2_reg[31]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 2.126ns (56.389%)  route 1.644ns (43.611%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  currSeg1_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.996     2.843    in3[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.325     3.168 r  currSeg1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.168    currSeg10_in[21]
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/C
                         clock pessimism              0.625     7.372    
                         clock uncertainty           -0.069     7.303    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.734ns (48.550%)  route 1.838ns (51.450%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.966     0.785    currSeg2_reg_n_0_[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.299     1.084 r  FSM_sequential_c1States[0]_inv_i_22/O
                         net (fo=1, routed)           0.000     1.084    FSM_sequential_c1States[0]_inv_i_22_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  FSM_sequential_c1States_reg[0]_inv_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_c1States_reg[0]_inv_i_13_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  FSM_sequential_c1States_reg[0]_inv_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.748    FSM_sequential_c1States_reg[0]_inv_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  FSM_sequential_c1States_reg[0]_inv_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.862    FSM_sequential_c1States_reg[0]_inv_i_3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.976 f  FSM_sequential_c1States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.871     2.847    FSM_sequential_c1States_reg[0]_inv_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.971    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.588     7.260    
                         clock uncertainty           -0.069     7.191    
    SLICE_X33Y6          FDPE (Setup_fdpe_C_D)        0.029     7.220    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.211ns (60.220%)  route 1.461ns (39.780%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  currSeg1_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.812     2.763    in3[22]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.306     3.069 r  currSeg1[22]_i_1/O
                         net (fo=1, routed)           0.000     3.069    currSeg10_in[22]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.029     7.331    currSeg1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.347ns (63.159%)  route 1.369ns (36.841%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 6.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.060 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.721     2.781    in3[28]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.333     3.114 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.114    currSeg10_in[28]
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.576     6.745    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.370    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.984ns (54.496%)  route 1.657ns (45.504%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.790 r  currSeg2_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.948     2.737    currSeg2_reg[20]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.040 r  currSeg2[18]_i_1/O
                         net (fo=1, routed)           0.000     3.040    currSeg20_in[18]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.335    currSeg2_reg[18]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 2.232ns (60.633%)  route 1.449ns (39.367%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  currSeg1_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.801     2.744    in3[24]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.335     3.079 r  currSeg1[24]_i_1/O
                         net (fo=1, routed)           0.000     3.079    currSeg10_in[24]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.377    currSeg1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 tenScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.781%)  route 2.920ns (79.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.677    -0.681    clk_125
    SLICE_X30Y5          FDCE                                         r  tenScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  tenScounter_reg[23]/Q
                         net (fo=2, routed)           0.889     0.726    tenScounter_reg_n_0_[23]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.850 f  FSM_sequential_c10States[1]_i_4/O
                         net (fo=33, routed)          2.031     2.881    FSM_sequential_c10States[1]_i_4_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  tenScounter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.005    tenScounter[8]_i_1_n_0
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C
                         clock pessimism              0.623     7.295    
                         clock uncertainty           -0.069     7.226    
    SLICE_X30Y1          FDCE (Setup_fdce_C_D)        0.079     7.305    tenScounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tenScounter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  tenScounter_reg[30]/Q
                         net (fo=34, routed)          0.128    -0.226    tenScounter_reg_n_0_[30]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.181 r  tenScounter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tenScounter[21]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.091    -0.388    tenScounter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 currSeg1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.848%)  route 0.147ns (44.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  currSeg1_reg[27]/Q
                         net (fo=3, routed)           0.147    -0.181    currSeg1_reg_n_0_[27]
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    segInput[27]_i_1_n_0
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092    -0.361    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 currSeg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.187ns (46.709%)  route 0.213ns (53.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg2_reg[26]/Q
                         net (fo=3, routed)           0.213    -0.113    currSeg2_reg_n_0_[26]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.046    -0.067 r  segInput[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    segInput[26]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/C
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131    -0.302    segInput_reg[26]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.197%)  route 0.164ns (46.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 f  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.164    -0.191    currSeg2
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  FSM_sequential_c1States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    FSM_sequential_c1States[1]_i_1_n_0
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.091    -0.388    FSM_sequential_c1States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SSDcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.222    SSDcounter_reg_n_0_[1]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  SSDcounter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_6
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SSDcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.223    SSDcounter_reg_n_0_[2]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.112 r  SSDcounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_5
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  FSM_sequential_c10States_reg[1]/Q
                         net (fo=66, routed)          0.200    -0.154    c10States[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  tenScounter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    tenScounter[18]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X28Y4          FDCE (Hold_fdce_C_D)         0.120    -0.362    tenScounter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSDcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.208    SSDcounter_reg[11]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  SSDcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    SSDcounter_reg[8]_i_1_n_4
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.168    -0.186    currSeg2
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.141    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.091    -0.404    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.185    tenScounter_reg_n_0_[0]
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    tenScounter[0]_i_1_n_0
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.091    -0.403    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y0      SSDcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y2      SSDcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y2      SSDcounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y3      SSDcounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.731ns (41.616%)  route 2.428ns (58.384%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.969     0.786    currSeg1_reg_n_0_[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.082 r  FSM_sequential_c10States[0]_inv_i_24/O
                         net (fo=1, routed)           0.000     1.082    FSM_sequential_c10States[0]_inv_i_24_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.632 r  FSM_sequential_c10States_reg[0]_inv_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.632    FSM_sequential_c10States_reg[0]_inv_i_15_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.746 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.746    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.860 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.860    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.974 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.460     3.433    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.557 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.557    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X29Y4          FDPE (Setup_fdpe_C_D)        0.029     7.218    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.382ns (61.383%)  route 1.499ns (38.617%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    currSeg1_reg[28]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.101 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.951    in3[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.278 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.278    currSeg10_in[31]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.256ns (59.129%)  route 1.559ns (40.871%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.570 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.570    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.684 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.684    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.798 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.798    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.037 r  currSeg2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.887    currSeg2_reg[31]_i_2_n_5
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.328     3.215 r  currSeg2[31]_i_1/O
                         net (fo=1, routed)           0.000     3.215    currSeg20_in[31]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[31]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 2.126ns (56.389%)  route 1.644ns (43.611%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  currSeg1_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.996     2.843    in3[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.325     3.168 r  currSeg1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.168    currSeg10_in[21]
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/C
                         clock pessimism              0.625     7.372    
                         clock uncertainty           -0.069     7.302    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)        0.075     7.377    currSeg1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.734ns (48.550%)  route 1.838ns (51.450%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.966     0.785    currSeg2_reg_n_0_[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.299     1.084 r  FSM_sequential_c1States[0]_inv_i_22/O
                         net (fo=1, routed)           0.000     1.084    FSM_sequential_c1States[0]_inv_i_22_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  FSM_sequential_c1States_reg[0]_inv_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_c1States_reg[0]_inv_i_13_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  FSM_sequential_c1States_reg[0]_inv_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.748    FSM_sequential_c1States_reg[0]_inv_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  FSM_sequential_c1States_reg[0]_inv_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.862    FSM_sequential_c1States_reg[0]_inv_i_3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.976 f  FSM_sequential_c1States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.871     2.847    FSM_sequential_c1States_reg[0]_inv_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.971    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.588     7.260    
                         clock uncertainty           -0.069     7.190    
    SLICE_X33Y6          FDPE (Setup_fdpe_C_D)        0.029     7.219    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.211ns (60.220%)  route 1.461ns (39.780%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  currSeg1_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.812     2.763    in3[22]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.306     3.069 r  currSeg1[22]_i_1/O
                         net (fo=1, routed)           0.000     3.069    currSeg10_in[22]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.029     7.330    currSeg1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.347ns (63.159%)  route 1.369ns (36.841%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 6.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.060 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.721     2.781    in3[28]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.333     3.114 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.114    currSeg10_in[28]
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.576     6.745    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.370    
                         clock uncertainty           -0.069     7.300    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.075     7.375    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.984ns (54.496%)  route 1.657ns (45.504%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.790 r  currSeg2_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.948     2.737    currSeg2_reg[20]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.040 r  currSeg2[18]_i_1/O
                         net (fo=1, routed)           0.000     3.040    currSeg20_in[18]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[18]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 2.232ns (60.633%)  route 1.449ns (39.367%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  currSeg1_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.801     2.744    in3[24]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.335     3.079 r  currSeg1[24]_i_1/O
                         net (fo=1, routed)           0.000     3.079    currSeg10_in[24]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 tenScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.781%)  route 2.920ns (79.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.677    -0.681    clk_125
    SLICE_X30Y5          FDCE                                         r  tenScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  tenScounter_reg[23]/Q
                         net (fo=2, routed)           0.889     0.726    tenScounter_reg_n_0_[23]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.850 f  FSM_sequential_c10States[1]_i_4/O
                         net (fo=33, routed)          2.031     2.881    FSM_sequential_c10States[1]_i_4_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  tenScounter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.005    tenScounter[8]_i_1_n_0
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C
                         clock pessimism              0.623     7.295    
                         clock uncertainty           -0.069     7.225    
    SLICE_X30Y1          FDCE (Setup_fdce_C_D)        0.079     7.304    tenScounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  4.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tenScounter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  tenScounter_reg[30]/Q
                         net (fo=34, routed)          0.128    -0.226    tenScounter_reg_n_0_[30]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.181 r  tenScounter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tenScounter[21]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.091    -0.388    tenScounter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 currSeg1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.848%)  route 0.147ns (44.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  currSeg1_reg[27]/Q
                         net (fo=3, routed)           0.147    -0.181    currSeg1_reg_n_0_[27]
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    segInput[27]_i_1_n_0
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092    -0.361    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 currSeg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.187ns (46.709%)  route 0.213ns (53.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg2_reg[26]/Q
                         net (fo=3, routed)           0.213    -0.113    currSeg2_reg_n_0_[26]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.046    -0.067 r  segInput[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    segInput[26]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/C
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131    -0.302    segInput_reg[26]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.197%)  route 0.164ns (46.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 f  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.164    -0.191    currSeg2
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  FSM_sequential_c1States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    FSM_sequential_c1States[1]_i_1_n_0
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.091    -0.388    FSM_sequential_c1States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SSDcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.222    SSDcounter_reg_n_0_[1]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  SSDcounter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_6
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SSDcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.223    SSDcounter_reg_n_0_[2]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.112 r  SSDcounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_5
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  FSM_sequential_c10States_reg[1]/Q
                         net (fo=66, routed)          0.200    -0.154    c10States[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  tenScounter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    tenScounter[18]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X28Y4          FDCE (Hold_fdce_C_D)         0.120    -0.362    tenScounter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSDcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.208    SSDcounter_reg[11]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  SSDcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    SSDcounter_reg[8]_i_1_n_4
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
                         clock pessimism              0.233    -0.467    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.105    -0.362    SSDcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.168    -0.186    currSeg2
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.141    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.091    -0.404    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.185    tenScounter_reg_n_0_[0]
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    tenScounter[0]_i_1_n_0
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.091    -0.403    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y0      SSDcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y2      SSDcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y2      SSDcounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y3      SSDcounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X33Y6      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y4      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y0      SSDcounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.731ns (41.616%)  route 2.428ns (58.384%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.969     0.786    currSeg1_reg_n_0_[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.082 r  FSM_sequential_c10States[0]_inv_i_24/O
                         net (fo=1, routed)           0.000     1.082    FSM_sequential_c10States[0]_inv_i_24_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.632 r  FSM_sequential_c10States_reg[0]_inv_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.632    FSM_sequential_c10States_reg[0]_inv_i_15_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.746 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.746    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.860 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.860    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.974 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.460     3.433    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.557 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.557    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X29Y4          FDPE (Setup_fdpe_C_D)        0.029     7.218    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.382ns (61.383%)  route 1.499ns (38.617%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    currSeg1_reg[28]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.101 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.951    in3[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.278 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.278    currSeg10_in[31]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.256ns (59.129%)  route 1.559ns (40.871%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.570 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.570    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.684 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.684    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.798 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.798    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.037 r  currSeg2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.887    currSeg2_reg[31]_i_2_n_5
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.328     3.215 r  currSeg2[31]_i_1/O
                         net (fo=1, routed)           0.000     3.215    currSeg20_in[31]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[31]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 2.126ns (56.389%)  route 1.644ns (43.611%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  currSeg1_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.996     2.843    in3[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.325     3.168 r  currSeg1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.168    currSeg10_in[21]
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/C
                         clock pessimism              0.625     7.372    
                         clock uncertainty           -0.069     7.302    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)        0.075     7.377    currSeg1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.734ns (48.550%)  route 1.838ns (51.450%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.966     0.785    currSeg2_reg_n_0_[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.299     1.084 r  FSM_sequential_c1States[0]_inv_i_22/O
                         net (fo=1, routed)           0.000     1.084    FSM_sequential_c1States[0]_inv_i_22_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  FSM_sequential_c1States_reg[0]_inv_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_c1States_reg[0]_inv_i_13_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  FSM_sequential_c1States_reg[0]_inv_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.748    FSM_sequential_c1States_reg[0]_inv_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  FSM_sequential_c1States_reg[0]_inv_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.862    FSM_sequential_c1States_reg[0]_inv_i_3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.976 f  FSM_sequential_c1States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.871     2.847    FSM_sequential_c1States_reg[0]_inv_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.971    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.588     7.260    
                         clock uncertainty           -0.069     7.190    
    SLICE_X33Y6          FDPE (Setup_fdpe_C_D)        0.029     7.219    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.211ns (60.220%)  route 1.461ns (39.780%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  currSeg1_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.812     2.763    in3[22]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.306     3.069 r  currSeg1[22]_i_1/O
                         net (fo=1, routed)           0.000     3.069    currSeg10_in[22]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.029     7.330    currSeg1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.347ns (63.159%)  route 1.369ns (36.841%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 6.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.060 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.721     2.781    in3[28]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.333     3.114 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.114    currSeg10_in[28]
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.576     6.745    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.370    
                         clock uncertainty           -0.069     7.300    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.075     7.375    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.984ns (54.496%)  route 1.657ns (45.504%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.790 r  currSeg2_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.948     2.737    currSeg2_reg[20]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.040 r  currSeg2[18]_i_1/O
                         net (fo=1, routed)           0.000     3.040    currSeg20_in[18]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[18]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 2.232ns (60.633%)  route 1.449ns (39.367%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  currSeg1_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.801     2.744    in3[24]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.335     3.079 r  currSeg1[24]_i_1/O
                         net (fo=1, routed)           0.000     3.079    currSeg10_in[24]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 tenScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.781%)  route 2.920ns (79.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.677    -0.681    clk_125
    SLICE_X30Y5          FDCE                                         r  tenScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  tenScounter_reg[23]/Q
                         net (fo=2, routed)           0.889     0.726    tenScounter_reg_n_0_[23]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.850 f  FSM_sequential_c10States[1]_i_4/O
                         net (fo=33, routed)          2.031     2.881    FSM_sequential_c10States[1]_i_4_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  tenScounter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.005    tenScounter[8]_i_1_n_0
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C
                         clock pessimism              0.623     7.295    
                         clock uncertainty           -0.069     7.225    
    SLICE_X30Y1          FDCE (Setup_fdce_C_D)        0.079     7.304    tenScounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  4.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tenScounter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  tenScounter_reg[30]/Q
                         net (fo=34, routed)          0.128    -0.226    tenScounter_reg_n_0_[30]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.181 r  tenScounter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tenScounter[21]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.091    -0.319    tenScounter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 currSeg1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.848%)  route 0.147ns (44.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  currSeg1_reg[27]/Q
                         net (fo=3, routed)           0.147    -0.181    currSeg1_reg_n_0_[27]
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    segInput[27]_i_1_n_0
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.069    -0.384    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092    -0.292    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 currSeg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.187ns (46.709%)  route 0.213ns (53.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg2_reg[26]/Q
                         net (fo=3, routed)           0.213    -0.113    currSeg2_reg_n_0_[26]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.046    -0.067 r  segInput[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    segInput[26]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/C
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.069    -0.364    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131    -0.233    segInput_reg[26]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.197%)  route 0.164ns (46.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 f  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.164    -0.191    currSeg2
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  FSM_sequential_c1States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    FSM_sequential_c1States[1]_i_1_n_0
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.091    -0.319    FSM_sequential_c1States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SSDcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.222    SSDcounter_reg_n_0_[1]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  SSDcounter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_6
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SSDcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.223    SSDcounter_reg_n_0_[2]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.112 r  SSDcounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_5
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  FSM_sequential_c10States_reg[1]/Q
                         net (fo=66, routed)          0.200    -0.154    c10States[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  tenScounter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    tenScounter[18]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.069    -0.413    
    SLICE_X28Y4          FDCE (Hold_fdce_C_D)         0.120    -0.293    tenScounter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SSDcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.208    SSDcounter_reg[11]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  SSDcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    SSDcounter_reg[8]_i_1_n_4
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.168    -0.186    currSeg2
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.141    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.069    -0.426    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.091    -0.335    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.185    tenScounter_reg_n_0_[0]
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    tenScounter[0]_i_1_n_0
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.091    -0.334    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.731ns (41.616%)  route 2.428ns (58.384%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.969     0.786    currSeg1_reg_n_0_[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     1.082 r  FSM_sequential_c10States[0]_inv_i_24/O
                         net (fo=1, routed)           0.000     1.082    FSM_sequential_c10States[0]_inv_i_24_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.632 r  FSM_sequential_c10States_reg[0]_inv_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.632    FSM_sequential_c10States_reg[0]_inv_i_15_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.746 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.746    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.860 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.860    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.974 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.460     3.433    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.557 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.557    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y4          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X29Y4          FDPE (Setup_fdpe_C_D)        0.029     7.218    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.382ns (61.383%)  route 1.499ns (38.617%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.862    currSeg1_reg[28]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.101 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.951    in3[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.278 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.278    currSeg10_in[31]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.256ns (59.129%)  route 1.559ns (40.871%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.570 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.570    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.684 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.684    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.798 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.798    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.037 r  currSeg2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     2.887    currSeg2_reg[31]_i_2_n_5
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.328     3.215 r  currSeg2[31]_i_1/O
                         net (fo=1, routed)           0.000     3.215    currSeg20_in[31]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[31]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[31]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 2.126ns (56.389%)  route 1.644ns (43.611%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  currSeg1_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.996     2.843    in3[21]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.325     3.168 r  currSeg1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.168    currSeg10_in[21]
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[21]/C
                         clock pessimism              0.625     7.372    
                         clock uncertainty           -0.069     7.302    
    SLICE_X37Y4          FDCE (Setup_fdce_C_D)        0.075     7.377    currSeg1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.734ns (48.550%)  route 1.838ns (51.450%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.966     0.785    currSeg2_reg_n_0_[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.299     1.084 r  FSM_sequential_c1States[0]_inv_i_22/O
                         net (fo=1, routed)           0.000     1.084    FSM_sequential_c1States[0]_inv_i_22_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  FSM_sequential_c1States_reg[0]_inv_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.634    FSM_sequential_c1States_reg[0]_inv_i_13_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.748 r  FSM_sequential_c1States_reg[0]_inv_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.748    FSM_sequential_c1States_reg[0]_inv_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.862 r  FSM_sequential_c1States_reg[0]_inv_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.862    FSM_sequential_c1States_reg[0]_inv_i_3_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.976 f  FSM_sequential_c1States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.871     2.847    FSM_sequential_c1States_reg[0]_inv_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.971    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.588     7.260    
                         clock uncertainty           -0.069     7.190    
    SLICE_X33Y6          FDPE (Setup_fdpe_C_D)        0.029     7.219    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.211ns (60.220%)  route 1.461ns (39.780%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  currSeg1_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.812     2.763    in3[22]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.306     3.069 r  currSeg1[22]_i_1/O
                         net (fo=1, routed)           0.000     3.069    currSeg10_in[22]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.029     7.330    currSeg1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 2.347ns (63.159%)  route 1.369ns (36.841%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 6.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.745    currSeg1_reg[24]_i_2_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.060 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.721     2.781    in3[28]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.333     3.114 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.114    currSeg10_in[28]
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.576     6.745    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.370    
                         clock uncertainty           -0.069     7.300    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.075     7.375    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.984ns (54.496%)  route 1.657ns (45.504%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y1          FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[8]/Q
                         net (fo=3, routed)           0.709     0.528    currSeg2_reg_n_0_[8]
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     1.228 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.228    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.342 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.342    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.456 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.456    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.790 r  currSeg2_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.948     2.737    currSeg2_reg[20]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.040 r  currSeg2[18]_i_1/O
                         net (fo=1, routed)           0.000     3.040    currSeg20_in[18]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[18]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[18]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 currSeg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 2.232ns (60.633%)  route 1.449ns (39.367%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X39Y1          FDCE                                         r  currSeg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.183 r  currSeg1_reg[5]/Q
                         net (fo=3, routed)           0.648     0.465    currSeg1_reg_n_0_[5]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.277 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.277    currSeg1_reg[8]_i_2_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.394 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.394    currSeg1_reg[12]_i_2_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.511 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.511    currSeg1_reg[16]_i_2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.628    currSeg1_reg[20]_i_2_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  currSeg1_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.801     2.744    in3[24]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.335     3.079 r  currSeg1[24]_i_1/O
                         net (fo=1, routed)           0.000     3.079    currSeg10_in[24]
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.075     7.376    currSeg1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 tenScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.781%)  route 2.920ns (79.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.677    -0.681    clk_125
    SLICE_X30Y5          FDCE                                         r  tenScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  tenScounter_reg[23]/Q
                         net (fo=2, routed)           0.889     0.726    tenScounter_reg_n_0_[23]
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.850 f  FSM_sequential_c10States[1]_i_4/O
                         net (fo=33, routed)          2.031     2.881    FSM_sequential_c10States[1]_i_4_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.005 r  tenScounter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.005    tenScounter[8]_i_1_n_0
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503     6.672    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C
                         clock pessimism              0.623     7.295    
                         clock uncertainty           -0.069     7.225    
    SLICE_X30Y1          FDCE (Setup_fdce_C_D)        0.079     7.304    tenScounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  4.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tenScounter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  tenScounter_reg[30]/Q
                         net (fo=34, routed)          0.128    -0.226    tenScounter_reg_n_0_[30]
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.181 r  tenScounter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    tenScounter[21]_i_1_n_0
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y5          FDCE                                         r  tenScounter_reg[21]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.091    -0.319    tenScounter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 currSeg1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.848%)  route 0.147ns (44.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  currSeg1_reg[27]/Q
                         net (fo=3, routed)           0.147    -0.181    currSeg1_reg_n_0_[27]
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    segInput[27]_i_1_n_0
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y8          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.069    -0.384    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092    -0.292    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 currSeg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.187ns (46.709%)  route 0.213ns (53.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg2_reg[26]/Q
                         net (fo=3, routed)           0.213    -0.113    currSeg2_reg_n_0_[26]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.046    -0.067 r  segInput[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    segInput[26]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X38Y8          FDRE                                         r  segInput_reg[26]/C
                         clock pessimism              0.269    -0.433    
                         clock uncertainty            0.069    -0.364    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131    -0.233    segInput_reg[26]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.197%)  route 0.164ns (46.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 f  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.164    -0.191    currSeg2
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  FSM_sequential_c1States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    FSM_sequential_c1States[1]_i_1_n_0
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y4          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.091    -0.319    FSM_sequential_c1States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SSDcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.222    SSDcounter_reg_n_0_[1]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  SSDcounter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_6
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[1]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SSDcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.223    SSDcounter_reg_n_0_[2]
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.112 r  SSDcounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.112    SSDcounter_reg[0]_i_2_n_5
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y0          FDRE                                         r  SSDcounter_reg[2]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.354 f  FSM_sequential_c10States_reg[1]/Q
                         net (fo=66, routed)          0.200    -0.154    c10States[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  tenScounter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    tenScounter[18]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X28Y4          FDCE                                         r  tenScounter_reg[18]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.069    -0.413    
    SLICE_X28Y4          FDCE (Hold_fdce_C_D)         0.120    -0.293    tenScounter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SSDcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SSDcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  SSDcounter_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.208    SSDcounter_reg[11]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.100 r  SSDcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    SSDcounter_reg[8]_i_1_n_4
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  SSDcounter_reg[11]/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.069    -0.398    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.105    -0.293    SSDcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c1States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  FSM_sequential_c1States_reg[0]_inv/Q
                         net (fo=35, routed)          0.168    -0.186    currSeg2
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  FSM_sequential_c1States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.141    FSM_sequential_c1States[0]_inv_i_1_n_0
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X33Y6          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.069    -0.426    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.091    -0.335    FSM_sequential_c1States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.185    tenScounter_reg_n_0_[0]
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    tenScounter[0]_i_1_n_0
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.091    -0.334    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 5.038ns (59.184%)  route 3.474ns (40.816%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.474     5.003    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     8.512 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.512    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 5.025ns (59.220%)  route 3.460ns (40.780%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.460     4.999    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     8.485 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.485    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.990ns (61.013%)  route 3.189ns (38.987%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.189     4.639    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     8.178 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.178    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.984ns (70.005%)  route 2.135ns (29.995%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.135     3.588    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     7.119 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.119    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.453ns (76.417%)  route 0.448ns (23.583%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.448     0.669    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.901 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.901    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.459ns (63.060%)  route 0.855ns (36.940%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.855     1.073    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.313 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.313    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.493ns (60.767%)  route 0.964ns (39.233%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.964     1.270    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.457 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.457    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.506ns (60.309%)  route 0.991ns (39.691%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.287    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.498 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.498    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.572ns (42.944%)  route 6.074ns (57.056%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.158     3.221    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.345 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.094     6.439    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606    10.045 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.045    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 4.563ns (42.865%)  route 6.081ns (57.135%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.163     3.226    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.350 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.096     6.446    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    10.043 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.043    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 4.582ns (44.407%)  route 5.736ns (55.593%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.274     3.337    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I3_O)        0.124     3.461 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.640     6.101    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.717 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.717    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.578ns (45.077%)  route 5.578ns (54.923%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.276     3.339    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     3.463 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.480     5.943    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612     9.555 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.555    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.902ns  (logic 4.604ns (46.493%)  route 5.298ns (53.507%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.901     2.964    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.663    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.300 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.300    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.606ns (46.794%)  route 5.237ns (53.206%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.882     2.945    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.069 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.534     5.602    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.242 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.242    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.494ns (48.903%)  route 4.695ns (51.097%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y2          FDRE                                         r  segInput_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.181 f  segInput_reg[14]/Q
                         net (fo=1, routed)           0.805     0.624    segIn[14]
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.296     0.920 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.948     1.868    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.992 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.089     3.081    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.124     3.205 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     5.058    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531     8.588 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.588    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.176ns (70.009%)  route 1.789ns (29.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  segsel_reg/Q
                         net (fo=34, routed)          1.789     1.667    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.698     5.365 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.365    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.429ns (76.706%)  route 0.434ns (23.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segsel_reg/Q
                         net (fo=34, routed)          0.434     0.117    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.281     1.398 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.398    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.440ns (71.379%)  route 0.578ns (28.621%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.132    segIn[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     0.321    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     1.553 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.553    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.521ns (65.439%)  route 0.803ns (34.561%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.106    -0.195    segIn[0]
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.150 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.697     0.547    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     1.859 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.859    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.525ns (63.900%)  route 0.861ns (36.100%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.196    segIn[0]
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.151 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.756     0.605    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.921 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.921    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.523ns (62.944%)  route 0.897ns (37.056%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.121    segIn[3]
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.076 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.691     0.614    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.952 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.952    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.526ns (62.169%)  route 0.929ns (37.831%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.205    -0.122    segIn[3]
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.724     0.646    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.986 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.986    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.506ns (57.240%)  route 1.125ns (42.760%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[1]/Q
                         net (fo=7, routed)           0.167    -0.135    segIn[1]
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.090 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.958     0.868    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     2.165 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.165    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.515ns (57.527%)  route 1.119ns (42.473%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.132    segIn[1]
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.949     0.862    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.306     2.168 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.168    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.572ns (42.944%)  route 6.074ns (57.056%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.158     3.221    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.345 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.094     6.439    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606    10.045 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.045    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 4.563ns (42.865%)  route 6.081ns (57.135%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.163     3.226    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.350 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.096     6.446    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    10.043 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.043    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 4.582ns (44.407%)  route 5.736ns (55.593%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.274     3.337    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I3_O)        0.124     3.461 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.640     6.101    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.717 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.717    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.578ns (45.077%)  route 5.578ns (54.923%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.276     3.339    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     3.463 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.480     5.943    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612     9.555 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.555    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.902ns  (logic 4.604ns (46.493%)  route 5.298ns (53.507%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.901     2.964    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.663    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.300 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.300    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.606ns (46.794%)  route 5.237ns (53.206%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X43Y4          FDRE                                         r  segInput_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.182 f  segInput_reg[12]/Q
                         net (fo=1, routed)           0.863     0.680    segIn[12]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.299     0.979 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.959     1.939    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.063 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.882     2.945    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.069 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.534     5.602    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.242 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.242    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.494ns (48.903%)  route 4.695ns (51.097%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y2          FDRE                                         r  segInput_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.181 f  segInput_reg[14]/Q
                         net (fo=1, routed)           0.805     0.624    segIn[14]
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.296     0.920 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.948     1.868    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.992 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.089     3.081    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.124     3.205 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     5.058    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531     8.588 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.588    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.176ns (70.009%)  route 1.789ns (29.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  segsel_reg/Q
                         net (fo=34, routed)          1.789     1.667    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.698     5.365 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.365    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.429ns (76.706%)  route 0.434ns (23.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segsel_reg/Q
                         net (fo=34, routed)          0.434     0.117    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.281     1.398 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.398    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.440ns (71.379%)  route 0.578ns (28.621%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.132    segIn[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     0.321    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     1.553 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.553    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.521ns (65.439%)  route 0.803ns (34.561%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.106    -0.195    segIn[0]
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.150 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.697     0.547    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     1.859 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.859    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.525ns (63.900%)  route 0.861ns (36.100%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.196    segIn[0]
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.151 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.756     0.605    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.921 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.921    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.523ns (62.944%)  route 0.897ns (37.056%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.121    segIn[3]
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.076 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.691     0.614    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.952 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.952    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.526ns (62.169%)  route 0.929ns (37.831%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.205    -0.122    segIn[3]
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.724     0.646    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.986 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.986    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.506ns (57.240%)  route 1.125ns (42.760%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 f  segInput_reg[1]/Q
                         net (fo=7, routed)           0.167    -0.135    segIn[1]
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.090 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.958     0.868    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     2.165 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.165    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.515ns (57.527%)  route 1.119ns (42.473%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.132    segIn[1]
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.949     0.862    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.306     2.168 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.168    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[13]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[15]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[16]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[9]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.257ns (15.179%)  route 1.434ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.434     1.691    btn0_IBUF
    SLICE_X39Y9          FDCE                                         f  currSeg1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.257ns (15.179%)  route 1.434ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.434     1.691    btn0_IBUF
    SLICE_X39Y9          FDCE                                         f  currSeg1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[23]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[25]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[26]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[29]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[30]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[13]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[15]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 1.489ns (18.169%)  route 6.706ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.706     8.195    btn0_IBUF
    SLICE_X30Y3          FDCE                                         f  tenScounter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502    -1.329    clk_125
    SLICE_X30Y3          FDCE                                         r  tenScounter_reg[16]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.489ns (18.481%)  route 6.567ns (81.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.567     8.056    btn0_IBUF
    SLICE_X30Y2          FDCE                                         f  tenScounter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y2          FDCE                                         r  tenScounter_reg[9]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.489ns (18.827%)  route 6.419ns (81.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         6.419     7.908    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.257ns (15.179%)  route 1.434ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.434     1.691    btn0_IBUF
    SLICE_X39Y9          FDCE                                         f  currSeg1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[27]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.257ns (15.179%)  route 1.434ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.434     1.691    btn0_IBUF
    SLICE_X39Y9          FDCE                                         f  currSeg1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg1_reg[28]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[22]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[23]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[24]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[25]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[26]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[29]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[30]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X39Y7          FDCE                                         f  currSeg1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X39Y7          FDCE                                         r  currSeg1_reg[31]/C





