// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pix_average (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        StreamIn_V_Data_V_dout,
        StreamIn_V_Data_V_empty_n,
        StreamIn_V_Data_V_read,
        StreamIn_V_User_V_dout,
        StreamIn_V_User_V_empty_n,
        StreamIn_V_User_V_read,
        StreamOut_V_Data_V_din,
        StreamOut_V_Data_V_full_n,
        StreamOut_V_Data_V_write,
        StreamOut_V_User_V_din,
        StreamOut_V_User_V_full_n,
        StreamOut_V_User_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state12 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] StreamIn_V_Data_V_dout;
input   StreamIn_V_Data_V_empty_n;
output   StreamIn_V_Data_V_read;
input  [3:0] StreamIn_V_User_V_dout;
input   StreamIn_V_User_V_empty_n;
output   StreamIn_V_User_V_read;
output  [127:0] StreamOut_V_Data_V_din;
input   StreamOut_V_Data_V_full_n;
output   StreamOut_V_Data_V_write;
output  [3:0] StreamOut_V_User_V_din;
input   StreamOut_V_User_V_full_n;
output   StreamOut_V_User_V_write;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] cntr;
reg   [13:0] sum_V_0_address0;
reg    sum_V_0_ce0;
wire   [20:0] sum_V_0_q0;
reg   [13:0] sum_V_0_address1;
reg    sum_V_0_ce1;
reg    sum_V_0_we1;
reg   [20:0] sum_V_0_d1;
reg   [13:0] sum_V_1_address0;
reg    sum_V_1_ce0;
wire   [20:0] sum_V_1_q0;
reg   [13:0] sum_V_1_address1;
reg    sum_V_1_ce1;
reg    sum_V_1_we1;
reg   [20:0] sum_V_1_d1;
reg   [13:0] sum_V_2_address0;
reg    sum_V_2_ce0;
wire   [20:0] sum_V_2_q0;
reg   [13:0] sum_V_2_address1;
reg    sum_V_2_ce1;
reg    sum_V_2_we1;
reg   [20:0] sum_V_2_d1;
reg   [13:0] sum_V_3_address0;
reg    sum_V_3_ce0;
wire   [20:0] sum_V_3_q0;
reg   [13:0] sum_V_3_address1;
reg    sum_V_3_ce1;
reg    sum_V_3_we1;
reg   [20:0] sum_V_3_d1;
reg   [13:0] sum_V_4_address0;
reg    sum_V_4_ce0;
wire   [20:0] sum_V_4_q0;
reg   [13:0] sum_V_4_address1;
reg    sum_V_4_ce1;
reg    sum_V_4_we1;
reg   [20:0] sum_V_4_d1;
reg   [13:0] sum_V_5_address0;
reg    sum_V_5_ce0;
wire   [20:0] sum_V_5_q0;
reg   [13:0] sum_V_5_address1;
reg    sum_V_5_ce1;
reg    sum_V_5_we1;
reg   [20:0] sum_V_5_d1;
reg   [13:0] sum_V_6_address0;
reg    sum_V_6_ce0;
wire   [20:0] sum_V_6_q0;
reg   [13:0] sum_V_6_address1;
reg    sum_V_6_ce1;
reg    sum_V_6_we1;
reg   [20:0] sum_V_6_d1;
reg   [13:0] sum_V_7_address0;
reg    sum_V_7_ce0;
wire   [20:0] sum_V_7_q0;
reg   [13:0] sum_V_7_address1;
reg    sum_V_7_ce1;
reg    sum_V_7_we1;
reg   [20:0] sum_V_7_d1;
reg    StreamIn_V_Data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_s_reg_1118;
reg   [0:0] tmp_s_reg_1118_pp0_iter1_reg;
reg    StreamIn_V_User_V_blk_n;
reg    StreamOut_V_Data_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] tmp_s_reg_1118_pp0_iter8_reg;
reg    StreamOut_V_User_V_blk_n;
reg   [131:0] output_buf_reg_396;
reg   [13:0] i_reg_408;
reg   [20:0] reg_431;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    StreamIn_V_Data_V0_status;
reg    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    StreamOut_V_Data_V1_status;
reg    ap_block_state11_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_6_reg_1109;
reg   [0:0] tmp_8_reg_1113;
reg   [20:0] reg_435;
reg   [20:0] reg_439;
reg   [20:0] reg_443;
reg   [20:0] reg_447;
reg   [20:0] reg_451;
reg   [20:0] reg_455;
reg   [20:0] reg_459;
reg   [31:0] cntr_load_reg_1104;
reg    ap_block_state1;
wire   [0:0] tmp_6_fu_467_p2;
wire   [0:0] tmp_8_fu_473_p2;
wire   [0:0] tmp_s_fu_479_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] tmp_s_reg_1118_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_1118_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_1118_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_1118_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_1118_pp0_iter6_reg;
reg   [0:0] tmp_s_reg_1118_pp0_iter7_reg;
wire   [13:0] i_2_fu_485_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [13:0] sum_V_0_addr_1_reg_1127;
reg   [13:0] sum_V_0_addr_1_reg_1127_pp0_iter1_reg;
reg   [13:0] sum_V_0_addr_1_reg_1127_pp0_iter2_reg;
reg   [13:0] sum_V_0_addr_1_reg_1127_pp0_iter3_reg;
reg   [13:0] sum_V_1_addr_1_reg_1133;
reg   [13:0] sum_V_1_addr_1_reg_1133_pp0_iter1_reg;
reg   [13:0] sum_V_1_addr_1_reg_1133_pp0_iter2_reg;
reg   [13:0] sum_V_1_addr_1_reg_1133_pp0_iter3_reg;
reg   [13:0] sum_V_2_addr_1_reg_1139;
reg   [13:0] sum_V_2_addr_1_reg_1139_pp0_iter1_reg;
reg   [13:0] sum_V_2_addr_1_reg_1139_pp0_iter2_reg;
reg   [13:0] sum_V_2_addr_1_reg_1139_pp0_iter3_reg;
reg   [13:0] sum_V_3_addr_1_reg_1145;
reg   [13:0] sum_V_3_addr_1_reg_1145_pp0_iter1_reg;
reg   [13:0] sum_V_3_addr_1_reg_1145_pp0_iter2_reg;
reg   [13:0] sum_V_3_addr_1_reg_1145_pp0_iter3_reg;
reg   [13:0] sum_V_4_addr_1_reg_1151;
reg   [13:0] sum_V_4_addr_1_reg_1151_pp0_iter1_reg;
reg   [13:0] sum_V_4_addr_1_reg_1151_pp0_iter2_reg;
reg   [13:0] sum_V_4_addr_1_reg_1151_pp0_iter3_reg;
reg   [13:0] sum_V_5_addr_1_reg_1157;
reg   [13:0] sum_V_5_addr_1_reg_1157_pp0_iter1_reg;
reg   [13:0] sum_V_5_addr_1_reg_1157_pp0_iter2_reg;
reg   [13:0] sum_V_5_addr_1_reg_1157_pp0_iter3_reg;
reg   [13:0] sum_V_6_addr_1_reg_1163;
reg   [13:0] sum_V_6_addr_1_reg_1163_pp0_iter1_reg;
reg   [13:0] sum_V_6_addr_1_reg_1163_pp0_iter2_reg;
reg   [13:0] sum_V_6_addr_1_reg_1163_pp0_iter3_reg;
reg   [13:0] sum_V_7_addr_1_reg_1169;
reg   [13:0] sum_V_7_addr_1_reg_1169_pp0_iter1_reg;
reg   [13:0] sum_V_7_addr_1_reg_1169_pp0_iter2_reg;
reg   [13:0] sum_V_7_addr_1_reg_1169_pp0_iter3_reg;
reg   [13:0] sum_V_0_addr_reg_1175;
reg   [13:0] sum_V_0_addr_reg_1175_pp0_iter1_reg;
reg   [13:0] sum_V_0_addr_reg_1175_pp0_iter2_reg;
reg   [13:0] sum_V_0_addr_reg_1175_pp0_iter3_reg;
reg   [13:0] sum_V_1_addr_reg_1181;
reg   [13:0] sum_V_1_addr_reg_1181_pp0_iter1_reg;
reg   [13:0] sum_V_1_addr_reg_1181_pp0_iter2_reg;
reg   [13:0] sum_V_1_addr_reg_1181_pp0_iter3_reg;
reg   [13:0] sum_V_2_addr_reg_1187;
reg   [13:0] sum_V_2_addr_reg_1187_pp0_iter1_reg;
reg   [13:0] sum_V_2_addr_reg_1187_pp0_iter2_reg;
reg   [13:0] sum_V_2_addr_reg_1187_pp0_iter3_reg;
reg   [13:0] sum_V_3_addr_reg_1193;
reg   [13:0] sum_V_3_addr_reg_1193_pp0_iter1_reg;
reg   [13:0] sum_V_3_addr_reg_1193_pp0_iter2_reg;
reg   [13:0] sum_V_3_addr_reg_1193_pp0_iter3_reg;
reg   [13:0] sum_V_4_addr_reg_1199;
reg   [13:0] sum_V_4_addr_reg_1199_pp0_iter1_reg;
reg   [13:0] sum_V_4_addr_reg_1199_pp0_iter2_reg;
reg   [13:0] sum_V_4_addr_reg_1199_pp0_iter3_reg;
reg   [13:0] sum_V_5_addr_reg_1205;
reg   [13:0] sum_V_5_addr_reg_1205_pp0_iter1_reg;
reg   [13:0] sum_V_5_addr_reg_1205_pp0_iter2_reg;
reg   [13:0] sum_V_5_addr_reg_1205_pp0_iter3_reg;
reg   [13:0] sum_V_6_addr_reg_1211;
reg   [13:0] sum_V_6_addr_reg_1211_pp0_iter1_reg;
reg   [13:0] sum_V_6_addr_reg_1211_pp0_iter2_reg;
reg   [13:0] sum_V_6_addr_reg_1211_pp0_iter3_reg;
reg   [13:0] sum_V_7_addr_reg_1217;
reg   [13:0] sum_V_7_addr_reg_1217_pp0_iter1_reg;
reg   [13:0] sum_V_7_addr_reg_1217_pp0_iter2_reg;
reg   [13:0] sum_V_7_addr_reg_1217_pp0_iter3_reg;
reg   [127:0] tmp_Data_V_reg_1223;
reg   [3:0] tmp_User_V_reg_1235;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter3_reg;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter4_reg;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter5_reg;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter6_reg;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter7_reg;
reg   [3:0] tmp_User_V_reg_1235_pp0_iter8_reg;
wire   [15:0] tmp_9_fu_603_p1;
reg   [15:0] tmp_9_reg_1281;
reg   [15:0] tmp_9_reg_1281_pp0_iter4_reg;
reg   [15:0] tmp_9_reg_1281_pp0_iter5_reg;
reg   [15:0] tmp_9_reg_1281_pp0_iter6_reg;
reg   [15:0] tmp_9_reg_1281_pp0_iter7_reg;
reg   [15:0] tmp_9_reg_1281_pp0_iter8_reg;
wire   [20:0] ret_V_7_fu_610_p2;
reg   [20:0] ret_V_7_reg_1286;
wire   [15:0] p_Result_9_1_fu_616_p4;
reg   [15:0] p_Result_9_1_reg_1291;
reg   [15:0] p_Result_9_1_reg_1291_pp0_iter4_reg;
reg   [15:0] p_Result_9_1_reg_1291_pp0_iter5_reg;
reg   [15:0] p_Result_9_1_reg_1291_pp0_iter6_reg;
reg   [15:0] p_Result_9_1_reg_1291_pp0_iter7_reg;
reg   [15:0] p_Result_9_1_reg_1291_pp0_iter8_reg;
wire   [20:0] ret_V_7_1_fu_629_p2;
reg   [20:0] ret_V_7_1_reg_1296;
wire   [15:0] p_Result_9_2_fu_635_p4;
reg   [15:0] p_Result_9_2_reg_1301;
reg   [15:0] p_Result_9_2_reg_1301_pp0_iter4_reg;
reg   [15:0] p_Result_9_2_reg_1301_pp0_iter5_reg;
reg   [15:0] p_Result_9_2_reg_1301_pp0_iter6_reg;
reg   [15:0] p_Result_9_2_reg_1301_pp0_iter7_reg;
reg   [15:0] p_Result_9_2_reg_1301_pp0_iter8_reg;
wire   [20:0] ret_V_7_2_fu_648_p2;
reg   [20:0] ret_V_7_2_reg_1306;
wire   [15:0] p_Result_9_3_fu_654_p4;
reg   [15:0] p_Result_9_3_reg_1311;
reg   [15:0] p_Result_9_3_reg_1311_pp0_iter4_reg;
reg   [15:0] p_Result_9_3_reg_1311_pp0_iter5_reg;
reg   [15:0] p_Result_9_3_reg_1311_pp0_iter6_reg;
reg   [15:0] p_Result_9_3_reg_1311_pp0_iter7_reg;
reg   [15:0] p_Result_9_3_reg_1311_pp0_iter8_reg;
wire   [20:0] ret_V_7_3_fu_667_p2;
reg   [20:0] ret_V_7_3_reg_1316;
wire   [15:0] p_Result_9_4_fu_673_p4;
reg   [15:0] p_Result_9_4_reg_1321;
reg   [15:0] p_Result_9_4_reg_1321_pp0_iter4_reg;
reg   [15:0] p_Result_9_4_reg_1321_pp0_iter5_reg;
reg   [15:0] p_Result_9_4_reg_1321_pp0_iter6_reg;
reg   [15:0] p_Result_9_4_reg_1321_pp0_iter7_reg;
reg   [15:0] p_Result_9_4_reg_1321_pp0_iter8_reg;
wire   [20:0] ret_V_7_4_fu_686_p2;
reg   [20:0] ret_V_7_4_reg_1326;
wire   [15:0] p_Result_9_5_fu_692_p4;
reg   [15:0] p_Result_9_5_reg_1331;
reg   [15:0] p_Result_9_5_reg_1331_pp0_iter4_reg;
reg   [15:0] p_Result_9_5_reg_1331_pp0_iter5_reg;
reg   [15:0] p_Result_9_5_reg_1331_pp0_iter6_reg;
reg   [15:0] p_Result_9_5_reg_1331_pp0_iter7_reg;
reg   [15:0] p_Result_9_5_reg_1331_pp0_iter8_reg;
wire   [20:0] ret_V_7_5_fu_705_p2;
reg   [20:0] ret_V_7_5_reg_1336;
wire   [15:0] p_Result_9_6_fu_711_p4;
reg   [15:0] p_Result_9_6_reg_1341;
reg   [15:0] p_Result_9_6_reg_1341_pp0_iter4_reg;
reg   [15:0] p_Result_9_6_reg_1341_pp0_iter5_reg;
reg   [15:0] p_Result_9_6_reg_1341_pp0_iter6_reg;
reg   [15:0] p_Result_9_6_reg_1341_pp0_iter7_reg;
reg   [15:0] p_Result_9_6_reg_1341_pp0_iter8_reg;
wire   [20:0] ret_V_7_6_fu_724_p2;
reg   [20:0] ret_V_7_6_reg_1346;
wire   [15:0] p_Result_9_7_fu_730_p4;
reg   [15:0] p_Result_9_7_reg_1351;
reg   [15:0] p_Result_9_7_reg_1351_pp0_iter4_reg;
reg   [15:0] p_Result_9_7_reg_1351_pp0_iter5_reg;
reg   [15:0] p_Result_9_7_reg_1351_pp0_iter6_reg;
reg   [15:0] p_Result_9_7_reg_1351_pp0_iter7_reg;
reg   [15:0] p_Result_9_7_reg_1351_pp0_iter8_reg;
wire   [20:0] ret_V_7_7_fu_743_p2;
reg   [20:0] ret_V_7_7_reg_1356;
reg   [13:0] tmp_12_reg_1361;
reg   [13:0] tmp_13_reg_1366;
reg   [13:0] tmp_14_reg_1371;
reg   [13:0] tmp_15_reg_1376;
reg   [13:0] tmp_16_reg_1381;
reg   [13:0] tmp_17_reg_1386;
reg   [13:0] tmp_18_reg_1391;
reg   [13:0] tmp_19_reg_1396;
wire   [131:0] output_buf_1_fu_1071_p5;
wire   [31:0] tmp_5_fu_1087_p2;
reg   [31:0] tmp_5_reg_1406;
wire    ap_CS_fsm_state12;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [131:0] ap_phi_mux_output_buf_4_phi_fu_422_p6;
wire   [131:0] output_buf14_part_se_fu_1058_p5;
wire   [131:0] ap_phi_reg_pp0_iter9_output_buf_4_reg_419;
wire   [131:0] output_buf10_part_se_fu_953_p5;
wire   [63:0] i3_fu_491_p1;
wire   [63:0] i2_fu_503_p1;
reg    StreamIn_V_Data_V0_update;
reg    StreamOut_V_Data_V1_update;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] storemerge_fu_1092_p3;
wire    ap_CS_fsm_state13;
wire   [22:0] grp_fu_527_p0;
wire   [20:0] grp_fu_527_p1;
wire   [22:0] grp_fu_537_p0;
wire   [20:0] grp_fu_537_p1;
wire   [22:0] grp_fu_547_p0;
wire   [20:0] grp_fu_547_p1;
wire   [22:0] grp_fu_557_p0;
wire   [20:0] grp_fu_557_p1;
wire   [22:0] grp_fu_567_p0;
wire   [20:0] grp_fu_567_p1;
wire   [22:0] grp_fu_577_p0;
wire   [20:0] grp_fu_577_p1;
wire   [22:0] grp_fu_587_p0;
wire   [20:0] grp_fu_587_p1;
wire   [22:0] grp_fu_597_p0;
wire   [20:0] grp_fu_597_p1;
wire   [20:0] rhs_V_fu_606_p1;
wire   [20:0] rhs_V_1_fu_625_p1;
wire   [20:0] rhs_V_2_fu_644_p1;
wire   [20:0] rhs_V_3_fu_663_p1;
wire   [20:0] rhs_V_4_fu_682_p1;
wire   [20:0] rhs_V_5_fu_701_p1;
wire   [20:0] rhs_V_6_fu_720_p1;
wire   [20:0] rhs_V_7_fu_739_p1;
wire   [43:0] grp_fu_527_p2;
wire   [43:0] grp_fu_537_p2;
wire   [43:0] grp_fu_547_p2;
wire   [43:0] grp_fu_557_p2;
wire   [43:0] grp_fu_567_p2;
wire   [43:0] grp_fu_577_p2;
wire   [43:0] grp_fu_587_p2;
wire   [43:0] grp_fu_597_p2;
wire   [127:0] tmp_11_fu_829_p1;
wire  signed [15:0] tmp_V_0_trunc_fu_833_p1;
wire   [127:0] p_Result_s_25_fu_836_p5;
wire  signed [15:0] tmp_V_1_trunc_fu_848_p1;
wire   [127:0] p_Result_12_1_fu_851_p5;
wire  signed [15:0] tmp_V_2_trunc_fu_863_p1;
wire   [127:0] p_Result_12_2_fu_866_p5;
wire  signed [15:0] tmp_V_3_trunc_fu_878_p1;
wire   [127:0] p_Result_12_3_fu_881_p5;
wire  signed [15:0] tmp_V_4_trunc_fu_893_p1;
wire   [127:0] p_Result_12_4_fu_896_p5;
wire  signed [15:0] tmp_V_5_trunc_fu_908_p1;
wire   [127:0] p_Result_12_5_fu_911_p5;
wire  signed [15:0] tmp_V_6_trunc_fu_923_p1;
wire   [127:0] p_Result_12_6_fu_926_p5;
wire  signed [15:0] tmp_V_7_trunc_fu_938_p1;
wire   [127:0] p_Result_12_7_fu_941_p5;
wire   [127:0] tmp_10_fu_966_p1;
wire   [127:0] p_Result_s_fu_970_p5;
wire   [127:0] p_Result_1_fu_981_p5;
wire   [127:0] p_Result_2_fu_992_p5;
wire   [127:0] p_Result_3_fu_1003_p5;
wire   [127:0] p_Result_4_fu_1014_p5;
wire   [127:0] p_Result_5_fu_1025_p5;
wire   [127:0] p_Result_6_fu_1036_p5;
wire   [127:0] p_Result_7_fu_1047_p5;
reg    grp_fu_527_ce;
reg    grp_fu_537_ce;
reg    grp_fu_547_ce;
reg    grp_fu_557_ce;
reg    grp_fu_567_ce;
reg    grp_fu_577_ce;
reg    grp_fu_587_ce;
reg    grp_fu_597_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [43:0] grp_fu_527_p10;
wire   [43:0] grp_fu_537_p10;
wire   [43:0] grp_fu_547_p10;
wire   [43:0] grp_fu_557_p10;
wire   [43:0] grp_fu_567_p10;
wire   [43:0] grp_fu_577_p10;
wire   [43:0] grp_fu_587_p10;
wire   [43:0] grp_fu_597_p10;
reg    ap_condition_166;
reg    ap_condition_1196;
reg    ap_condition_1199;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 cntr = 32'd0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_0_address0),
    .ce0(sum_V_0_ce0),
    .q0(sum_V_0_q0),
    .address1(sum_V_0_address1),
    .ce1(sum_V_0_ce1),
    .we1(sum_V_0_we1),
    .d1(sum_V_0_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_1_address0),
    .ce0(sum_V_1_ce0),
    .q0(sum_V_1_q0),
    .address1(sum_V_1_address1),
    .ce1(sum_V_1_ce1),
    .we1(sum_V_1_we1),
    .d1(sum_V_1_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_2_address0),
    .ce0(sum_V_2_ce0),
    .q0(sum_V_2_q0),
    .address1(sum_V_2_address1),
    .ce1(sum_V_2_ce1),
    .we1(sum_V_2_we1),
    .d1(sum_V_2_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_3_address0),
    .ce0(sum_V_3_ce0),
    .q0(sum_V_3_q0),
    .address1(sum_V_3_address1),
    .ce1(sum_V_3_ce1),
    .we1(sum_V_3_we1),
    .d1(sum_V_3_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_4_address0),
    .ce0(sum_V_4_ce0),
    .q0(sum_V_4_q0),
    .address1(sum_V_4_address1),
    .ce1(sum_V_4_ce1),
    .we1(sum_V_4_we1),
    .d1(sum_V_4_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_5_address0),
    .ce0(sum_V_5_ce0),
    .q0(sum_V_5_q0),
    .address1(sum_V_5_address1),
    .ce1(sum_V_5_ce1),
    .we1(sum_V_5_we1),
    .d1(sum_V_5_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_6_address0),
    .ce0(sum_V_6_ce0),
    .q0(sum_V_6_q0),
    .address1(sum_V_6_address1),
    .ce1(sum_V_6_ce1),
    .we1(sum_V_6_we1),
    .d1(sum_V_6_d1)
);

pix_average_sum_V_0 #(
    .DataWidth( 21 ),
    .AddressRange( 10240 ),
    .AddressWidth( 14 ))
sum_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_V_7_address0),
    .ce0(sum_V_7_ce0),
    .q0(sum_V_7_q0),
    .address1(sum_V_7_address1),
    .ce1(sum_V_7_ce1),
    .we1(sum_V_7_we1),
    .d1(sum_V_7_d1)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_527_p0),
    .din1(grp_fu_527_p1),
    .ce(grp_fu_527_ce),
    .dout(grp_fu_527_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_537_p0),
    .din1(grp_fu_537_p1),
    .ce(grp_fu_537_ce),
    .dout(grp_fu_537_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_547_p0),
    .din1(grp_fu_547_p1),
    .ce(grp_fu_547_ce),
    .dout(grp_fu_547_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_557_p0),
    .din1(grp_fu_557_p1),
    .ce(grp_fu_557_ce),
    .dout(grp_fu_557_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_567_p0),
    .din1(grp_fu_567_p1),
    .ce(grp_fu_567_ce),
    .dout(grp_fu_567_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_577_p0),
    .din1(grp_fu_577_p1),
    .ce(grp_fu_577_ce),
    .dout(grp_fu_577_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_587_p0),
    .din1(grp_fu_587_p1),
    .ce(grp_fu_587_ce),
    .dout(grp_fu_587_p2)
);

myproject_axi_mul_23ns_21ns_44_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 44 ))
myproject_axi_mul_23ns_21ns_44_6_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_597_p0),
    .din1(grp_fu_597_p1),
    .ce(grp_fu_597_ce),
    .dout(grp_fu_597_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0))) begin
        i_reg_408 <= i_2_fu_485_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_408 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        cntr <= storemerge_fu_1092_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cntr_load_reg_1104 <= cntr;
        tmp_6_reg_1109 <= tmp_6_fu_467_p2;
        tmp_8_reg_1113 <= tmp_8_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0))) begin
        output_buf_reg_396 <= output_buf_1_fu_1071_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter2_reg == 1'd0))) begin
        p_Result_9_1_reg_1291 <= {{tmp_Data_V_reg_1223[31:16]}};
        p_Result_9_2_reg_1301 <= {{tmp_Data_V_reg_1223[47:32]}};
        p_Result_9_3_reg_1311 <= {{tmp_Data_V_reg_1223[63:48]}};
        p_Result_9_4_reg_1321 <= {{tmp_Data_V_reg_1223[79:64]}};
        p_Result_9_5_reg_1331 <= {{tmp_Data_V_reg_1223[95:80]}};
        p_Result_9_6_reg_1341 <= {{tmp_Data_V_reg_1223[111:96]}};
        p_Result_9_7_reg_1351 <= {{tmp_Data_V_reg_1223[127:112]}};
        ret_V_7_1_reg_1296 <= ret_V_7_1_fu_629_p2;
        ret_V_7_2_reg_1306 <= ret_V_7_2_fu_648_p2;
        ret_V_7_3_reg_1316 <= ret_V_7_3_fu_667_p2;
        ret_V_7_4_reg_1326 <= ret_V_7_4_fu_686_p2;
        ret_V_7_5_reg_1336 <= ret_V_7_5_fu_705_p2;
        ret_V_7_6_reg_1346 <= ret_V_7_6_fu_724_p2;
        ret_V_7_7_reg_1356 <= ret_V_7_7_fu_743_p2;
        ret_V_7_reg_1286 <= ret_V_7_fu_610_p2;
        tmp_9_reg_1281 <= tmp_9_fu_603_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        p_Result_9_1_reg_1291_pp0_iter4_reg <= p_Result_9_1_reg_1291;
        p_Result_9_1_reg_1291_pp0_iter5_reg <= p_Result_9_1_reg_1291_pp0_iter4_reg;
        p_Result_9_1_reg_1291_pp0_iter6_reg <= p_Result_9_1_reg_1291_pp0_iter5_reg;
        p_Result_9_1_reg_1291_pp0_iter7_reg <= p_Result_9_1_reg_1291_pp0_iter6_reg;
        p_Result_9_1_reg_1291_pp0_iter8_reg <= p_Result_9_1_reg_1291_pp0_iter7_reg;
        p_Result_9_2_reg_1301_pp0_iter4_reg <= p_Result_9_2_reg_1301;
        p_Result_9_2_reg_1301_pp0_iter5_reg <= p_Result_9_2_reg_1301_pp0_iter4_reg;
        p_Result_9_2_reg_1301_pp0_iter6_reg <= p_Result_9_2_reg_1301_pp0_iter5_reg;
        p_Result_9_2_reg_1301_pp0_iter7_reg <= p_Result_9_2_reg_1301_pp0_iter6_reg;
        p_Result_9_2_reg_1301_pp0_iter8_reg <= p_Result_9_2_reg_1301_pp0_iter7_reg;
        p_Result_9_3_reg_1311_pp0_iter4_reg <= p_Result_9_3_reg_1311;
        p_Result_9_3_reg_1311_pp0_iter5_reg <= p_Result_9_3_reg_1311_pp0_iter4_reg;
        p_Result_9_3_reg_1311_pp0_iter6_reg <= p_Result_9_3_reg_1311_pp0_iter5_reg;
        p_Result_9_3_reg_1311_pp0_iter7_reg <= p_Result_9_3_reg_1311_pp0_iter6_reg;
        p_Result_9_3_reg_1311_pp0_iter8_reg <= p_Result_9_3_reg_1311_pp0_iter7_reg;
        p_Result_9_4_reg_1321_pp0_iter4_reg <= p_Result_9_4_reg_1321;
        p_Result_9_4_reg_1321_pp0_iter5_reg <= p_Result_9_4_reg_1321_pp0_iter4_reg;
        p_Result_9_4_reg_1321_pp0_iter6_reg <= p_Result_9_4_reg_1321_pp0_iter5_reg;
        p_Result_9_4_reg_1321_pp0_iter7_reg <= p_Result_9_4_reg_1321_pp0_iter6_reg;
        p_Result_9_4_reg_1321_pp0_iter8_reg <= p_Result_9_4_reg_1321_pp0_iter7_reg;
        p_Result_9_5_reg_1331_pp0_iter4_reg <= p_Result_9_5_reg_1331;
        p_Result_9_5_reg_1331_pp0_iter5_reg <= p_Result_9_5_reg_1331_pp0_iter4_reg;
        p_Result_9_5_reg_1331_pp0_iter6_reg <= p_Result_9_5_reg_1331_pp0_iter5_reg;
        p_Result_9_5_reg_1331_pp0_iter7_reg <= p_Result_9_5_reg_1331_pp0_iter6_reg;
        p_Result_9_5_reg_1331_pp0_iter8_reg <= p_Result_9_5_reg_1331_pp0_iter7_reg;
        p_Result_9_6_reg_1341_pp0_iter4_reg <= p_Result_9_6_reg_1341;
        p_Result_9_6_reg_1341_pp0_iter5_reg <= p_Result_9_6_reg_1341_pp0_iter4_reg;
        p_Result_9_6_reg_1341_pp0_iter6_reg <= p_Result_9_6_reg_1341_pp0_iter5_reg;
        p_Result_9_6_reg_1341_pp0_iter7_reg <= p_Result_9_6_reg_1341_pp0_iter6_reg;
        p_Result_9_6_reg_1341_pp0_iter8_reg <= p_Result_9_6_reg_1341_pp0_iter7_reg;
        p_Result_9_7_reg_1351_pp0_iter4_reg <= p_Result_9_7_reg_1351;
        p_Result_9_7_reg_1351_pp0_iter5_reg <= p_Result_9_7_reg_1351_pp0_iter4_reg;
        p_Result_9_7_reg_1351_pp0_iter6_reg <= p_Result_9_7_reg_1351_pp0_iter5_reg;
        p_Result_9_7_reg_1351_pp0_iter7_reg <= p_Result_9_7_reg_1351_pp0_iter6_reg;
        p_Result_9_7_reg_1351_pp0_iter8_reg <= p_Result_9_7_reg_1351_pp0_iter7_reg;
        sum_V_0_addr_1_reg_1127_pp0_iter2_reg <= sum_V_0_addr_1_reg_1127_pp0_iter1_reg;
        sum_V_0_addr_1_reg_1127_pp0_iter3_reg <= sum_V_0_addr_1_reg_1127_pp0_iter2_reg;
        sum_V_0_addr_reg_1175_pp0_iter2_reg <= sum_V_0_addr_reg_1175_pp0_iter1_reg;
        sum_V_0_addr_reg_1175_pp0_iter3_reg <= sum_V_0_addr_reg_1175_pp0_iter2_reg;
        sum_V_1_addr_1_reg_1133_pp0_iter2_reg <= sum_V_1_addr_1_reg_1133_pp0_iter1_reg;
        sum_V_1_addr_1_reg_1133_pp0_iter3_reg <= sum_V_1_addr_1_reg_1133_pp0_iter2_reg;
        sum_V_1_addr_reg_1181_pp0_iter2_reg <= sum_V_1_addr_reg_1181_pp0_iter1_reg;
        sum_V_1_addr_reg_1181_pp0_iter3_reg <= sum_V_1_addr_reg_1181_pp0_iter2_reg;
        sum_V_2_addr_1_reg_1139_pp0_iter2_reg <= sum_V_2_addr_1_reg_1139_pp0_iter1_reg;
        sum_V_2_addr_1_reg_1139_pp0_iter3_reg <= sum_V_2_addr_1_reg_1139_pp0_iter2_reg;
        sum_V_2_addr_reg_1187_pp0_iter2_reg <= sum_V_2_addr_reg_1187_pp0_iter1_reg;
        sum_V_2_addr_reg_1187_pp0_iter3_reg <= sum_V_2_addr_reg_1187_pp0_iter2_reg;
        sum_V_3_addr_1_reg_1145_pp0_iter2_reg <= sum_V_3_addr_1_reg_1145_pp0_iter1_reg;
        sum_V_3_addr_1_reg_1145_pp0_iter3_reg <= sum_V_3_addr_1_reg_1145_pp0_iter2_reg;
        sum_V_3_addr_reg_1193_pp0_iter2_reg <= sum_V_3_addr_reg_1193_pp0_iter1_reg;
        sum_V_3_addr_reg_1193_pp0_iter3_reg <= sum_V_3_addr_reg_1193_pp0_iter2_reg;
        sum_V_4_addr_1_reg_1151_pp0_iter2_reg <= sum_V_4_addr_1_reg_1151_pp0_iter1_reg;
        sum_V_4_addr_1_reg_1151_pp0_iter3_reg <= sum_V_4_addr_1_reg_1151_pp0_iter2_reg;
        sum_V_4_addr_reg_1199_pp0_iter2_reg <= sum_V_4_addr_reg_1199_pp0_iter1_reg;
        sum_V_4_addr_reg_1199_pp0_iter3_reg <= sum_V_4_addr_reg_1199_pp0_iter2_reg;
        sum_V_5_addr_1_reg_1157_pp0_iter2_reg <= sum_V_5_addr_1_reg_1157_pp0_iter1_reg;
        sum_V_5_addr_1_reg_1157_pp0_iter3_reg <= sum_V_5_addr_1_reg_1157_pp0_iter2_reg;
        sum_V_5_addr_reg_1205_pp0_iter2_reg <= sum_V_5_addr_reg_1205_pp0_iter1_reg;
        sum_V_5_addr_reg_1205_pp0_iter3_reg <= sum_V_5_addr_reg_1205_pp0_iter2_reg;
        sum_V_6_addr_1_reg_1163_pp0_iter2_reg <= sum_V_6_addr_1_reg_1163_pp0_iter1_reg;
        sum_V_6_addr_1_reg_1163_pp0_iter3_reg <= sum_V_6_addr_1_reg_1163_pp0_iter2_reg;
        sum_V_6_addr_reg_1211_pp0_iter2_reg <= sum_V_6_addr_reg_1211_pp0_iter1_reg;
        sum_V_6_addr_reg_1211_pp0_iter3_reg <= sum_V_6_addr_reg_1211_pp0_iter2_reg;
        sum_V_7_addr_1_reg_1169_pp0_iter2_reg <= sum_V_7_addr_1_reg_1169_pp0_iter1_reg;
        sum_V_7_addr_1_reg_1169_pp0_iter3_reg <= sum_V_7_addr_1_reg_1169_pp0_iter2_reg;
        sum_V_7_addr_reg_1217_pp0_iter2_reg <= sum_V_7_addr_reg_1217_pp0_iter1_reg;
        sum_V_7_addr_reg_1217_pp0_iter3_reg <= sum_V_7_addr_reg_1217_pp0_iter2_reg;
        tmp_9_reg_1281_pp0_iter4_reg <= tmp_9_reg_1281;
        tmp_9_reg_1281_pp0_iter5_reg <= tmp_9_reg_1281_pp0_iter4_reg;
        tmp_9_reg_1281_pp0_iter6_reg <= tmp_9_reg_1281_pp0_iter5_reg;
        tmp_9_reg_1281_pp0_iter7_reg <= tmp_9_reg_1281_pp0_iter6_reg;
        tmp_9_reg_1281_pp0_iter8_reg <= tmp_9_reg_1281_pp0_iter7_reg;
        tmp_User_V_reg_1235_pp0_iter3_reg <= tmp_User_V_reg_1235;
        tmp_User_V_reg_1235_pp0_iter4_reg <= tmp_User_V_reg_1235_pp0_iter3_reg;
        tmp_User_V_reg_1235_pp0_iter5_reg <= tmp_User_V_reg_1235_pp0_iter4_reg;
        tmp_User_V_reg_1235_pp0_iter6_reg <= tmp_User_V_reg_1235_pp0_iter5_reg;
        tmp_User_V_reg_1235_pp0_iter7_reg <= tmp_User_V_reg_1235_pp0_iter6_reg;
        tmp_User_V_reg_1235_pp0_iter8_reg <= tmp_User_V_reg_1235_pp0_iter7_reg;
        tmp_s_reg_1118_pp0_iter2_reg <= tmp_s_reg_1118_pp0_iter1_reg;
        tmp_s_reg_1118_pp0_iter3_reg <= tmp_s_reg_1118_pp0_iter2_reg;
        tmp_s_reg_1118_pp0_iter4_reg <= tmp_s_reg_1118_pp0_iter3_reg;
        tmp_s_reg_1118_pp0_iter5_reg <= tmp_s_reg_1118_pp0_iter4_reg;
        tmp_s_reg_1118_pp0_iter6_reg <= tmp_s_reg_1118_pp0_iter5_reg;
        tmp_s_reg_1118_pp0_iter7_reg <= tmp_s_reg_1118_pp0_iter6_reg;
        tmp_s_reg_1118_pp0_iter8_reg <= tmp_s_reg_1118_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_1109 == 1'd0) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0)))) begin
        reg_431 <= sum_V_0_q0;
        reg_435 <= sum_V_1_q0;
        reg_439 <= sum_V_2_q0;
        reg_443 <= sum_V_3_q0;
        reg_447 <= sum_V_4_q0;
        reg_451 <= sum_V_5_q0;
        reg_455 <= sum_V_6_q0;
        reg_459 <= sum_V_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_1113 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0))) begin
        sum_V_0_addr_1_reg_1127 <= i3_fu_491_p1;
        sum_V_1_addr_1_reg_1133 <= i3_fu_491_p1;
        sum_V_2_addr_1_reg_1139 <= i3_fu_491_p1;
        sum_V_3_addr_1_reg_1145 <= i3_fu_491_p1;
        sum_V_4_addr_1_reg_1151 <= i3_fu_491_p1;
        sum_V_5_addr_1_reg_1157 <= i3_fu_491_p1;
        sum_V_6_addr_1_reg_1163 <= i3_fu_491_p1;
        sum_V_7_addr_1_reg_1169 <= i3_fu_491_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_V_0_addr_1_reg_1127_pp0_iter1_reg <= sum_V_0_addr_1_reg_1127;
        sum_V_0_addr_reg_1175_pp0_iter1_reg <= sum_V_0_addr_reg_1175;
        sum_V_1_addr_1_reg_1133_pp0_iter1_reg <= sum_V_1_addr_1_reg_1133;
        sum_V_1_addr_reg_1181_pp0_iter1_reg <= sum_V_1_addr_reg_1181;
        sum_V_2_addr_1_reg_1139_pp0_iter1_reg <= sum_V_2_addr_1_reg_1139;
        sum_V_2_addr_reg_1187_pp0_iter1_reg <= sum_V_2_addr_reg_1187;
        sum_V_3_addr_1_reg_1145_pp0_iter1_reg <= sum_V_3_addr_1_reg_1145;
        sum_V_3_addr_reg_1193_pp0_iter1_reg <= sum_V_3_addr_reg_1193;
        sum_V_4_addr_1_reg_1151_pp0_iter1_reg <= sum_V_4_addr_1_reg_1151;
        sum_V_4_addr_reg_1199_pp0_iter1_reg <= sum_V_4_addr_reg_1199;
        sum_V_5_addr_1_reg_1157_pp0_iter1_reg <= sum_V_5_addr_1_reg_1157;
        sum_V_5_addr_reg_1205_pp0_iter1_reg <= sum_V_5_addr_reg_1205;
        sum_V_6_addr_1_reg_1163_pp0_iter1_reg <= sum_V_6_addr_1_reg_1163;
        sum_V_6_addr_reg_1211_pp0_iter1_reg <= sum_V_6_addr_reg_1211;
        sum_V_7_addr_1_reg_1169_pp0_iter1_reg <= sum_V_7_addr_1_reg_1169;
        sum_V_7_addr_reg_1217_pp0_iter1_reg <= sum_V_7_addr_reg_1217;
        tmp_s_reg_1118 <= tmp_s_fu_479_p2;
        tmp_s_reg_1118_pp0_iter1_reg <= tmp_s_reg_1118;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0))) begin
        sum_V_0_addr_reg_1175 <= i2_fu_503_p1;
        sum_V_1_addr_reg_1181 <= i2_fu_503_p1;
        sum_V_2_addr_reg_1187 <= i2_fu_503_p1;
        sum_V_3_addr_reg_1193 <= i2_fu_503_p1;
        sum_V_4_addr_reg_1199 <= i2_fu_503_p1;
        sum_V_5_addr_reg_1205 <= i2_fu_503_p1;
        sum_V_6_addr_reg_1211 <= i2_fu_503_p1;
        sum_V_7_addr_reg_1217 <= i2_fu_503_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_reg_1113 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter7_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0))) begin
        tmp_12_reg_1361 <= {{grp_fu_527_p2[43:30]}};
        tmp_13_reg_1366 <= {{grp_fu_537_p2[43:30]}};
        tmp_14_reg_1371 <= {{grp_fu_547_p2[43:30]}};
        tmp_15_reg_1376 <= {{grp_fu_557_p2[43:30]}};
        tmp_16_reg_1381 <= {{grp_fu_567_p2[43:30]}};
        tmp_17_reg_1386 <= {{grp_fu_577_p2[43:30]}};
        tmp_18_reg_1391 <= {{grp_fu_587_p2[43:30]}};
        tmp_19_reg_1396 <= {{grp_fu_597_p2[43:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_8_reg_1113 == 1'd0))) begin
        tmp_5_reg_1406 <= tmp_5_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0))) begin
        tmp_Data_V_reg_1223 <= StreamIn_V_Data_V_dout;
        tmp_User_V_reg_1235 <= StreamIn_V_User_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0))) begin
        StreamIn_V_Data_V0_update = 1'b1;
    end else begin
        StreamIn_V_Data_V0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        StreamIn_V_Data_V_blk_n = StreamIn_V_Data_V_empty_n;
    end else begin
        StreamIn_V_Data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        StreamIn_V_User_V_blk_n = StreamIn_V_User_V_empty_n;
    end else begin
        StreamIn_V_User_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0))) begin
        StreamOut_V_Data_V1_update = 1'b1;
    end else begin
        StreamOut_V_Data_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        StreamOut_V_Data_V_blk_n = StreamOut_V_Data_V_full_n;
    end else begin
        StreamOut_V_Data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        StreamOut_V_User_V_blk_n = StreamOut_V_User_V_full_n;
    end else begin
        StreamOut_V_User_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_s_fu_479_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_166)) begin
        if (((tmp_8_reg_1113 == 1'd0) & (tmp_6_reg_1109 == 1'd0))) begin
            ap_phi_mux_output_buf_4_phi_fu_422_p6 = output_buf_reg_396;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            ap_phi_mux_output_buf_4_phi_fu_422_p6 = output_buf10_part_se_fu_953_p5;
        end else if ((tmp_6_reg_1109 == 1'd1)) begin
            ap_phi_mux_output_buf_4_phi_fu_422_p6 = output_buf14_part_se_fu_1058_p5;
        end else begin
            ap_phi_mux_output_buf_4_phi_fu_422_p6 = ap_phi_reg_pp0_iter9_output_buf_4_reg_419;
        end
    end else begin
        ap_phi_mux_output_buf_4_phi_fu_422_p6 = ap_phi_reg_pp0_iter9_output_buf_4_reg_419;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_527_ce = 1'b1;
    end else begin
        grp_fu_527_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_537_ce = 1'b1;
    end else begin
        grp_fu_537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_547_ce = 1'b1;
    end else begin
        grp_fu_547_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_557_ce = 1'b1;
    end else begin
        grp_fu_557_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_567_ce = 1'b1;
    end else begin
        grp_fu_567_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_577_ce = 1'b1;
    end else begin
        grp_fu_577_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_587_ce = 1'b1;
    end else begin
        grp_fu_587_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_597_ce = 1'b1;
    end else begin
        grp_fu_597_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_0_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_0_address0 = i3_fu_491_p1;
        end else begin
            sum_V_0_address0 = 'bx;
        end
    end else begin
        sum_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_0_address1 = sum_V_0_addr_reg_1175_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_0_address1 = sum_V_0_addr_1_reg_1127_pp0_iter3_reg;
        end else begin
            sum_V_0_address1 = 'bx;
        end
    end else begin
        sum_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_0_ce0 = 1'b1;
    end else begin
        sum_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_0_ce1 = 1'b1;
    end else begin
        sum_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_0_d1 = ret_V_7_reg_1286;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_0_d1 = 21'd0;
        end else begin
            sum_V_0_d1 = 'bx;
        end
    end else begin
        sum_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_0_we1 = 1'b1;
    end else begin
        sum_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_1_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_1_address0 = i3_fu_491_p1;
        end else begin
            sum_V_1_address0 = 'bx;
        end
    end else begin
        sum_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_1_address1 = sum_V_1_addr_reg_1181_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_1_address1 = sum_V_1_addr_1_reg_1133_pp0_iter3_reg;
        end else begin
            sum_V_1_address1 = 'bx;
        end
    end else begin
        sum_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_1_ce0 = 1'b1;
    end else begin
        sum_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_1_ce1 = 1'b1;
    end else begin
        sum_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_1_d1 = ret_V_7_1_reg_1296;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_1_d1 = 21'd0;
        end else begin
            sum_V_1_d1 = 'bx;
        end
    end else begin
        sum_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_1_we1 = 1'b1;
    end else begin
        sum_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_2_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_2_address0 = i3_fu_491_p1;
        end else begin
            sum_V_2_address0 = 'bx;
        end
    end else begin
        sum_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_2_address1 = sum_V_2_addr_reg_1187_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_2_address1 = sum_V_2_addr_1_reg_1139_pp0_iter3_reg;
        end else begin
            sum_V_2_address1 = 'bx;
        end
    end else begin
        sum_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_2_ce0 = 1'b1;
    end else begin
        sum_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_2_ce1 = 1'b1;
    end else begin
        sum_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_2_d1 = ret_V_7_2_reg_1306;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_2_d1 = 21'd0;
        end else begin
            sum_V_2_d1 = 'bx;
        end
    end else begin
        sum_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_2_we1 = 1'b1;
    end else begin
        sum_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_3_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_3_address0 = i3_fu_491_p1;
        end else begin
            sum_V_3_address0 = 'bx;
        end
    end else begin
        sum_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_3_address1 = sum_V_3_addr_reg_1193_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_3_address1 = sum_V_3_addr_1_reg_1145_pp0_iter3_reg;
        end else begin
            sum_V_3_address1 = 'bx;
        end
    end else begin
        sum_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_3_ce0 = 1'b1;
    end else begin
        sum_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_3_ce1 = 1'b1;
    end else begin
        sum_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_3_d1 = ret_V_7_3_reg_1316;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_3_d1 = 21'd0;
        end else begin
            sum_V_3_d1 = 'bx;
        end
    end else begin
        sum_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_3_we1 = 1'b1;
    end else begin
        sum_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_4_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_4_address0 = i3_fu_491_p1;
        end else begin
            sum_V_4_address0 = 'bx;
        end
    end else begin
        sum_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_4_address1 = sum_V_4_addr_reg_1199_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_4_address1 = sum_V_4_addr_1_reg_1151_pp0_iter3_reg;
        end else begin
            sum_V_4_address1 = 'bx;
        end
    end else begin
        sum_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_4_ce0 = 1'b1;
    end else begin
        sum_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_4_ce1 = 1'b1;
    end else begin
        sum_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_4_d1 = ret_V_7_4_reg_1326;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_4_d1 = 21'd0;
        end else begin
            sum_V_4_d1 = 'bx;
        end
    end else begin
        sum_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_4_we1 = 1'b1;
    end else begin
        sum_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_5_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_5_address0 = i3_fu_491_p1;
        end else begin
            sum_V_5_address0 = 'bx;
        end
    end else begin
        sum_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_5_address1 = sum_V_5_addr_reg_1205_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_5_address1 = sum_V_5_addr_1_reg_1157_pp0_iter3_reg;
        end else begin
            sum_V_5_address1 = 'bx;
        end
    end else begin
        sum_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_5_ce0 = 1'b1;
    end else begin
        sum_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_5_ce1 = 1'b1;
    end else begin
        sum_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_5_d1 = ret_V_7_5_reg_1336;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_5_d1 = 21'd0;
        end else begin
            sum_V_5_d1 = 'bx;
        end
    end else begin
        sum_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_5_we1 = 1'b1;
    end else begin
        sum_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_6_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_6_address0 = i3_fu_491_p1;
        end else begin
            sum_V_6_address0 = 'bx;
        end
    end else begin
        sum_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_6_address1 = sum_V_6_addr_reg_1211_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_6_address1 = sum_V_6_addr_1_reg_1163_pp0_iter3_reg;
        end else begin
            sum_V_6_address1 = 'bx;
        end
    end else begin
        sum_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_6_ce0 = 1'b1;
    end else begin
        sum_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_6_ce1 = 1'b1;
    end else begin
        sum_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_6_d1 = ret_V_7_6_reg_1346;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_6_d1 = 21'd0;
        end else begin
            sum_V_6_d1 = 'bx;
        end
    end else begin
        sum_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_6_we1 = 1'b1;
    end else begin
        sum_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_7_address0 = i2_fu_503_p1;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_7_address0 = i3_fu_491_p1;
        end else begin
            sum_V_7_address0 = 'bx;
        end
    end else begin
        sum_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_7_address1 = sum_V_7_addr_reg_1217_pp0_iter3_reg;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_7_address1 = sum_V_7_addr_1_reg_1169_pp0_iter3_reg;
        end else begin
            sum_V_7_address1 = 'bx;
        end
    end else begin
        sum_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_479_p2 == 1'd0) & (tmp_6_reg_1109 == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sum_V_7_ce0 = 1'b1;
    end else begin
        sum_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_7_ce1 = 1'b1;
    end else begin
        sum_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1199)) begin
        if ((tmp_6_reg_1109 == 1'd1)) begin
            sum_V_7_d1 = ret_V_7_7_reg_1356;
        end else if (((tmp_8_reg_1113 == 1'd1) & (tmp_6_reg_1109 == 1'd0))) begin
            sum_V_7_d1 = 21'd0;
        end else begin
            sum_V_7_d1 = 'bx;
        end
    end else begin
        sum_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_6_reg_1109 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0)) | ((tmp_8_reg_1113 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (tmp_6_reg_1109 == 1'd0)))) begin
        sum_V_7_we1 = 1'b1;
    end else begin
        sum_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_s_fu_479_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_s_fu_479_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign StreamIn_V_Data_V0_status = (StreamIn_V_User_V_empty_n & StreamIn_V_Data_V_empty_n);

assign StreamIn_V_Data_V_read = StreamIn_V_Data_V0_update;

assign StreamIn_V_User_V_read = StreamIn_V_Data_V0_update;

assign StreamOut_V_Data_V1_status = (StreamOut_V_User_V_full_n & StreamOut_V_Data_V_full_n);

assign StreamOut_V_Data_V_din = ap_phi_mux_output_buf_4_phi_fu_422_p6[127:0];

assign StreamOut_V_Data_V_write = StreamOut_V_Data_V1_update;

assign StreamOut_V_User_V_din = tmp_User_V_reg_1235_pp0_iter8_reg;

assign StreamOut_V_User_V_write = StreamOut_V_Data_V1_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b0 == StreamOut_V_Data_V1_status) & (ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0)) | ((1'b0 == StreamIn_V_Data_V0_status) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b0 == StreamOut_V_Data_V1_status) & (ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0)) | ((1'b0 == StreamIn_V_Data_V0_status) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b0 == StreamOut_V_Data_V1_status) & (ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0)) | ((1'b0 == StreamIn_V_Data_V0_status) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter9 = ((1'b0 == StreamOut_V_Data_V1_status) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((1'b0 == StreamIn_V_Data_V0_status) & (tmp_s_reg_1118_pp0_iter1_reg == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1196 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_479_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1199 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_s_reg_1118_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_166 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_s_reg_1118_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter9_output_buf_4_reg_419 = 'bx;

assign ap_ready = internal_ap_ready;

assign grp_fu_527_p0 = 44'd2151788;

assign grp_fu_527_p1 = grp_fu_527_p10;

assign grp_fu_527_p10 = reg_431;

assign grp_fu_537_p0 = 44'd2151788;

assign grp_fu_537_p1 = grp_fu_537_p10;

assign grp_fu_537_p10 = reg_435;

assign grp_fu_547_p0 = 44'd2151788;

assign grp_fu_547_p1 = grp_fu_547_p10;

assign grp_fu_547_p10 = reg_439;

assign grp_fu_557_p0 = 44'd2151788;

assign grp_fu_557_p1 = grp_fu_557_p10;

assign grp_fu_557_p10 = reg_443;

assign grp_fu_567_p0 = 44'd2151788;

assign grp_fu_567_p1 = grp_fu_567_p10;

assign grp_fu_567_p10 = reg_447;

assign grp_fu_577_p0 = 44'd2151788;

assign grp_fu_577_p1 = grp_fu_577_p10;

assign grp_fu_577_p10 = reg_451;

assign grp_fu_587_p0 = 44'd2151788;

assign grp_fu_587_p1 = grp_fu_587_p10;

assign grp_fu_587_p10 = reg_455;

assign grp_fu_597_p0 = 44'd2151788;

assign grp_fu_597_p1 = grp_fu_597_p10;

assign grp_fu_597_p10 = reg_459;

assign i2_fu_503_p1 = i_reg_408;

assign i3_fu_491_p1 = i_reg_408;

assign i_2_fu_485_p2 = (i_reg_408 + 14'd1);

assign output_buf10_part_se_fu_953_p5 = {{output_buf_reg_396[131:128]}, {p_Result_12_7_fu_941_p5}};

assign output_buf14_part_se_fu_1058_p5 = {{output_buf_reg_396[131:128]}, {p_Result_7_fu_1047_p5}};

assign output_buf_1_fu_1071_p5 = {{tmp_User_V_reg_1235_pp0_iter8_reg}, {ap_phi_mux_output_buf_4_phi_fu_422_p6[127:0]}};

assign p_Result_12_1_fu_851_p5 = {{p_Result_s_25_fu_836_p5[127:32]}, {tmp_V_1_trunc_fu_848_p1}, {p_Result_s_25_fu_836_p5[15:0]}};

assign p_Result_12_2_fu_866_p5 = {{p_Result_12_1_fu_851_p5[127:48]}, {tmp_V_2_trunc_fu_863_p1}, {p_Result_12_1_fu_851_p5[31:0]}};

assign p_Result_12_3_fu_881_p5 = {{p_Result_12_2_fu_866_p5[127:64]}, {tmp_V_3_trunc_fu_878_p1}, {p_Result_12_2_fu_866_p5[47:0]}};

assign p_Result_12_4_fu_896_p5 = {{p_Result_12_3_fu_881_p5[127:80]}, {tmp_V_4_trunc_fu_893_p1}, {p_Result_12_3_fu_881_p5[63:0]}};

assign p_Result_12_5_fu_911_p5 = {{p_Result_12_4_fu_896_p5[127:96]}, {tmp_V_5_trunc_fu_908_p1}, {p_Result_12_4_fu_896_p5[79:0]}};

assign p_Result_12_6_fu_926_p5 = {{p_Result_12_5_fu_911_p5[127:112]}, {tmp_V_6_trunc_fu_923_p1}, {p_Result_12_5_fu_911_p5[95:0]}};

assign p_Result_12_7_fu_941_p5 = {{tmp_V_7_trunc_fu_938_p1}, {p_Result_12_6_fu_926_p5[111:0]}};

assign p_Result_1_fu_981_p5 = {{p_Result_s_fu_970_p5[127:32]}, {p_Result_9_1_reg_1291_pp0_iter8_reg}, {p_Result_s_fu_970_p5[15:0]}};

assign p_Result_2_fu_992_p5 = {{p_Result_1_fu_981_p5[127:48]}, {p_Result_9_2_reg_1301_pp0_iter8_reg}, {p_Result_1_fu_981_p5[31:0]}};

assign p_Result_3_fu_1003_p5 = {{p_Result_2_fu_992_p5[127:64]}, {p_Result_9_3_reg_1311_pp0_iter8_reg}, {p_Result_2_fu_992_p5[47:0]}};

assign p_Result_4_fu_1014_p5 = {{p_Result_3_fu_1003_p5[127:80]}, {p_Result_9_4_reg_1321_pp0_iter8_reg}, {p_Result_3_fu_1003_p5[63:0]}};

assign p_Result_5_fu_1025_p5 = {{p_Result_4_fu_1014_p5[127:96]}, {p_Result_9_5_reg_1331_pp0_iter8_reg}, {p_Result_4_fu_1014_p5[79:0]}};

assign p_Result_6_fu_1036_p5 = {{p_Result_5_fu_1025_p5[127:112]}, {p_Result_9_6_reg_1341_pp0_iter8_reg}, {p_Result_5_fu_1025_p5[95:0]}};

assign p_Result_7_fu_1047_p5 = {{p_Result_9_7_reg_1351_pp0_iter8_reg}, {p_Result_6_fu_1036_p5[111:0]}};

assign p_Result_9_1_fu_616_p4 = {{tmp_Data_V_reg_1223[31:16]}};

assign p_Result_9_2_fu_635_p4 = {{tmp_Data_V_reg_1223[47:32]}};

assign p_Result_9_3_fu_654_p4 = {{tmp_Data_V_reg_1223[63:48]}};

assign p_Result_9_4_fu_673_p4 = {{tmp_Data_V_reg_1223[79:64]}};

assign p_Result_9_5_fu_692_p4 = {{tmp_Data_V_reg_1223[95:80]}};

assign p_Result_9_6_fu_711_p4 = {{tmp_Data_V_reg_1223[111:96]}};

assign p_Result_9_7_fu_730_p4 = {{tmp_Data_V_reg_1223[127:112]}};

assign p_Result_s_25_fu_836_p5 = {{tmp_11_fu_829_p1[127:16]}, {tmp_V_0_trunc_fu_833_p1}};

assign p_Result_s_fu_970_p5 = {{tmp_10_fu_966_p1[127:16]}, {tmp_9_reg_1281_pp0_iter8_reg}};

assign ret_V_7_1_fu_629_p2 = (rhs_V_1_fu_625_p1 + reg_435);

assign ret_V_7_2_fu_648_p2 = (rhs_V_2_fu_644_p1 + reg_439);

assign ret_V_7_3_fu_667_p2 = (rhs_V_3_fu_663_p1 + reg_443);

assign ret_V_7_4_fu_686_p2 = (rhs_V_4_fu_682_p1 + reg_447);

assign ret_V_7_5_fu_705_p2 = (rhs_V_5_fu_701_p1 + reg_451);

assign ret_V_7_6_fu_724_p2 = (rhs_V_6_fu_720_p1 + reg_455);

assign ret_V_7_7_fu_743_p2 = (rhs_V_7_fu_739_p1 + reg_459);

assign ret_V_7_fu_610_p2 = (rhs_V_fu_606_p1 + reg_431);

assign rhs_V_1_fu_625_p1 = p_Result_9_1_fu_616_p4;

assign rhs_V_2_fu_644_p1 = p_Result_9_2_fu_635_p4;

assign rhs_V_3_fu_663_p1 = p_Result_9_3_fu_654_p4;

assign rhs_V_4_fu_682_p1 = p_Result_9_4_fu_673_p4;

assign rhs_V_5_fu_701_p1 = p_Result_9_5_fu_692_p4;

assign rhs_V_6_fu_720_p1 = p_Result_9_6_fu_711_p4;

assign rhs_V_7_fu_739_p1 = p_Result_9_7_fu_730_p4;

assign rhs_V_fu_606_p1 = tmp_9_fu_603_p1;

assign start_out = real_start;

assign storemerge_fu_1092_p3 = ((tmp_8_reg_1113[0:0] === 1'b1) ? 32'd0 : tmp_5_reg_1406);

assign tmp_10_fu_966_p1 = output_buf_reg_396[127:0];

assign tmp_11_fu_829_p1 = output_buf_reg_396[127:0];

assign tmp_5_fu_1087_p2 = (cntr_load_reg_1104 + 32'd1);

assign tmp_6_fu_467_p2 = ((cntr < 32'd499) ? 1'b1 : 1'b0);

assign tmp_8_fu_473_p2 = ((cntr == 32'd499) ? 1'b1 : 1'b0);

assign tmp_9_fu_603_p1 = tmp_Data_V_reg_1223[15:0];

assign tmp_V_0_trunc_fu_833_p1 = $signed(tmp_12_reg_1361);

assign tmp_V_1_trunc_fu_848_p1 = $signed(tmp_13_reg_1366);

assign tmp_V_2_trunc_fu_863_p1 = $signed(tmp_14_reg_1371);

assign tmp_V_3_trunc_fu_878_p1 = $signed(tmp_15_reg_1376);

assign tmp_V_4_trunc_fu_893_p1 = $signed(tmp_16_reg_1381);

assign tmp_V_5_trunc_fu_908_p1 = $signed(tmp_17_reg_1386);

assign tmp_V_6_trunc_fu_923_p1 = $signed(tmp_18_reg_1391);

assign tmp_V_7_trunc_fu_938_p1 = $signed(tmp_19_reg_1396);

assign tmp_s_fu_479_p2 = ((i_reg_408 == 14'd10240) ? 1'b1 : 1'b0);

endmodule //pix_average
