# Design of Two-Stage Operational Amplifier 45nm CMOS Process in Cadence Virtuoso
## Design Specifications
Power Supply VDD =1.2 V,   
Load Capacitence CL = 4 pF,   
Input Common Mode Range =(0.4 V, 0.9 V),   
Gain >= 40 dB,   
Phase Margin PM>=60degree,   
Slew Rate = 20 V/Âµs,    
Gain-Bandwidth = 50 MHz.
