# VesPA microprocessor FPGA implementation on Zybo Z7010.
## Requirements and Constraints
-Verilog
-Create memory and register bank using Vivado's IP BRAM blocks
-32 bit adressing

_Academic project done under Professor Adriano Tavares guidance_
