# DDR I/O

There are dedicated DDR I/Os used when the MSS DDR subsystem is configured in Bank 6. These pins<br /> are used when the MSS configurator selects support for DDR3\(L\), DDR4, LPDDR3, and LPDDR4<br /> memory devices. The I/O standard is configured automatically dependent on the memory<br /> interface type selected by the MSS configurator. Other I/O features are also available<br /> to match key system characteristics. This bank also includes an MSS\_DDR\_VREF pin that is<br /> not used because an internally generated reference voltage is provided. See [MSS DDR VREF \(PolarFire SoC and RT PolarFire SoC Only\)](GUID-6EC77B84-BC70-4D8F-9359-53107EEC01A1.md#GUID-30C29494-3657-44C1-B6D2-24AAE146C8FF) for more information. This MSS\_DDR\_VREF pin must be treated as<br /> UNUSED per the recommendation in the PPAT.

|IO\_TYPE|Drive Impedance \(Ω\)|**ODT Termination \(Ω\)**|**Memory Standard**|**VDDI**|
|:------:|:--------------------|:------------------------|:------------------|:------:|
|**Address/Command**|
|SSTL15I|34, 40, 24, 48|OFF|DDR3|1.5|
|SSTL135I|34, 40, 24, 48|OFF|DDR3L|1.35|
|HSTL12I|48, 34, 27, 60|OFF|LPDDR3/DDR4|1.2|
|HSTL12I|48, 40, 34, 60|OFF|LPDDR3/DDR4|1.2|
|POD12I|48, 40, 34, 60|OFF|DDR4|1.1|
|LVSTLII|48, 40, 34, 60|OFF|LPDDR4|1.1|
|**DQ**<br />|
|SSTL15I|34, 40, 24, 48|120, 60, 40, 30|DDR3|1.5|
|SSTL135I|34, 40, 24, 48|120, 60, 40, 30|DDR3L|1.35|
|HSUL12I|48, 34, 27, 60|120, 60, 40, 30|LPDDR3|1.2|
|POD12I|48, 40, 34, 60|120, 60, 40, 30|DDR4|1.2|
|POD12I|48, 40, 34, 60|120, 60, 40, 30|DDR4|1.1|
|LVSTLII|48, 40, 34, 60|120, 60, 40, 30|LPDDR4|1.1|
|**DDR\_DQS**<br />|
|SSTL15I|34, 40, 24, 48|120, 60, 40, 30|DDR3|1.5|
|SSTL135I|34, 40, 24, 48|120, 60, 40, 30|DDR3L|1.35|
|HSUL12I|48, 34, 27, 60|120, 60, 40, 30|LPDDR3|1.2|
|POD12I|48, 40, 34, 60|120, 60, 40, 30|DDR4|1.2|
|POD12I|48, 40, 34, 60|120, 60, 40, 30|DDR4|1.1|
|LVSTLII|48, 40, 34, 60|120, 60, 40, 30|LPDDR4|1.1|

For AC and DC characteristics of MSS\_DDR, see the associated HSIO I/O Standard, for<br /> example, SSTL15I specifications in the [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

All MSS annotated I/Os are bonded out to pins in all the PolarFire SoC device and package<br /> offerings. See the [PolarFire SoC FPGA MSS Technical Reference Manual](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/ReferenceManuals/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf) for in-depth information.

**Parent topic:**[MSS Pins \(For PolarFire SoC and RT PolarFire SoC FPGA Only\)](GUID-5B999592-2043-4A0E-85FB-43673D9B9748.md)

