// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_H__
#define __dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 75;
  static const unsigned AddressRange = 64;
  static const unsigned AddressWidth = 6;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram) {
        ram[0] = "0b001000000011111111111101101111111110110101100000001000111011111111101001011";
        ram[1] = "0b000010100101111110010000011111111001101010100000000001110011111111011001101";
        ram[2] = "0b001101001001111111001100001111111111010001011111110100101011111111010011100";
        ram[3] = "0b000001011101111110101100110111111110010110111111111010110010000000001100000";
        ram[4] = "0b111001011110000001010101001000000011100100111111111101000000000000001101110";
        ram[5] = "0b110111111011111110110010110111111011001110100000001001010111111111011001011";
        ram[6] = "0b111101000110000001011001111111111111110110011111101010010011111111100000001";
        ram[7] = "0b111001010101111110100111110000000010110100100000000110101011111111111111110";
        ram[8] = "0b000101100110000000011011111111111110100011111111110100010110000000010011100";
        ram[9] = "0b001110110010000000100111100111111111011011011111111110100111111111100001011";
        ram[10] = "0b111101110101111110010110101000000000011110000000000111001110000000111011001";
        ram[11] = "0b110011111100000000101000011111111101001100111111110011000010000000000001010";
        ram[12] = "0b111100010000000001000011000000000011100010111111111011010100000000001110010";
        ram[13] = "0b111010010101111111111000000111110111100001011111110100111000000000000111100";
        ram[14] = "0b110110010000000001001000111111111110111111111111111011101101111111111101010";
        ram[15] = "0b110111100001111111100110000111111011011111000000001110110010000000000100000";
        ram[16] = "0b111001000101111111110110001111111111110010000000001101100100000000110011001";
        ram[17] = "0b110010100111111110100001100000000001000101000000000010110111111111001011111";
        ram[18] = "0b001111010000000000111000101000000001010111111111110001111000000000001001100";
        ram[19] = "0b000100001100000000001111101111111100011100100000011001111001111110111000101";
        ram[20] = "0b000100011000000000110000110000000000001111111111111001111100000001011011101";
        ram[21] = "0b101100110001111110111010001000000001111010111111111010111101111110111001011";
        ram[22] = "0b111011001001111111011010000111111111011000111111111110001110000000001101001";
        ram[23] = "0b110101101100000000100001000000000000011010011111101111111100000000011110011";
        ram[24] = "0b000010110100000001000110001111111110000010100000010010100110000000010010110";
        ram[25] = "0b001001011010000000101001010111111101001011111111101011000011111111111100100";
        ram[26] = "0b111101011111111110111110000000000011100000111111101111100000000000000000111";
        ram[27] = "0b100001110000000001010101010111111100110100100000001010100111111111010100100";
        ram[28] = "0b111001000001111111011111111000000001001011100000001000111111111111011101011";
        ram[29] = "0b000010101001111111111010010000000011100111100000000110100111111111001110110";
        ram[30] = "0b001001100101111110101001000000000010001100011111111001011101111111000110010";
        ram[31] = "0b001000000101111111111100011111111110001011100000000101110111111111010100110";
        ram[32] = "0b110100100101111111101001101111111101111101111111111010110111111111111111111";
        ram[33] = "0b101001111010000000010111010111111111010000100000001001000011111111110111011";
        ram[34] = "0b000100101011111111110110000000000010111000111111110110100001111111110111101";
        ram[35] = "0b010100000101111111011111100000000001110100111111101100100101111111011110111";
        ram[36] = "0b000100111001111111110101010111111110110110111111100011000001111110111111110";
        ram[37] = "0b000101101010000001001110111111111100101011100000001000101011111111101001001";
        ram[38] = "0b111010100111111111010011011111111110110111011111100100000100000000011011001";
        ram[39] = "0b101001000010000000111100000111111101110100011111111101100111111111110001100";
        ram[40] = "0b110001010100000000100101010000000010110000011111111110110001111111100110010";
        ram[41] = "0b001011101101111111001011100000000000111101011111111110110011111101111100101";
        ram[42] = "0b000101011010000000100010000111111001111110000000000100100011111111000011001";
        ram[43] = "0b001100100100000000110001000000000000000001011111110110001110000000001101100";
        ram[44] = "0b101111101100000000011110010111111100011110111111111111101000000001000010100";
        ram[45] = "0b110101110010000000000001001000000101110100111111110011111001111111100111011";
        ram[46] = "0b000000011101111111100010010000000100110111011111110111111010000000111100000";
        ram[47] = "0b010011011110000000011111100111111011110101100000000010010000000000010110011";
        ram[48] = "0b001001000101111111000100110000000000010001000000000000111111111111100100110";
        ram[49] = "0b000110110111111111100110001000000011000110100000010011001110000000010011101";
        ram[50] = "0b111001001001111110111011100111111101111011111111111111100111111111010111010";
        ram[51] = "0b101000101001111111010101101111111111010100000000001011101100000000010110110";
        ram[52] = "0b111100111101111110111000100111111110000000011111111001011111111111010101011";
        ram[53] = "0b010010100010000000000010100111111110111111011111111101111101111110111101000";
        ram[54] = "0b110000101000000000010001111111111010110010011111101011101110000001001111000";
        ram[55] = "0b111001001101111110100101110000000010010010100000000000001000000000100110110";
        ram[56] = "0b101001010011111111101110100111111101110100111111111011101101111111110000110";
        ram[57] = "0b110101110001111111000101101000000100011001100000010001100111111110000110111";
        ram[58] = "0b001010010010000000000001111111111111100011100000001111011111111111111011100";
        ram[59] = "0b110010001110000000010001001000000001011011111111101111010000000000111110111";
        ram[60] = "0b001000010000000000100111001111111111001000011111111000001110000001000101110";
        ram[61] = "0b111000100100000000010001010111111101100110111111110110111111111111110100101";
        ram[62] = "0b111101100010000000111001000111111100010111100000000000000100000001010101001";
        ram[63] = "0b110101001001111110111001101000000011001001000000010010110000000000100011011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V) {


static const unsigned DataWidth = 75;
static const unsigned AddressRange = 64;
static const unsigned AddressWidth = 6;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram* meminst;


SC_CTOR(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V) {
meminst = new dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram("dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V() {
    delete meminst;
}


};//endmodule
#endif
