Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 18:20:52 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.424       -1.384                      5                  998        0.085        0.000                      0                  998        4.500        0.000                       0                   367  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.424       -1.384                      5                  998        0.085        0.000                      0                  998        4.500        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.424ns,  Total Violation       -1.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 5.953ns (57.039%)  route 4.484ns (42.961%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.552     5.136    auto/test_shifter/CLK
    SLICE_X15Y22         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/Q
                         net (fo=15, routed)          0.793     6.386    auto/test_shifter/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_1_alias
    SLICE_X15Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.510 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_35/O
                         net (fo=2, routed)           0.432     6.942    auto/test_shifter/alu_unit/multiplyUnit/out0_i_35_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.066 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_13__0/O
                         net (fo=36, routed)          0.760     7.826    auto/test_shifter/alu_unit/multiplyUnit/A[6]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    11.667 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[3]
                         net (fo=2, routed)           0.639    12.306    auto/test_shifter/alu_unit/multiplyUnit/out0_n_102
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.430 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1/O
                         net (fo=2, routed)           0.461    12.891    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0/O
                         net (fo=1, routed)           0.797    13.812    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.936 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0/O
                         net (fo=1, routed)           0.000    13.936    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.486 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.486    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.643 f  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.601    15.244    auto/test_shifter/O56
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.329    15.573 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    15.573    auto/test_shifter/M_reg_current_statusPF_q[0]_i_1__3_n_0
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.439    14.844    auto/test_shifter/CLK
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.081    15.149    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -15.573    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 5.953ns (57.395%)  route 4.419ns (42.605%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.552     5.136    auto/test_shifter/CLK
    SLICE_X15Y22         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/Q
                         net (fo=15, routed)          0.793     6.386    auto/test_shifter/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_1_alias
    SLICE_X15Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.510 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_35/O
                         net (fo=2, routed)           0.432     6.942    auto/test_shifter/alu_unit/multiplyUnit/out0_i_35_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.066 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_13__0/O
                         net (fo=36, routed)          0.760     7.826    auto/test_shifter/alu_unit/multiplyUnit/A[6]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    11.667 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[3]
                         net (fo=2, routed)           0.639    12.306    auto/test_shifter/alu_unit/multiplyUnit/out0_n_102
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.430 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1/O
                         net (fo=2, routed)           0.461    12.891    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0/O
                         net (fo=1, routed)           0.797    13.812    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.936 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0/O
                         net (fo=1, routed)           0.000    13.936    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.486 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.486    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.643 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.536    15.179    auto/test_shifter/O56
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.329    15.508 r  auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    15.508    auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__3_n_0
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.439    14.844    auto/test_shifter/CLK
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.079    15.147    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 5.801ns (56.631%)  route 4.442ns (43.369%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.561     5.145    auto/test_adder/CLK
    SLICE_X11Y16         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/Q
                         net (fo=11, routed)          1.184     6.786    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_alias
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.910 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_17/O
                         net (fo=1, routed)           0.343     7.253    auto/test_adder/alu_unit/multiplyUnit/out0_i_17_n_0
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.377 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.414     7.791    auto/test_adder/alu_unit/multiplyUnit/A[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      3.841    11.632 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=2, routed)           0.773    12.405    auto/test_adder/alu_unit/multiplyUnit/out0_n_98
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    12.529 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=3, routed)           0.438    12.967    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22/O
                         net (fo=1, routed)           0.664    13.754    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    13.878 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8/O
                         net (fo=1, routed)           0.000    13.878    auto/test_adder/alu_unit_n_22
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.276 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.276    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.433 f  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.627    15.060    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.329    15.389 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.389    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.444    14.849    auto/test_adder/CLK
    SLICE_X10Y16         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.081    15.169    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -15.389    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 5.953ns (58.219%)  route 4.272ns (41.781%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.552     5.136    auto/test_shifter/CLK
    SLICE_X15Y22         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_shifter/M_current_test_case_register_q_reg[3]_replica_1/Q
                         net (fo=15, routed)          0.793     6.386    auto/test_shifter/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_1_alias
    SLICE_X15Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.510 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_35/O
                         net (fo=2, routed)           0.432     6.942    auto/test_shifter/alu_unit/multiplyUnit/out0_i_35_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.066 r  auto/test_shifter/alu_unit/multiplyUnit/out0_i_13__0/O
                         net (fo=36, routed)          0.760     7.826    auto/test_shifter/alu_unit/multiplyUnit/A[6]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    11.667 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[3]
                         net (fo=2, routed)           0.639    12.306    auto/test_shifter/alu_unit/multiplyUnit/out0_n_102
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.430 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1/O
                         net (fo=2, routed)           0.461    12.891    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_4__1_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0/O
                         net (fo=1, routed)           0.797    13.812    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_21__0_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.936 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0/O
                         net (fo=1, routed)           0.000    13.936    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.486 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.486    auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.643 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.390    15.033    auto/test_shifter_n_8
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.329    15.362 r  auto/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    15.362    auto/test_shifter/M_track_failure_q_reg_0
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.439    14.844    auto/test_shifter/CLK
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.077    15.145    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.167ns  (logic 5.801ns (57.055%)  route 4.366ns (42.945%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.561     5.145    auto/test_adder/CLK
    SLICE_X11Y16         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/Q
                         net (fo=11, routed)          1.184     6.786    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_alias
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.910 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_17/O
                         net (fo=1, routed)           0.343     7.253    auto/test_adder/alu_unit/multiplyUnit/out0_i_17_n_0
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.377 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.414     7.791    auto/test_adder/alu_unit/multiplyUnit/A[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      3.841    11.632 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=2, routed)           0.773    12.405    auto/test_adder/alu_unit/multiplyUnit/out0_n_98
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    12.529 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=3, routed)           0.438    12.967    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22/O
                         net (fo=1, routed)           0.664    13.754    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    13.878 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8/O
                         net (fo=1, routed)           0.000    13.878    auto/test_adder/alu_unit_n_22
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.276 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.276    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.433 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.551    14.984    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.329    15.313 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    15.313    auto/test_adder/M_track_failure_q_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.443    14.848    auto/test_adder/CLK
    SLICE_X8Y16          FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.079    15.151    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 5.801ns (57.999%)  route 4.201ns (42.001%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.561     5.145    auto/test_adder/CLK
    SLICE_X11Y16         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  auto/test_adder/M_current_test_case_register_q_reg[3]_replica/Q
                         net (fo=11, routed)          1.184     6.786    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[3]_repN_alias
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.910 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_17/O
                         net (fo=1, routed)           0.343     7.253    auto/test_adder/alu_unit/multiplyUnit/out0_i_17_n_0
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.377 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.414     7.791    auto/test_adder/alu_unit/multiplyUnit/A[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      3.841    11.632 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=2, routed)           0.773    12.405    auto/test_adder/alu_unit/multiplyUnit/out0_n_98
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    12.529 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=3, routed)           0.438    12.967    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.091 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22/O
                         net (fo=1, routed)           0.664    13.754    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_22_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    13.878 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8/O
                         net (fo=1, routed)           0.000    13.878    auto/test_adder/alu_unit_n_22
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.276 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.276    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.433 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.385    14.818    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.329    15.147 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.147    auto/test_adder/M_reg_current_statusPF_q[1]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.443    14.848    auto/test_adder/CLK
    SLICE_X8Y16          FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.081    15.153    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 5.795ns (58.435%)  route 4.122ns (41.565%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.553     5.137    auto/test_multiply/CLK
    SLICE_X49Y27         FDRE                                         r  auto/test_multiply/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_multiply/M_state_q_reg[0]/Q
                         net (fo=25, routed)          0.438     6.032    auto/test_multiply/alu_unit/multiplyUnit/out0_1[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.156 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=17, routed)          0.872     7.028    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__1/O
                         net (fo=1, routed)           0.605     7.757    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      3.841    11.598 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=1, routed)           0.824    12.421    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_2/O
                         net (fo=2, routed)           1.000    13.545    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_out[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.669 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.669    auto/test_multiply/alu_unit_n_5
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.182 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.191    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.348 f  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.375    14.722    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.332    15.054 r  auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    15.054    auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_n_0
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.431    14.836    auto/test_multiply/CLK
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)        0.029    15.089    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -15.054    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 5.795ns (58.453%)  route 4.119ns (41.547%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.553     5.137    auto/test_multiply/CLK
    SLICE_X49Y27         FDRE                                         r  auto/test_multiply/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_multiply/M_state_q_reg[0]/Q
                         net (fo=25, routed)          0.438     6.032    auto/test_multiply/alu_unit/multiplyUnit/out0_1[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.156 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=17, routed)          0.872     7.028    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__1/O
                         net (fo=1, routed)           0.605     7.757    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      3.841    11.598 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=1, routed)           0.824    12.421    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_2/O
                         net (fo=2, routed)           1.000    13.545    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_out[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.669 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.669    auto/test_multiply/alu_unit_n_5
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.182 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.191    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.348 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.372    14.719    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.332    15.051 r  auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    15.051    auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1_n_0
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.431    14.836    auto/test_multiply/CLK
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)        0.031    15.091    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.051    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 5.795ns (58.820%)  route 4.057ns (41.180%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.553     5.137    auto/test_multiply/CLK
    SLICE_X49Y27         FDRE                                         r  auto/test_multiply/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_multiply/M_state_q_reg[0]/Q
                         net (fo=25, routed)          0.438     6.032    auto/test_multiply/alu_unit/multiplyUnit/out0_1[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.156 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=17, routed)          0.872     7.028    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__1/O
                         net (fo=1, routed)           0.605     7.757    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      3.841    11.598 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=1, routed)           0.824    12.421    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_2/O
                         net (fo=2, routed)           1.000    13.545    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_out[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.669 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.669    auto/test_multiply/alu_unit_n_5
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.182 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009    14.191    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.348 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.310    14.657    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.332    14.989 r  auto/test_multiply/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.989    auto/test_multiply/M_track_failure_q_i_1__1_n_0
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.431    14.836    auto/test_multiply/CLK
    SLICE_X47Y25         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)        0.031    15.091    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 auto/test_boolean/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 3.954ns (42.096%)  route 5.439ns (57.904%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.547     5.131    auto/test_boolean/CLK
    SLICE_X44Y25         FDRE                                         r  auto/test_boolean/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  auto/test_boolean/M_state_q_reg[0]/Q
                         net (fo=25, routed)          1.151     6.738    auto/test_boolean/alu_unit/Q[0]
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.153     6.891 f  auto/test_boolean/alu_unit/M_state_q[1]_i_2__2/O
                         net (fo=3, routed)           0.370     7.261    auto/test_boolean/alu_unit/M_state_q_reg[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.331     7.592 r  auto/test_boolean/alu_unit/M_reg_current_statusPF_q[1]_i_2/O
                         net (fo=37, routed)          0.816     8.408    auto/test_boolean/alu_unit/M_current_test_case_register_q_reg[1]
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.532 f  auto/test_boolean/alu_unit/out1_carry_i_10/O
                         net (fo=12, routed)          0.341     8.873    auto/test_boolean/alu_unit/in
    SLICE_X53Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.997 r  auto/test_boolean/alu_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.550     9.547    auto/test_boolean/alu_unit/out1_carry_i_9_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.203 r  auto/test_boolean/alu_unit/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.203    auto/test_boolean/alu_unit/out1_carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.537 r  auto/test_boolean/alu_unit/out1_carry__0/O[1]
                         net (fo=2, routed)           0.585    11.122    auto/test_boolean/alu_unit/out1_carry__0_n_6
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.298    11.420 r  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_26/O
                         net (fo=1, routed)           0.308    11.728    auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_26_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.332    12.060 f  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_16/O
                         net (fo=1, routed)           0.602    12.662    auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_16_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I1_O)        0.124    12.786 r  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.786    auto/test_boolean/alu_unit_n_18
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.319 r  auto/test_boolean/M_track_failure_q0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.328    auto/test_boolean/M_track_failure_q0_carry_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.485 r  auto/test_boolean/M_track_failure_q0_carry__0/CO[1]
                         net (fo=3, routed)           0.707    14.192    auto/test_boolean/M_track_failure_q0_carry__0_n_2
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.332    14.524 r  auto/test_boolean/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    14.524    auto/test_boolean/M_track_failure_q_i_1__2_n_0
    SLICE_X43Y25         FDRE                                         r  auto/test_boolean/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.430    14.835    auto/test_boolean/CLK
    SLICE_X43Y25         FDRE                                         r  auto/test_boolean/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    15.090    auto/test_boolean/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.727%)  route 0.277ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.550     1.494    reset_cond/CLK
    SLICE_X40Y25         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.277     1.912    reset_cond/M_stage_d[3]
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.818     2.008    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X35Y22         FDSE (Hold_fdse_C_D)         0.070     1.827    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.073%)  route 0.250ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.250     1.887    auto/test_compare/Q[0]
    SLICE_X39Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.819     2.009    auto/test_compare/CLK
    SLICE_X39Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[4]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X39Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/M_reg_current_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.073%)  route 0.250ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.250     1.887    auto/test_compare/Q[0]
    SLICE_X39Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.819     2.009    auto/test_compare/CLK
    SLICE_X39Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[6]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X39Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/M_reg_current_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.245%)  route 0.271ns (65.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.271     1.907    auto/test_compare/Q[0]
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     2.010    auto/test_compare/CLK
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[10]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X41Y22         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.245%)  route 0.271ns (65.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.271     1.907    auto/test_compare/Q[0]
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     2.010    auto/test_compare/CLK
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[2]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X41Y22         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/M_reg_current_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.245%)  route 0.271ns (65.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.271     1.907    auto/test_compare/Q[0]
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     2.010    auto/test_compare/CLK
    SLICE_X41Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[8]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X41Y22         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/M_reg_current_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.887%)  route 0.275ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.275     1.912    auto/test_compare/Q[0]
    SLICE_X40Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     2.010    auto/test_compare/CLK
    SLICE_X40Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[1]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X40Y22         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/M_reg_current_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.887%)  route 0.275ns (66.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X35Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=191, routed)         0.275     1.912    auto/test_compare/Q[0]
    SLICE_X40Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.820     2.010    auto/test_compare/CLK
    SLICE_X40Y22         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[3]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X40Y22         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/M_reg_current_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.203%)  route 0.097ns (31.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.550     1.494    auto/test_compare/CLK
    SLICE_X38Y24         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  auto/test_compare/M_current_test_case_register_q_reg[4]/Q
                         net (fo=35, routed)          0.097     1.755    auto/test_compare/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  auto/test_compare/M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    auto/test_compare/M_state_d[1]
    SLICE_X39Y24         FDRE                                         r  auto/test_compare/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.816     2.006    auto/test_compare/CLK
    SLICE_X39Y24         FDRE                                         r  auto/test_compare/M_state_q_reg[1]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.091     1.598    auto/test_compare/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.557     1.501    auto/test_shifter/CLK
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/Q
                         net (fo=2, routed)           0.149     1.814    auto/test_shifter/M_test_shifter_current_statusPF[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.859    auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__3_n_0
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.825     2.015    auto/test_shifter/CLK
    SLICE_X8Y20          FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.622    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y26   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   auto/test_shifter/M_current_test_case_register_q_reg[2]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y22   auto/test_shifter/M_current_test_case_register_q_reg[2]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   auto/test_shifter/M_current_test_case_register_q_reg[4]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y21   M_auto_mode_register_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y21   M_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_shifter/M_current_test_case_register_q_reg[2]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y22   auto/test_shifter/M_current_test_case_register_q_reg[2]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_shifter/M_current_test_case_register_q_reg[4]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y23   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y26   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   auto/test_adder/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   auto/test_adder/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   auto/test_adder/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   auto/test_adder/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_boolean/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_boolean/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_boolean/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_boolean/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_boolean/M_current_test_case_register_q_reg[4]/C



