* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 3 2019 04:43:01

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 668/1280
Used Logic Tile: 107/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst.clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 251
Fanout to Tile: 80


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 6 2 2 0 0 0 0 0   
14|   0 1 0 7 5 8 8 7 6 0 0 0   
13|   0 2 0 8 8 7 8 8 8 0 0 0   
12|   0 7 0 8 8 8 8 8 8 0 1 1   
11|   1 8 0 8 8 8 7 8 6 0 1 0   
10|   0 5 0 8 8 5 8 8 7 0 8 1   
 9|   2 6 0 6 7 6 8 8 8 0 8 7   
 8|   0 0 0 8 6 8 8 8 7 0 8 1   
 7|   1 2 0 7 5 7 8 8 8 0 8 0   
 6|   8 7 0 4 6 6 8 8 8 0 8 0   
 5|   8 8 0 1 4 7 8 8 8 0 5 0   
 4|   6 8 0 8 1 4 7 7 8 0 0 0   
 3|   8 8 0 8 2 2 5 5 1 0 0 0   
 2|   7 0 0 0 0 0 0 0 0 0 0 0   
 1|   8 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.24

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0 13  2  7  0  0  0  0  0    
14|     0  1  0  7 13  8 16 15 15  0  0  0    
13|     0  2  0 20 19 11 17 18 18  0  0  0    
12|     0 11  0 21 16 19 13 21 16  0  2  1    
11|     1  8  0 20 12 19 11 21 21  0  1  0    
10|     0 12  0 10 15 11 14 22 14  0 20  3    
 9|     5 12  0 14 21 13 10 22 19  0 17 19    
 8|     0  0  0 11  9 10 12 12 20  0 22  4    
 7|     2  6  0 12 18  9 21 22 15  0 22  0    
 6|    16 21  0  8 21  8 22 20  9  0 21  0    
 5|    12 22  0  2  4 20 22 18 15  0 13  0    
 4|    14 16  0 16  3 12 20 22 11  0  0  0    
 3|    10 20  0 12  5  8  9 14  4  0  0  0    
 2|    11  0  0  0  0  0  0  0  0  0  0  0    
 1|    15  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 13.38

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0 15  2  8  0  0  0  0  0    
14|     0  1  0  7 16  8 32 24 24  0  0  0    
13|     0  2  0 28 22 17 26 25 29  0  0  0    
12|     0 22  0 30 18 30 30 32 30  0  2  1    
11|     1  8  0 25 29 31 15 31 23  0  1  0    
10|     0 18  0 29 28 11 29 32 23  0 27  3    
 9|     6 17  0 19 21 19 14 30 26  0 26 28    
 8|     0  0  0 28 12 15 27 28 27  0 30  4    
 7|     2  6  0 18 18 16 29 28 24  0 27  0    
 6|    17 26  0 13 21 11 29 29 32  0 29  0    
 5|    27 32  0  2  5 23 28 29 32  0 17  0    
 4|    20 28  0 17  3 15 21 27 32  0  0  0    
 3|    28 32  0 25  5  8 14 18  4  0  0  0    
 2|    20  0  0  0  0  0  0  0  0  0  0  0    
 1|    20  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 19.90

***** Run Time Info *****
Run Time:  0
