// Seed: 184849508
macromodule module_0;
  id_1(
      1, 1
  ); id_3(
      .id_0(1'b0), .id_1(id_2), .id_2(1'b0)
  );
  wor id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output wand id_8,
    input wand id_9,
    output tri0 id_10,
    input wire id_11,
    input supply0 id_12
);
  assign id_1 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_6 = 1;
endmodule
