$date
	Mon May 19 17:42:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu2_test $end
$var wire 8 ! out [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 2 $ sel [1:0] $end
$scope module u_alu2 $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 2 ' sel [1:0] $end
$var reg 8 ( out [7:0] $end
$scope function mult2 $end
$var reg 4 ) c [3:0] $end
$var reg 4 * d [3:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
b101 (
b0 '
b11 &
b10 %
b0 $
b11 #
b10 "
b101 !
$end
#1
b11111111 !
b11111111 (
b1 $
b1 '
#2
b110 !
b110 (
b100 +
b10 )
b11 *
b10 $
b10 '
#3
b10 !
b10 (
b11 $
b11 '
#4
