Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  5 12:04:48 2021
| Host         : DESKTOP-9UVINDL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              15 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------+------------------+------------------+----------------+
|          Clock Signal         |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------+------------------+------------------+----------------+
|  ctrl/nolabel_line220/slowClk |                              |                  |                1 |              4 |
|  ctrl/slowClk_reg_n_0         |                              |                  |                1 |              4 |
|  clk_IBUF_BUFG                | ctrl/d2/countSub_reg[3]_0[0] |                  |                5 |              7 |
|  clk_IBUF_BUFG                | ctrl/d2/E[0]                 |                  |                5 |              8 |
|  clk_IBUF_BUFG                | ctrl/d3/QN_reg_1             | ctrl/d5/Q_reg_1  |                3 |              8 |
|  clk_IBUF_BUFG                |                              | ctrl/slowClk     |                6 |             24 |
|  clk_IBUF_BUFG                |                              |                  |               29 |             64 |
+-------------------------------+------------------------------+------------------+------------------+----------------+


