{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743714324406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743714324406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  3 17:05:24 2025 " "Processing started: Thu Apr  3 17:05:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743714324406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714324406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714324406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743714324663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743714324663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(128) " "Verilog HDL information at processor.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743714330137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 processor.v(623) " "Verilog HDL Declaration information at processor.v(623): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743714330137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(623) " "Verilog HDL Declaration information at processor.v(623): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743714330137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(623) " "Verilog HDL Declaration information at processor.v(623): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743714330137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(623) " "Verilog HDL Declaration information at processor.v(623): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743714330137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 11 11 " "Found 11 design units, including 11 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_file " "Found entity 5: register_file" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "7 IR " "Found entity 7: IR" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU " "Found entity 8: ALU" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_LED " "Found entity 9: reg_LED" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_HEX " "Found entity 10: reg_HEX" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex7seg " "Found entity 11: hex7seg" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743714330139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable processor.v(142) " "Verilog HDL Implicit Net warning at processor.v(142): created implicit net for \"enable\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743714330158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath\"" {  } { { "processor.v" "Datapath" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:Datapath\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"datapath:Datapath\|PC:ProgramCounter\"" {  } { { "processor.v" "ProgramCounter" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:Datapath\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"datapath:Datapath\|memory:Memory\"" {  } { { "processor.v" "Memory" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330180 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 processor.v(595) " "Verilog HDL warning at processor.v(595): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 595 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[0\] = 00010100 processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[0\] = 00010100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[1\] = 10110110 processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[1\] = 10110110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[2\] = 11111000 processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[2\] = 11111000" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[3\] = 00000110 processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[3\] = 00000110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[4\] = 10110001 processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[4\] = 10110001" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[5\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[5\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[6\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[6\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[7\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[7\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[8\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[8\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[9\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[9\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[10\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[10\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[11\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[11\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330181 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[12\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[12\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330182 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[13\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[13\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330182 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[14\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[14\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330182 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[15\] = ........ processor.v(597) " "Verilog HDL Display System Task info at processor.v(597): mem\[15\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 597 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330182 "|processor|datapath:Datapath|memory:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR datapath:Datapath\|IR:InstructionRegister " "Elaborating entity \"IR\" for hierarchy \"datapath:Datapath\|IR:InstructionRegister\"" {  } { { "processor.v" "InstructionRegister" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330188 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instruction processor.v(686) " "Output port \"instruction\" at processor.v(686) has no driver" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 686 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743714330189 "|processor|datapath:Datapath|IR:InstructionRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Datapath\|register_file:RegisterFile " "Elaborating entity \"register_file\" for hierarchy \"datapath:Datapath\|register_file:RegisterFile\"" {  } { { "processor.v" "RegisterFile" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:Datapath\|ALU:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FiniteStateMachine " "Elaborating entity \"FSM\" for hierarchy \"FSM:FiniteStateMachine\"" {  } { { "processor.v" "FiniteStateMachine" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330211 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(490) " "Verilog HDL Case Statement warning at processor.v(490): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 490 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1743714330213 "|processor|FSM:FiniteStateMachine"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextState\[2\] processor.v(551) " "Can't resolve multiple constant drivers for net \"nextState\[2\]\" at processor.v(551)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 551 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330214 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "processor.v(415) " "Constant driver at processor.v(415)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 415 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330214 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextState\[1\] processor.v(551) " "Can't resolve multiple constant drivers for net \"nextState\[1\]\" at processor.v(551)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 551 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330214 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "nextState\[0\] processor.v(551) " "Can't resolve multiple constant drivers for net \"nextState\[0\]\" at processor.v(551)" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 551 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330214 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:FiniteStateMachine " "Can't elaborate user hierarchy \"FSM:FiniteStateMachine\"" {  } { { "processor.v" "FiniteStateMachine" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 122 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743714330215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg " "Generated suppressed messages file C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330245 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743714330283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  3 17:05:30 2025 " "Processing ended: Thu Apr  3 17:05:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743714330283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743714330283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743714330283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330283 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743714330875 ""}
