// Peripheral: DMA_Channel_Periph  DMA Controller.
// Instances:
//  DMA1_Channel1  mmap.DMA1_Channel1_BASE
//  DMA1_Channel2  mmap.DMA1_Channel2_BASE
//  DMA1_Channel3  mmap.DMA1_Channel3_BASE
//  DMA1_Channel4  mmap.DMA1_Channel4_BASE
//  DMA1_Channel5  mmap.DMA1_Channel5_BASE
//  DMA1_Channel6  mmap.DMA1_Channel6_BASE
//  DMA1_Channel7  mmap.DMA1_Channel7_BASE
//  DMA2_Channel1  mmap.DMA2_Channel1_BASE
//  DMA2_Channel2  mmap.DMA2_Channel2_BASE
//  DMA2_Channel3  mmap.DMA2_Channel3_BASE
//  DMA2_Channel4  mmap.DMA2_Channel4_BASE
//  DMA2_Channel5  mmap.DMA2_Channel5_BASE
// Registers:
//  0x00 32  CCR   DMA channel x configuration register.
//  0x04 32  CNDTR DMA channel x number of data register.
//  0x08 32  CPAR  DMA channel x peripheral address register.
//  0x0C 32  CMAR  DMA channel x memory address register.
// Import:
//  stm32/o/l1xx_md/mmap
package dma
