# Reading C:/modelsim/modeltech/tcl/vsim/pref.tcl
# do run.do  1 10 0 7777
# 1
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:20:37 on May 02,2023
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling package instr_register_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register
# -- Compiling package instr_register_test_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:20:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top -g/top/test/NO_OF_TRANS=10 -g/top/test/TEST_NAME=1 -g/top/test/SEED=7777 -g/top/test/TYPE_OF_TRANSACTION=0 
# Start time: 19:20:37 on May 02,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 1: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 2: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 3: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 4: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 5: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 6: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 7: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 8: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# Writing to register location 9: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 1: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 2: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 3: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 4: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 5: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 6: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 7: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 8: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# Read from register location 9: 
#   opcode = 6 (DIV)
#   operand_a = 0
#   operand_b = 1
#   result = 0
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# 
# Runned test    
# Result: test passed
# ** Note: $finish    : ../../lab2/lab01_testbench-interface/instr_register_test.sv(93)
#    Time: 236 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module instr_register_test at ../../lab2/lab01_testbench-interface/instr_register_test.sv line 93
# Simulation Breakpoint: 1
# Break in Module instr_register_test at ../../lab2/lab01_testbench-interface/instr_register_test.sv line 93
# MACRO ./run.do PAUSED at line 52
# End time: 19:21:32 on May 02,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
