;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, <90
	SUB <0, @2
	DJN -1, @-20
	SPL 0, <7
	ADD 50, 9
	SUB 300, 90
	ADD 330, -9
	JMP @12, #200
	ADD 330, -9
	ADD 330, -9
	JMP 500, <-482
	SPL 0, <402
	ADD 270, 60
	SPL 0, <402
	ADD #24, 0
	SPL 0, <402
	SPL 0, <402
	ADD #50, -40
	SUB @121, 106
	CMP <0, @2
	MOV -7, <-20
	SUB @5, 0
	SUB 300, <90
	JMP -1, @-20
	SUB 300, <90
	ADD 210, 30
	SUB @5, 0
	MOV -7, <-20
	SUB @5, 0
	ADD 30, 9
	CMP 800, <0
	MOV -7, <-20
	ADD 210, 30
	ADD 330, -9
	JMZ 30, 9
	ADD 30, 9
	ADD 3, 29
	SUB @127, 106
	SUB 5, 20
	SPL 0, <402
	SPL 0, <402
	ADD #24, 0
	SPL 0, <402
	SUB #50, -40
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
