Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Fri Nov 18 11:58:45 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 53.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:19677a9c) REAL time: 32 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:19677a9c) REAL time: 33 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8ba08d7c) REAL time: 33 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:47d13b4c) REAL time: 1 mins 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:47d13b4c) REAL time: 1 mins 4 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:47d13b4c) REAL time: 1 mins 4 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:47d13b4c) REAL time: 1 mins 4 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:47d13b4c) REAL time: 1 mins 4 secs 

Phase 9.8  Global Placement
.........................
.....................................................................................................
......................................................................................................................................
......................................................................................................................................
.....
Phase 9.8  Global Placement (Checksum:a59a0606) REAL time: 1 mins 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a59a0606) REAL time: 1 mins 55 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:be9389c8) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:be9389c8) REAL time: 2 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2a64f286) REAL time: 2 mins 5 secs 

Total REAL time to Placer completion: 2 mins 14 secs 
Total CPU  time to Placer completion: 2 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,420 out of  54,576   11
    Number used as Flip Flops:               6,410
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,499 out of  27,288   23
    Number used as logic:                    5,887 out of  27,288   21
      Number using O6 output only:           4,560
      Number using O5 output only:             103
      Number using O5 and O6:                1,224
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    324
      Number with same-slice register load:    300
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,420
    Number with an unused Flip Flop:         2,626 out of   8,420   31
    Number with an unused LUT:               1,921 out of   8,420   22
    Number of fully used LUT-FF pairs:       3,873 out of   8,420   45
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,581 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  698 MB
Total REAL time to MAP completion:  2 mins 21 secs 
Total CPU time to MAP completion:   2 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,420 out of  54,576   11
    Number used as Flip Flops:               6,410
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,499 out of  27,288   23
    Number used as logic:                    5,887 out of  27,288   21
      Number using O6 output only:           4,560
      Number using O5 output only:             103
      Number using O5 and O6:                1,224
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    324
      Number with same-slice register load:    300
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,420
    Number with an unused Flip Flop:         2,626 out of   8,420   31
    Number with an unused LUT:               1,921 out of   8,420   22
    Number of fully used LUT-FF pairs:       3,873 out of   8,420   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45883 unrouted;      REAL time: 19 secs 

Phase  2  : 38446 unrouted;      REAL time: 21 secs 

Phase  3  : 16223 unrouted;      REAL time: 35 secs 

Phase  4  : 16223 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 
Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2228 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  123 |  0.033     |  1.247      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.470     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.055     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.225     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.016      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   30 |  0.000     |  1.454      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.388     |  6.729      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.606      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.292ns|     4.428ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.099ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.195ns|     5.805ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.202ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.162ns|     6.278ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.381ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.604ns|     5.396ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.181ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.789ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.822ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.929ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.941ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.674ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.805ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.311ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.292ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.702ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.589ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.856ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.428ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.278ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  648 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 966209 paths, 0 nets, and 38151 connections

Design statistics:
   Minimum period:   6.278ns (Maximum frequency: 159.286MHz)
   Maximum path delay from/to any node:   5.396ns


Analysis completed Fri Nov 18 12:04:51 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 18 12:05:01 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Fri Nov 18 12:17:33 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:37284caa) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:37284caa) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7ee7e2ba) REAL time: 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7055e209) REAL time: 56 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7055e209) REAL time: 56 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7055e209) REAL time: 56 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7055e209) REAL time: 57 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7055e209) REAL time: 57 secs 

Phase 9.8  Global Placement
........................
...........................................................................
............................................................................
..................................................................................................................................................
......
Phase 9.8  Global Placement (Checksum:9c8ae485) REAL time: 1 mins 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9c8ae485) REAL time: 1 mins 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:45ae3ca3) REAL time: 1 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:45ae3ca3) REAL time: 1 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:acc751f3) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 59 secs 
Total CPU  time to Placer completion: 1 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,412 out of  54,576   11
    Number used as Flip Flops:               6,402
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,492 out of  27,288   23
    Number used as logic:                    5,869 out of  27,288   21
      Number using O6 output only:           4,551
      Number using O5 output only:              96
      Number using O5 and O6:                1,222
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    335
      Number with same-slice register load:    313
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,813 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,390
    Number with an unused Flip Flop:         2,611 out of   8,390   31
    Number with an unused LUT:               1,898 out of   8,390   22
    Number of fully used LUT-FF pairs:       3,881 out of   8,390   46
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,581 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  723 MB
Total REAL time to MAP completion:  2 mins 5 secs 
Total CPU time to MAP completion:   2 mins 5 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,412 out of  54,576   11
    Number used as Flip Flops:               6,402
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,492 out of  27,288   23
    Number used as logic:                    5,869 out of  27,288   21
      Number using O6 output only:           4,551
      Number using O5 output only:              96
      Number using O5 and O6:                1,222
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    335
      Number with same-slice register load:    313
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,813 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,390
    Number with an unused Flip Flop:         2,611 out of   8,390   31
    Number with an unused LUT:               1,898 out of   8,390   22
    Number of fully used LUT-FF pairs:       3,881 out of   8,390   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45825 unrouted;      REAL time: 18 secs 

Phase  2  : 38381 unrouted;      REAL time: 20 secs 

Phase  3  : 16138 unrouted;      REAL time: 34 secs 

Phase  4  : 16138 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2240 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  128 |  0.063     |  1.274      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   45 |  0.480     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.057     |  1.270      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.229     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.018      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  6.298     |  8.864      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.700      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.275ns|     4.445ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.240ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.122ns|     5.878ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.074ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.534ns|     5.906ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.381ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.577ns|     5.423ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.949ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.144ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.818ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.943ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.986ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.935ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.073ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.560ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.698ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.614ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.890ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.445ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.906ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 57 secs 

Peak Memory Usage:  649 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965331 paths, 0 nets, and 38152 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.423ns


Analysis completed Fri Nov 18 12:23:13 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 18 12:23:22 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Fri Nov 18 13:03:36 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254: Syntax error near "when".
ERROR:HDLCompiler:854 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Fri Nov 18 13:06:53 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   48 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5b7e4816) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5b7e4816) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:376c68e6) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:35b30525) REAL time: 58 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:35b30525) REAL time: 58 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:35b30525) REAL time: 58 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:35b30525) REAL time: 58 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:35b30525) REAL time: 58 secs 

Phase 9.8  Global Placement
.........................
......................................
........................................................................................
...........................................................................
......
Phase 9.8  Global Placement (Checksum:74f328c8) REAL time: 1 mins 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:74f328c8) REAL time: 1 mins 42 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cff24a93) REAL time: 2 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cff24a93) REAL time: 2 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:83c0346e) REAL time: 2 mins 1 secs 

Total REAL time to Placer completion: 2 mins 9 secs 
Total CPU  time to Placer completion: 2 mins 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,607 out of  27,288   24
    Number used as logic:                    5,845 out of  27,288   21
      Number using O6 output only:           4,528
      Number using O5 output only:              96
      Number using O5 and O6:                1,221
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    474
      Number with same-slice register load:    452
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,597 out of   6,822   38
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,070
    Number with an unused Flip Flop:         2,450 out of   8,070   30
    Number with an unused LUT:               1,463 out of   8,070   18
    Number of fully used LUT-FF pairs:       4,157 out of   8,070   51
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,580 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  713 MB
Total REAL time to MAP completion:  2 mins 15 secs 
Total CPU time to MAP completion:   2 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,607 out of  27,288   24
    Number used as logic:                    5,845 out of  27,288   21
      Number using O6 output only:           4,528
      Number using O5 output only:              96
      Number using O5 and O6:                1,221
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    474
      Number with same-slice register load:    452
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,597 out of   6,822   38
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,070
    Number with an unused Flip Flop:         2,450 out of   8,070   30
    Number with an unused LUT:               1,463 out of   8,070   18
    Number of fully used LUT-FF pairs:       4,157 out of   8,070   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45475 unrouted;      REAL time: 18 secs 

Phase  2  : 38111 unrouted;      REAL time: 20 secs 

Phase  3  : 16638 unrouted;      REAL time: 34 secs 

Phase  4  : 16638 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 
Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2150 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  122 |  0.057     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   55 |  0.035     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   46 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.234     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.337      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.099     |  7.276      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.475      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.066      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.275ns|     4.445ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.162ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.479ns|     5.521ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.934ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     5.647ns|     7.793ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.404ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.578ns|     5.422ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.168ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.846ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.102ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.953ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.971ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.261ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.645ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.205ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.819ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.944ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.614ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.890ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.445ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      7.793ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  641 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965075 paths, 0 nets, and 37945 connections

Design statistics:
   Minimum period:   7.793ns (Maximum frequency: 128.320MHz)
   Maximum path delay from/to any node:   5.422ns


Analysis completed Fri Nov 18 13:12:46 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 18 13:12:54 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Fri Nov 18 13:21:15 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f457d43f) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f457d43f) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ef423baf) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:992c42d4) REAL time: 58 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:992c42d4) REAL time: 58 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:992c42d4) REAL time: 58 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:992c42d4) REAL time: 58 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:992c42d4) REAL time: 58 secs 

Phase 9.8  Global Placement
.........................
...........................................
......................................................................................
........................................................................................................
.....
Phase 9.8  Global Placement (Checksum:2a2c3074) REAL time: 1 mins 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2a2c3074) REAL time: 1 mins 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fa7cfd08) REAL time: 1 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fa7cfd08) REAL time: 1 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:78e8c787) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 59 secs 
Total CPU  time to Placer completion: 1 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,482 out of  27,288   23
    Number used as logic:                    5,838 out of  27,288   21
      Number using O6 output only:           4,522
      Number using O5 output only:              96
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    333
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,802 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,348
    Number with an unused Flip Flop:         2,591 out of   8,348   31
    Number with an unused LUT:               1,866 out of   8,348   22
    Number of fully used LUT-FF pairs:       3,891 out of   8,348   46
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,580 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  722 MB
Total REAL time to MAP completion:  2 mins 5 secs 
Total CPU time to MAP completion:   2 mins 4 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,482 out of  27,288   23
    Number used as logic:                    5,838 out of  27,288   21
      Number using O6 output only:           4,522
      Number using O5 output only:              96
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    333
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,802 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,348
    Number with an unused Flip Flop:         2,591 out of   8,348   31
    Number with an unused LUT:               1,866 out of   8,348   22
    Number of fully used LUT-FF pairs:       3,891 out of   8,348   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 45636 unrouted;      REAL time: 18 secs 

Phase  2  : 38219 unrouted;      REAL time: 20 secs 

Phase  3  : 15947 unrouted;      REAL time: 34 secs 

Phase  4  : 15947 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2238 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  126 |  0.056     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.060     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   42 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.440      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  1.118      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.405     |  6.722      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.889      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.054ns|     4.666ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.232ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.561ns|     5.439ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.831ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.469ns|     5.971ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.372ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.579ns|     5.421ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.423ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.000ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     1.979ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.950ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.966ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.396ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.035ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.335ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     9.674ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    15.204ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.943ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.332ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.666ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.971ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 57 secs 

Peak Memory Usage:  652 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965075 paths, 0 nets, and 38144 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.421ns


Analysis completed Fri Nov 18 13:26:56 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 18 13:27:04 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Nov 21 11:29:40 2016
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b72a827) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b72a827) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65d0f97) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b04716bc) REAL time: 52 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b04716bc) REAL time: 52 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b04716bc) REAL time: 52 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b04716bc) REAL time: 52 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b04716bc) REAL time: 52 secs 

Phase 9.8  Global Placement
.........................
......................................................................................................................
........................................................................
........................................................................................................
.......
Phase 9.8  Global Placement (Checksum:f6d24c9b) REAL time: 1 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f6d24c9b) REAL time: 1 mins 31 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:155e4e42) REAL time: 1 mins 38 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:155e4e42) REAL time: 1 mins 38 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7d8051cd) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 47 secs 
Total CPU  time to Placer completion: 1 mins 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,459 out of  27,288   23
    Number used as logic:                    5,838 out of  27,288   21
      Number using O6 output only:           4,522
      Number using O5 output only:              96
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    333
      Number with same-slice register load:    310
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,791 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,369
    Number with an unused Flip Flop:         2,585 out of   8,369   30
    Number with an unused LUT:               1,910 out of   8,369   22
    Number of fully used LUT-FF pairs:       3,874 out of   8,369   46
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,580 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  721 MB
Total REAL time to MAP completion:  1 mins 53 secs 
Total CPU time to MAP completion:   1 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,413 out of  54,576   11
    Number used as Flip Flops:               6,403
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,459 out of  27,288   23
    Number used as logic:                    5,838 out of  27,288   21
      Number using O6 output only:           4,522
      Number using O5 output only:              96
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    333
      Number with same-slice register load:    310
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,791 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,369
    Number with an unused Flip Flop:         2,585 out of   8,369   30
    Number with an unused LUT:               1,910 out of   8,369   22
    Number of fully used LUT-FF pairs:       3,874 out of   8,369   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45669 unrouted;      REAL time: 16 secs 

Phase  2  : 38227 unrouted;      REAL time: 18 secs 

Phase  3  : 16008 unrouted;      REAL time: 30 secs 

Phase  4  : 16008 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2245 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  127 |  0.057     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   56 |  0.050     |  1.261      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.480     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.469      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   30 |  0.000     |  1.270      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  3.398     |  5.715      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.478      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.037ns|     4.683ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.232ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.930ns|     5.070ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.709ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.426ns|     6.014ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.373ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.578ns|     5.422ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.875ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.784ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     4.030ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.948ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.964ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.242ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.199ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.842ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     9.869ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.126ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.968ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.366ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.683ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.014ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  650 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965075 paths, 0 nets, and 38157 connections

Design statistics:
   Minimum period:   6.014ns (Maximum frequency: 166.279MHz)
   Maximum path delay from/to any node:   5.422ns


Analysis completed Mon Nov 21 11:33:47 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 11:33:55 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 11:39:33 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f6668555) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f6668555) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fcce22f5) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6cd656cd) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6cd656cd) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6cd656cd) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6cd656cd) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6cd656cd) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
.....................................................
.......................................................
........................................................................
......
Phase 9.8  Global Placement (Checksum:502bc67) REAL time: 1 mins 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:502bc67) REAL time: 1 mins 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ac28b934) REAL time: 1 mins 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ac28b934) REAL time: 1 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b761478d) REAL time: 1 mins 42 secs 

Total REAL time to Placer completion: 1 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,407 out of  54,576   11
    Number used as Flip Flops:               6,397
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,535 out of  27,288   23
    Number used as logic:                    5,870 out of  27,288   21
      Number using O6 output only:           4,551
      Number using O5 output only:              96
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    377
      Number with same-slice register load:    354
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,719 out of   6,822   39
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,279
    Number with an unused Flip Flop:         2,550 out of   8,279   30
    Number with an unused LUT:               1,744 out of   8,279   21
    Number of fully used LUT-FF pairs:       3,985 out of   8,279   48
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,578 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  721 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,407 out of  54,576   11
    Number used as Flip Flops:               6,397
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,535 out of  27,288   23
    Number used as logic:                    5,870 out of  27,288   21
      Number using O6 output only:           4,551
      Number using O5 output only:              96
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    377
      Number with same-slice register load:    354
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,719 out of   6,822   39
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,279
    Number with an unused Flip Flop:         2,550 out of   8,279   30
    Number with an unused LUT:               1,744 out of   8,279   21
    Number of fully used LUT-FF pairs:       3,985 out of   8,279   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45690 unrouted;      REAL time: 16 secs 

Phase  2  : 38284 unrouted;      REAL time: 18 secs 

Phase  3  : 16177 unrouted;      REAL time: 30 secs 

Phase  4  : 16177 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2190 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  125 |  0.061     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.460     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.041     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.231     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.701      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   30 |  0.000     |  2.526      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.726     |  7.795      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.496      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.834      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.054ns|     4.666ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.109ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.391ns|     5.609ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.041ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     8.466ns|     4.974ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.379ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.579ns|     5.421ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.817ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.005ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     4.201ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.975ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.974ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.485ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.298ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.046ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     9.445ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.426ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.943ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.332ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.666ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      4.974ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  643 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965360 paths, 0 nets, and 37968 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.421ns


Analysis completed Mon Nov 21 11:44:54 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 11:45:02 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 11:49:22 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1401 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188: Signal current_register[31] in unit user_logic(8,32) is connected to following multiple drivers:
ERROR:HDLCompiler:1379 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 189: Driver 0: output signal current_register[31] of instance Selector
ERROR:HDLCompiler:1379 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188: Driver 1: output signal slv_reg0[31] of instance Flip-flop
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Nov 21 11:50:29 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 46.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:76c0fe0f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:76c0fe0f) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddb4bc3f) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:910ded25) REAL time: 53 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:910ded25) REAL time: 53 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:910ded25) REAL time: 53 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:910ded25) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:910ded25) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
....................................................................................
...........................................................................................................................................................
.......................................................................................................................................................
....
Phase 9.8  Global Placement (Checksum:c8a7b315) REAL time: 1 mins 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c8a7b315) REAL time: 1 mins 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:aa440f3) REAL time: 1 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:aa440f3) REAL time: 1 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:97861485) REAL time: 1 mins 49 secs 

Total REAL time to Placer completion: 1 mins 58 secs 
Total CPU  time to Placer completion: 1 mins 57 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,414 out of  54,576   11
    Number used as Flip Flops:               6,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,690 out of  27,288   24
    Number used as logic:                    6,029 out of  27,288   22
      Number using O6 output only:           4,699
      Number using O5 output only:             101
      Number using O5 and O6:                1,229
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    373
      Number with same-slice register load:    350
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,797 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,435
    Number with an unused Flip Flop:         2,690 out of   8,435   31
    Number with an unused LUT:               1,745 out of   8,435   20
    Number of fully used LUT-FF pairs:       4,000 out of   8,435   47
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,579 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  724 MB
Total REAL time to MAP completion:  2 mins 4 secs 
Total CPU time to MAP completion:   2 mins 3 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,414 out of  54,576   11
    Number used as Flip Flops:               6,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,690 out of  27,288   24
    Number used as logic:                    6,029 out of  27,288   22
      Number using O6 output only:           4,699
      Number using O5 output only:             101
      Number using O5 and O6:                1,229
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    373
      Number with same-slice register load:    350
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,797 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,435
    Number with an unused Flip Flop:         2,690 out of   8,435   31
    Number with an unused LUT:               1,745 out of   8,435   20
    Number of fully used LUT-FF pairs:       4,000 out of   8,435   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46525 unrouted;      REAL time: 16 secs 

Phase  2  : 39097 unrouted;      REAL time: 18 secs 

Phase  3  : 16652 unrouted;      REAL time: 29 secs 

Phase  4  : 16652 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2200 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  126 |  0.051     |  1.265      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.059     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.233     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.810     |  6.680      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.889      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.606      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.116ns|     4.604ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.227ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.794ns|     6.206ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.008ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.201ns|     6.239ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.381ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.586ns|     5.414ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.766ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.685ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.163ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.941ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.973ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.927ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.657ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.954ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     8.465ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.670ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.206ns|      6.851ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.208ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.604ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.239ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  644 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965085 paths, 0 nets, and 37989 connections

Design statistics:
   Minimum period:   6.239ns (Maximum frequency: 160.282MHz)
   Maximum path delay from/to any node:   5.414ns


Analysis completed Mon Nov 21 11:55:53 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 11:56:01 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 11:59:37 2016
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 190: Choice "00000000" should have 3 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191: Choice "00010100" should have 3 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192: Choice "00101000" should have 3 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 193: Choice "00111100" should have 3 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194: Choice "01010000" should have 3 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 195: Choice "01100100" should have 3 elements
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Nov 21 12:00:36 2016
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:76c0fe0f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:76c0fe0f) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddb4bc3f) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:910ded25) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:910ded25) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:910ded25) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:910ded25) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:910ded25) REAL time: 55 secs 

Phase 9.8  Global Placement
.........................
....................................................................................
...........................................................................................................................................................
.......................................................................................................................................................
....
Phase 9.8  Global Placement (Checksum:c8a7b315) REAL time: 1 mins 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c8a7b315) REAL time: 1 mins 43 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:aa440f3) REAL time: 1 mins 52 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:aa440f3) REAL time: 1 mins 52 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:97861485) REAL time: 1 mins 52 secs 

Total REAL time to Placer completion: 2 mins 1 secs 
Total CPU  time to Placer completion: 2 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,414 out of  54,576   11
    Number used as Flip Flops:               6,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,690 out of  27,288   24
    Number used as logic:                    6,029 out of  27,288   22
      Number using O6 output only:           4,699
      Number using O5 output only:             101
      Number using O5 and O6:                1,229
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    373
      Number with same-slice register load:    350
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,797 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,435
    Number with an unused Flip Flop:         2,690 out of   8,435   31
    Number with an unused LUT:               1,745 out of   8,435   20
    Number of fully used LUT-FF pairs:       4,000 out of   8,435   47
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,579 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  714 MB
Total REAL time to MAP completion:  2 mins 7 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,414 out of  54,576   11
    Number used as Flip Flops:               6,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,690 out of  27,288   24
    Number used as logic:                    6,029 out of  27,288   22
      Number using O6 output only:           4,699
      Number using O5 output only:             101
      Number using O5 and O6:                1,229
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    373
      Number with same-slice register load:    350
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,797 out of   6,822   40
  Nummber of MUXCYs used:                    1,044 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,435
    Number with an unused Flip Flop:         2,690 out of   8,435   31
    Number with an unused LUT:               1,745 out of   8,435   20
    Number of fully used LUT-FF pairs:       4,000 out of   8,435   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46525 unrouted;      REAL time: 16 secs 

Phase  2  : 39097 unrouted;      REAL time: 18 secs 

Phase  3  : 16652 unrouted;      REAL time: 30 secs 

Phase  4  : 16652 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2200 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  126 |  0.051     |  1.265      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.059     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.233     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.810     |  6.680      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.889      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.606      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.116ns|     4.604ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.227ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.794ns|     6.206ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.008ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.201ns|     6.239ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.381ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.586ns|     5.414ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.766ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.685ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.163ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.941ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.973ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.927ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.657ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.954ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     8.465ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.670ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.206ns|      6.851ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.208ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.604ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.239ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  645 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965085 paths, 0 nets, and 37989 connections

Design statistics:
   Minimum period:   6.239ns (Maximum frequency: 160.282MHz)
   Maximum path delay from/to any node:   5.414ns


Analysis completed Mon Nov 21 12:05:22 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 12:05:29 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 12:06:07 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:72c469e5) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:72c469e5) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:78a67655) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:57b585f4) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:57b585f4) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:57b585f4) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:57b585f4) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:57b585f4) REAL time: 54 secs 

Phase 9.8  Global Placement
........................
...........................................................................
....................................................................................................
..............................................................................................................
....
Phase 9.8  Global Placement (Checksum:f35ad33f) REAL time: 1 mins 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f35ad33f) REAL time: 1 mins 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:12d56a00) REAL time: 1 mins 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:12d56a00) REAL time: 1 mins 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5d37d58d) REAL time: 1 mins 44 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 53 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,622 out of  27,288   24
    Number used as logic:                    5,979 out of  27,288   21
      Number using O6 output only:           4,642
      Number using O5 output only:              96
      Number using O5 and O6:                1,241
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    355
      Number with same-slice register load:    333
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,734 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,349
    Number with an unused Flip Flop:         2,592 out of   8,349   31
    Number with an unused LUT:               1,727 out of   8,349   20
    Number of fully used LUT-FF pairs:       4,030 out of   8,349   48
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,585 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  719 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 59 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,622 out of  27,288   24
    Number used as logic:                    5,979 out of  27,288   21
      Number using O6 output only:           4,642
      Number using O5 output only:              96
      Number using O5 and O6:                1,241
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    355
      Number with same-slice register load:    333
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,734 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,349
    Number with an unused Flip Flop:         2,592 out of   8,349   31
    Number with an unused LUT:               1,727 out of   8,349   20
    Number of fully used LUT-FF pairs:       4,030 out of   8,349   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 46363 unrouted;      REAL time: 16 secs 

Phase  2  : 38928 unrouted;      REAL time: 18 secs 

Phase  3  : 16676 unrouted;      REAL time: 30 secs 

Phase  4  : 16676 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2202 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  119 |  0.056     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   60 |  0.038     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.238     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  2.113      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  4.659     |  6.831      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.673      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.043ns|     4.677ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.221ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.545ns|     5.455ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.919ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     6.892ns|     6.548ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.379ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.580ns|     5.420ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.805ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.035ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     1.982ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.969ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.977ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.029ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.568ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.574ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.397ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.174ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.959ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.354ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.677ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.548ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  644 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965090 paths, 0 nets, and 38062 connections

Design statistics:
   Minimum period:   6.548ns (Maximum frequency: 152.718MHz)
   Maximum path delay from/to any node:   5.420ns


Analysis completed Mon Nov 21 12:11:33 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 12:11:41 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 12:13:44 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 46.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dd7c245c) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dd7c245c) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:64933c4c) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ef404dc) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ef404dc) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ef404dc) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ef404dc) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ef404dc) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
...........................................................
...............................................................
.................................................................
......
Phase 9.8  Global Placement (Checksum:fc7216a7) REAL time: 1 mins 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fc7216a7) REAL time: 1 mins 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:680f222) REAL time: 1 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:680f222) REAL time: 1 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fb000720) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,412 out of  54,576   11
    Number used as Flip Flops:               6,402
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,525 out of  27,288   23
    Number used as logic:                    5,881 out of  27,288   21
      Number using O6 output only:           4,561
      Number using O5 output only:              97
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    334
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,781 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,330
    Number with an unused Flip Flop:         2,581 out of   8,330   30
    Number with an unused LUT:               1,805 out of   8,330   21
    Number of fully used LUT-FF pairs:       3,944 out of   8,330   47
    Number of unique control sets:             410
    Number of slice register sites lost
      to control set restrictions:           1,581 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  723 MB
Total REAL time to MAP completion:  1 mins 58 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,412 out of  54,576   11
    Number used as Flip Flops:               6,402
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,525 out of  27,288   23
    Number used as logic:                    5,881 out of  27,288   21
      Number using O6 output only:           4,561
      Number using O5 output only:              97
      Number using O5 and O6:                1,223
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    334
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,781 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,330
    Number with an unused Flip Flop:         2,581 out of   8,330   30
    Number with an unused LUT:               1,805 out of   8,330   21
    Number of fully used LUT-FF pairs:       3,944 out of   8,330   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45843 unrouted;      REAL time: 16 secs 

Phase  2  : 38413 unrouted;      REAL time: 18 secs 

Phase  3  : 16053 unrouted;      REAL time: 31 secs 

Phase  4  : 16053 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2225 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  122 |  0.060     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   46 |  0.458     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.118      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   29 |  0.000     |  1.314      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  6.794     |  8.846      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.639      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.214      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.834ns|     4.886ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.162ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.608ns|     5.392ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.077ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.708ns|     5.732ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.211ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.580ns|     5.420ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.815ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.780ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.969ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.951ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.962ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.322ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.648ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     6.769ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.637ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.398ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      7.270ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.772ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.886ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.732ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  649 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965331 paths, 0 nets, and 38101 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.420ns


Analysis completed Mon Nov 21 12:19:09 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 12:19:16 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 12:24:37 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4276e3f7) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4276e3f7) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:565c2e57) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:84400c18) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:84400c18) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:84400c18) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:84400c18) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:84400c18) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
...........................................................
.............................................................................
.................................................................................................................................
......
Phase 9.8  Global Placement (Checksum:45ce1bd0) REAL time: 1 mins 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:45ce1bd0) REAL time: 1 mins 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cfd6fdd3) REAL time: 1 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cfd6fdd3) REAL time: 1 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:da328385) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,415 out of  54,576   11
    Number used as Flip Flops:               6,405
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,493 out of  27,288   23
    Number used as logic:                    5,885 out of  27,288   21
      Number using O6 output only:           4,563
      Number using O5 output only:              96
      Number using O5 and O6:                1,226
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    320
      Number with same-slice register load:    297
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,849 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,456
    Number with an unused Flip Flop:         2,655 out of   8,456   31
    Number with an unused LUT:               1,963 out of   8,456   23
    Number of fully used LUT-FF pairs:       3,838 out of   8,456   45
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,586 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.92

Peak Memory Usage:  720 MB
Total REAL time to MAP completion:  1 mins 58 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,415 out of  54,576   11
    Number used as Flip Flops:               6,405
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,493 out of  27,288   23
    Number used as logic:                    5,885 out of  27,288   21
      Number using O6 output only:           4,563
      Number using O5 output only:              96
      Number using O5 and O6:                1,226
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    320
      Number with same-slice register load:    297
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,849 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,456
    Number with an unused Flip Flop:         2,655 out of   8,456   31
    Number with an unused LUT:               1,963 out of   8,456   23
    Number of fully used LUT-FF pairs:       3,838 out of   8,456   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45912 unrouted;      REAL time: 16 secs 

Phase  2  : 38455 unrouted;      REAL time: 18 secs 

Phase  3  : 15686 unrouted;      REAL time: 31 secs 

Phase  4  : 15686 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2251 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  124 |  0.061     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   48 |  0.458     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   60 |  0.038     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.836      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  2.212      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  5.348     |  7.434      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.717      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.054ns|     4.666ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.256ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.878ns|     5.122ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.880ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.892ns|     5.548ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.379ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.577ns|     5.423ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.459ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.381ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.165ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.947ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.967ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.392ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.335ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.644ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.443ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    15.086ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.943ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.332ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.666ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.548ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 4 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  653 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965346 paths, 0 nets, and 38166 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.423ns


Analysis completed Mon Nov 21 12:30:01 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 12:30:09 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 21 12:34:09 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2c277e1c) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2c277e1c) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6aa2360c) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:be361cf4) REAL time: 53 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:be361cf4) REAL time: 53 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:be361cf4) REAL time: 53 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:be361cf4) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:be361cf4) REAL time: 54 secs 

Phase 9.8  Global Placement
..........................
....................................................................
..............................................................................
.................................................................
.....
Phase 9.8  Global Placement (Checksum:b3f84345) REAL time: 1 mins 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b3f84345) REAL time: 1 mins 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7e238cb9) REAL time: 1 mins 40 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7e238cb9) REAL time: 1 mins 40 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:4af25a3) REAL time: 1 mins 40 secs 

Total REAL time to Placer completion: 1 mins 49 secs 
Total CPU  time to Placer completion: 1 mins 49 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,608 out of  27,288   24
    Number used as logic:                    5,984 out of  27,288   21
      Number using O6 output only:           4,647
      Number using O5 output only:              96
      Number using O5 and O6:                1,241
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    336
      Number with same-slice register load:    314
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,775 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,405
    Number with an unused Flip Flop:         2,631 out of   8,405   31
    Number with an unused LUT:               1,797 out of   8,405   21
    Number of fully used LUT-FF pairs:       3,977 out of   8,405   47
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,585 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  705 MB
Total REAL time to MAP completion:  1 mins 55 secs 
Total CPU time to MAP completion:   1 mins 55 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,608 out of  27,288   24
    Number used as logic:                    5,984 out of  27,288   21
      Number using O6 output only:           4,647
      Number using O5 output only:              96
      Number using O5 and O6:                1,241
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    336
      Number with same-slice register load:    314
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,775 out of   6,822   40
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,405
    Number with an unused Flip Flop:         2,631 out of   8,405   31
    Number with an unused LUT:               1,797 out of   8,405   21
    Number of fully used LUT-FF pairs:       3,977 out of   8,405   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46405 unrouted;      REAL time: 16 secs 

Phase  2  : 38975 unrouted;      REAL time: 18 secs 

Phase  3  : 16625 unrouted;      REAL time: 31 secs 

Phase  4  : 16625 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2203 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  124 |  0.062     |  1.275      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.037     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.434     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.238     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.900      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   29 |  0.000     |  2.412      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  4.107     |  6.481      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.151      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.232ns|     4.488ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.241ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.497ns|     5.503ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.868ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.523ns|     5.917ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.354ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.575ns|     5.425ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.059ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.987ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.953ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.142ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.836ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.346ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     8.829ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.947ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.678ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.976ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.488ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.917ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  653 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965090 paths, 0 nets, and 38080 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.425ns


Analysis completed Mon Nov 21 12:39:30 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Nov 21 12:39:38 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
