0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/asus/Desktop/fpga/vscode/uart_send.v,1683111024,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sim_1/new/tb_top_filter.v,,uart_send,,,,,,,,
D:/FPGA/UART/UART.srcs/sim_1/new/tb_uart_send.v,1683111228,verilog,,,,tb_uart_send,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1683115921,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/booth.v,,blk_mem_gen_0,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1683111642,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,fifo_generator_0,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sim_1/new/tb_filter.v,1683089383,verilog,,,,tb_filter,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sim_1/new/tb_top_filter.v,1683109676,verilog,,,,tb_top_filter,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/booth.v,1683013075,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/booth_multiplier.v,,booth,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/booth_multiplier.v,1683083984,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/filter.v,,booth_multiplier,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/filter.v,1683111978,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/signal_generator.v,,filter,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/signal_generator.v,1683106433,verilog,,D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/top_filter.v,,signal_generator,,,,,,,,
D:/FPGA_Advanced/FIR-Filter/FIR_Filter.srcs/sources_1/new/top_filter.v,1683110692,verilog,,C:/Users/asus/Desktop/fpga/vscode/uart_send.v,,top_filter,,,,,,,,
