<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: vhdl

#Tue Mar 09 10:43:50 2010

$ Start of Compile
#Tue Mar 09 10:43:50 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
File C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":338:7:338:15|Synthesizing work.typecount.rtl 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one 
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Unbound component mixedcounter_mixedcounter_la0 mapped to black box
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Unbound component jtagconn16 mapped to black box
@W: CD638 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Synthesizing work.jtagconn16.syn_black_box 
Post processing for work.jtagconn16.syn_black_box
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Synthesizing work.mixedcounter_mixedcounter_la0.syn_black_box 
Post processing for work.mixedcounter_mixedcounter_la0.syn_black_box
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":490:7:490:20|Synthesizing work.count16_uniq_0.rtl 
Post processing for work.count16_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Feedback mux created for signal count2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":478:7:478:19|Synthesizing work.count8_uniq_0.rtl 
Post processing for work.count8_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for work.typecount.rtl
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 09 10:43:50 2010

###########################################################]
Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@W: BN246 |Failed to find top level module 'work.typecount' as specified in project file
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: BN133 |Ignoring syn_hier=hard property on the top-level design.
@N|Running in logic synthesis mode without enhanced optimization

Automatic dissolve at startup in view:work.typecount(rtl) of counter16(count16_uniq_0)
Automatic dissolve at startup in view:work.typecount(rtl) of counter8(count8_uniq_0)

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Found updn counter in view:work.typecount(rtl) inst counter16.count2ai[15:0] 
@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Found updn counter in view:work.typecount(rtl) inst counter8.countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.typecount(rtl):
No nets needed buffering.

Net buffering Report for view:work.reveal_coretop(one):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Found clock typecount|clk with period 1000.00ns 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":172:4:172:8|Blackbox mixedcounter_mixedcounter_la0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":174:4:174:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 09 10:43:53 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe2_35e-5

Register bits: 72 of 32000 (0%)
PIC Latch:       0
I/O cells:       59


Details:
CCU2B:          14
FD1P3AX:        24
FD1S3DX:        48
GSR:            1
IB:             3
INV:            1
OB:             56
PUR:            1
VHI:            2
VLO:            2
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 105MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\mixedcounter_vhdl.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 105MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing Verilog Simulation files
Finished Writing Verilog Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 09 10:43:54 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Mar 09 10:43:54 2010

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
