INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ulisses' on host 'ulisses-thinkpad' (Linux_x86_64 version 5.15.0-130-generic) on Tue Jan 14 20:54:40 -03 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ulisses/Projects/masters-degree/geem'
Sourcing Tcl script '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project '/home/ulisses/Projects/masters-degree/geem/geem_hls'.
INFO: [HLS 200-10] Opening solution '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_sa_compute.cpp
   Compiling (apcc) geem_pe.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'ulisses' on host 'ulisses-thinkpad' (Linux_x86_64 version 5.15.0-130-generic) on Tue Jan 14 20:54:48 -03 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_ulisses/128331736898888137150
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) geem_sa.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'ulisses' on host 'ulisses-thinkpad' (Linux_x86_64 version 5.15.0-130-generic) on Tue Jan 14 20:54:51 -03 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_ulisses/128881736898891887091
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) geem_test.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'ulisses' on host 'ulisses-thinkpad' (Linux_x86_64 version 5.15.0-130-generic) on Tue Jan 14 20:54:55 -03 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_ulisses/129431736898895660167
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
COMPUTE SA WAVES FUNCTION: SA 2X2

Insert Buffer A: li_0[0]=2 li_1[0]=0 
Insert Buffer B: tw_0[0]=9 tw_1[0]=0 
Computing SA wave [0]

Insert Buffer A: li_0[1]=1 li_1[1]=4 
Insert Buffer B: tw_0[1]=7 tw_1[1]=10 
Computing SA wave [1]

Insert Buffer A: li_0[2]=0 li_1[2]=3 
Insert Buffer B: tw_0[2]=0 tw_1[2]=8 
Computing SA wave [2]

Insert Buffer A: li_0[3]=0 li_1[3]=0 
Insert Buffer B: tw_0[3]=0 tw_1[3]=0 
Computing SA wave [3]

Insert Buffer A: li_0[4]=0 li_1[4]=0 
Insert Buffer B: tw_0[4]=0 tw_1[4]=0 
Computing SA wave [4]

SA Results:
25 28 
57 64 

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sa_compute_top glbl -prj sa_compute.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sa_compute -debug wave 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_li.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_li
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_bw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_ri
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_ba_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_ba_sa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_a_li_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_ba
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_ready.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_a_li_ready
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_tw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_tw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_b_tw_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sa_compute_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_ready.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_b_tw_ready
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sa_compute
Compiling module xil_defaultlib.AESL_automem_sa_pe_li
Compiling module xil_defaultlib.AESL_automem_sa_pe_tw
Compiling module xil_defaultlib.AESL_automem_sa_pe_ri
Compiling module xil_defaultlib.AESL_automem_sa_pe_bw
Compiling module xil_defaultlib.AESL_automem_sa_pe_ba
Compiling module xil_defaultlib.AESL_automem_sa_buffer_a_li_read...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_a_li_valu...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_b_tw_read...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_b_tw_valu...
Compiling module xil_defaultlib.AESL_automem_sa_ba_sa
Compiling module xil_defaultlib.apatb_sa_compute_top
Compiling module work.glbl
Built simulation snapshot sa_compute

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/xsim.dir/sa_compute/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 14 20:55:02 2025...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

start_gui
Gtk-Message: 21:40:57.078: Failed to load module "canberra-gtk-module"
