Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  9 15:49:07 2023
| Host         : DESKTOP-8UFOBMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           3           
DPIR-1     Warning           Asynchronous driver check                       152         
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-18  Warning           Missing input or output delay                   22          
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.213       -1.064                     10                56162        0.049        0.000                      0                56162        0.264        0.000                       0                 19873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.206        0.000                      0                 8587        0.059        0.000                      0                 8587        3.000        0.000                       0                  3133  
    clk_core                -0.213       -1.064                     10                31603        0.051        0.000                      0                31603        8.750        0.000                       0                 16520  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.638        0.000                      0                   31        0.169        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.566        0.000                      0                   81        0.176        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             4.246        0.000                      0                  155        0.851        0.000                      0                  155  
clkout1       clk_core            3.868        0.000                      0                   89        0.049        0.000                      0                   89  
tck_dtmcs     clk_core           13.126        0.000                      0                    2        2.826        0.000                      0                    2  
clk_core      tck_dtmcs           8.044        0.000                      0                   32        2.337        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 2.118        0.000                      0                15490        0.444        0.000                      0                15490  
**async_default**  clkout1            clkout1                  1.797        0.000                      0                  326        1.036        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        tck_dtmcs     clk_core      
(none)                      clkout0       
(none)                      clkout1       
(none)        clkout1       clkout1       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_core                                  
(none)               clkfb                                     
(none)               clkout0                                   
(none)               clkout1                                   
(none)               clkout2                                   
(none)               clkout3                                   
(none)               subfragments_pll_fb                       
(none)                                    clk_core             
(none)                                    clkout1              
(none)                                    clkout2              
(none)                                    sys_clk_pin          
(none)                                    tck_dmi              
(none)                                    tck_dtmcs            
(none)                                    tck_idcode           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.538    ddr2/ldc/subfragments_reset0
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.067    15.187    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.426    ddr2/ldc/subfragments_reset2
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.956%)  route 0.657ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.657     6.425    ddr2/ldc/subfragments_reset3
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.058    15.218    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.113    ddr2/ldc/subfragments_reset5
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.256    15.020    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.288    ddr2/ldc/subfragments_reset1
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.081    15.195    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     6.288    ddr2/ldc/subfragments_reset6
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     6.105    ddr2/ldc/subfragments_reset4
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.047    15.207    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.776    ddr2/ldc/subfragments_reset4
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.075     1.605    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.765    ddr2/ldc/subfragments_reset5
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.012     1.529    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.831    ddr2/ldc/subfragments_reset6
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.829    ddr2/ldc/subfragments_reset1
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.066     1.583    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset3
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.072     1.589    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset2
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.027    ddr2/ldc/subfragments_reset0
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     1.600    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y146    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y146    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y146    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y146    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y146    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y146    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y146    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y146    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y146    ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y146    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y146    ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y146    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y146    ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.518     9.860 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190    10.049    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    10.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.530    11.342    
                         clock uncertainty           -0.053    11.289    
    SLICE_X88Y74         FDPE (Setup_fdpe_C_D)       -0.016    11.273    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.898ns (40.997%)  route 1.292ns (59.003%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.707    10.526    ddr2/ldc/reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.296    10.822 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.586    11.408    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y75         LUT3 (Prop_lut3_I0_O)        0.124    11.532 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.532    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.508    14.320    
                         clock uncertainty           -0.053    14.267    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    14.296    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.774ns (41.354%)  route 1.098ns (58.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.707    10.526    ddr2/ldc/reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.296    10.822 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.391    11.213    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.774ns (41.354%)  route 1.098ns (58.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.707    10.526    ddr2/ldc/reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.296    10.822 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.391    11.213    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.774ns (41.354%)  route 1.098ns (58.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.707    10.526    ddr2/ldc/reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.296    10.822 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.391    11.213    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.774ns (41.354%)  route 1.098ns (58.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.478     9.820 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.707    10.526    ddr2/ldc/reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.296    10.822 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.391    11.213    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X88Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.120    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.478ns (55.704%)  route 0.380ns (44.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     9.820 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.380    10.200    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.695    13.556    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.478ns (55.704%)  route 0.380ns (44.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     9.820 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.380    10.200    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.695    13.556    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.478ns (55.704%)  route 0.380ns (44.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     9.820 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.380    10.200    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.695    13.556    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.478ns (55.704%)  route 0.380ns (44.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     9.820 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.380    10.200    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.695    13.556    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  3.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.164     3.043 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.099    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y74         FDPE (Hold_fdpe_C_D)         0.060     2.939    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.251ns (67.239%)  route 0.122ns (32.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.027 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.122     3.150    ddr2/ldc/reset_counter[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I2_O)        0.103     3.253 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.253    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.010    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.027 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.122     3.150    ddr2/ldc/reset_counter[1]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.099     3.249 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.249    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.121     3.000    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ddr2/ldc/ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     3.020 r  ddr2/ldc/ic_reset_reg/Q
                         net (fo=2, routed)           0.168     3.189    ddr2/ldc/ic_reset
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.234    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.847     2.879    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     2.970    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.232     3.275    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.044     3.319 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.319    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.010    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     3.027 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.156     3.183    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     2.870    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     3.027 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.156     3.183    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     2.870    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     3.027 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.156     3.183    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     2.870    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.668%)  route 0.156ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     3.027 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.156     3.183    ddr2/ldc/iodelay_rst
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.812     2.914    
    SLICE_X88Y75         FDSE (Hold_fdse_C_S)        -0.044     2.870    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.043 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.232     3.275    ddr2/ldc/reset_counter[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.045     3.320 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.320    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.121     3.000    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.853ns (31.418%)  route 6.228ns (68.582%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 18.804 - 10.000 ) 
    Source Clock Delay      (SCD):    9.318ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.687     9.318    ddr2/ldc/BUFG_1_0
    SLICE_X79Y124        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDRE (Prop_fdre_C_Q)         0.456     9.774 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.217    10.991    ddr2/ldc/p_0_in0_in[8]
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.115    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X85Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.513 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.513    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_9_n_0
    SLICE_X85Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.784 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.745    12.529    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.373    12.902 r  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.684    13.586    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X84Y128        LUT5 (Prop_lut5_I3_O)        0.124    13.710 f  ddr2/ldc/sdram_choose_req_grant[2]_i_9/O
                         net (fo=7, routed)           0.902    14.613    ddr2/ldc/sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.737 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.737    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    14.951 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.421    15.372    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.297    15.669 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.149    16.818    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X86Y125        LUT4 (Prop_lut4_I0_O)        0.150    16.968 r  ddr2/ldc/sdram_twtrcon_count[1]_i_2/O
                         net (fo=7, routed)           0.633    17.601    ddr2/ldc/sdram_twtrcon_valid
    SLICE_X86Y123        LUT2 (Prop_lut2_I1_O)        0.322    17.923 r  ddr2/ldc/sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.476    18.399    ddr2/ldc/sdram_twtrcon_ready_i_1_n_0
    SLICE_X89Y122        FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.585    18.804    ddr2/ldc/BUFG_1_0
    SLICE_X89Y122        FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/C
                         clock pessimism              0.490    19.294    
                         clock uncertainty           -0.057    19.237    
    SLICE_X89Y122        FDRE (Setup_fdre_C_R)       -0.632    18.605    ddr2/ldc/sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -18.399    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_reload_storage_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[1]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.699    18.469    ddr2/ldc/timer_reload_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_reload_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[2]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.699    18.469    ddr2/ldc/timer_reload_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_reload_storage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X84Y138        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[4]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X84Y138        FDRE (Setup_fdre_C_R)       -0.699    18.469    ddr2/ldc/timer_reload_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_reload_storage_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.419ns (4.899%)  route 8.134ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 18.814 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.134    17.901    ddr2/ldc/FDPE_3_0
    SLICE_X84Y140        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.595    18.814    ddr2/ldc/BUFG_1_0
    SLICE_X84Y140        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[16]/C
                         clock pessimism              0.412    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.699    18.470    ddr2/ldc/timer_reload_storage_reg[16]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_reload_storage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.419ns (4.899%)  route 8.134ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.814ns = ( 18.814 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.134    17.901    ddr2/ldc/FDPE_3_0
    SLICE_X84Y140        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.595    18.814    ddr2/ldc/BUFG_1_0
    SLICE_X84Y140        FDRE                                         r  ddr2/ldc/timer_reload_storage_reg[18]/C
                         clock pessimism              0.412    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X84Y140        FDRE (Setup_fdre_C_R)       -0.699    18.470    ddr2/ldc/timer_reload_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_update_value_storage_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_update_value_storage_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_update_value_storage_reg/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X85Y138        FDRE (Setup_fdre_C_R)       -0.604    18.564    ddr2/ldc/timer_update_value_storage_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[0]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X85Y138        FDRE (Setup_fdre_C_R)       -0.604    18.564    ddr2/ldc/timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[2]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X85Y138        FDRE (Setup_fdre_C_R)       -0.604    18.564    ddr2/ldc/timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/timer_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 0.419ns (4.890%)  route 8.149ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.149    17.916    ddr2/ldc/FDPE_3_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.594    18.813    ddr2/ldc/BUFG_1_0
    SLICE_X85Y138        FDRE                                         r  ddr2/ldc/timer_value_reg[4]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.057    19.168    
    SLICE_X85Y138        FDRE (Setup_fdre_C_R)       -0.604    18.564    ddr2/ldc/timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.554     2.841    ddr2/ldc/BUFG_1_0
    SLICE_X71Y128        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.141     2.982 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.223    ddr2/ldc/storage_9_reg_0_15_6_11/ADDRD0
    SLICE_X70Y128        RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.824     3.690    ddr2/ldc/storage_9_reg_0_15_6_11/WCLK
    SLICE_X70Y128        RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.835     2.854    
    SLICE_X70Y128        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.164    ddr2/ldc/storage_9_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.585     2.872    ddr2/ldc/BUFG_1_0
    SLICE_X81Y124        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141     3.013 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.254    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD0
    SLICE_X80Y124        RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.853     3.720    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X80Y124        RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.834     2.885    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.195    ddr2/ldc/storage_4_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.585     2.872    ddr2/ldc/BUFG_1_0
    SLICE_X81Y124        FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141     3.013 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.254    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD0
    SLICE_X80Y124        RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.853     3.720    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X80Y124        RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.834     2.885    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.195    ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y22    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y22    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y44    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y44    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y54    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y26    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y24    ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y112   ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :           10  Failing Endpoints,  Worst Slack       -0.213ns,  Total Violation       -1.064ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.073ns  (logic 5.612ns (27.958%)  route 14.461ns (72.042%))
  Logic Levels:           30  (CARRY4=7 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.058ns = ( 32.058 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.834    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.073 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.287    31.360    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[25]
    SLICE_X67Y62         LUT6 (Prop_lut6_I5_O)        0.302    31.662 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[26]_i_8__10/O
                         net (fo=1, routed)           0.312    31.974    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[26]_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.098 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_4__21/O
                         net (fo=1, routed)           0.648    32.746    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_4__21_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    32.870 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_1__99/O
                         net (fo=1, routed)           0.000    32.870    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[26]
    SLICE_X64Y63         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.504    32.058    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X64Y63         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/C
                         clock pessimism              0.631    32.689    
                         clock uncertainty           -0.062    32.627    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)        0.029    32.656    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         32.656    
                         arrival time                         -32.870    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.044ns  (logic 5.592ns (27.899%)  route 14.452ns (72.101%))
  Logic Levels:           30  (CARRY4=7 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.056ns = ( 32.056 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.834    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.056 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/O[0]
                         net (fo=1, routed)           0.315    31.371    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[23]
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.299    31.670 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[24]_i_8__8/O
                         net (fo=1, routed)           0.519    32.189    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[24]_1
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.313 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[24]_i_4__22/O
                         net (fo=1, routed)           0.403    32.716    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[24]_i_4__22_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    32.840 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[24]_i_1__149/O
                         net (fo=1, routed)           0.000    32.840    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[24]
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.502    32.056    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[24]/C
                         clock pessimism              0.631    32.687    
                         clock uncertainty           -0.062    32.625    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.032    32.657    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         32.657    
                         arrival time                         -32.840    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.082ns  (logic 5.364ns (26.710%)  route 14.718ns (73.290%))
  Logic Levels:           28  (CARRY4=5 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.058ns = ( 32.058 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.828 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/O[0]
                         net (fo=1, routed)           0.354    31.182    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[15]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.481 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[16]_i_7__13/O
                         net (fo=1, routed)           0.493    31.974    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[16]_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.098 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[16]_i_4__23/O
                         net (fo=1, routed)           0.657    32.754    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[16]_i_4__23_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.878 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[16]_i_1__156/O
                         net (fo=1, routed)           0.000    32.878    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[16]
    SLICE_X60Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.504    32.058    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X60Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[16]/C
                         clock pessimism              0.631    32.689    
                         clock uncertainty           -0.062    32.627    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.077    32.704    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         32.704    
                         arrival time                         -32.878    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.967ns  (logic 5.478ns (27.436%)  route 14.489ns (72.564%))
  Logic Levels:           29  (CARRY4=6 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.056ns = ( 32.056 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.942 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/O[0]
                         net (fo=1, routed)           0.315    31.257    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[19]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.299    31.556 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[20]_i_8__8/O
                         net (fo=1, routed)           0.384    31.940    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[20]_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.064 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[20]_i_4__20/O
                         net (fo=1, routed)           0.575    32.639    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[20]_i_4__20_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124    32.763 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[20]_i_1__108/O
                         net (fo=1, routed)           0.000    32.763    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[20]
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.502    32.056    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/C
                         clock pessimism              0.631    32.687    
                         clock uncertainty           -0.062    32.625    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.029    32.654    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                         -32.763    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 5.384ns (26.921%)  route 14.615ns (73.079%))
  Logic Levels:           28  (CARRY4=5 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.058ns = ( 32.058 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.845 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/O[2]
                         net (fo=1, routed)           0.455    31.300    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[17]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.302    31.602 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[18]_i_8__7/O
                         net (fo=1, routed)           0.509    32.111    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[18]_1
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.235 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[18]_i_4__19/O
                         net (fo=1, routed)           0.436    32.671    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[18]_i_4__19_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    32.795 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[18]_i_1__114/O
                         net (fo=1, routed)           0.000    32.795    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[18]
    SLICE_X60Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.504    32.058    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X60Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[18]/C
                         clock pessimism              0.631    32.689    
                         clock uncertainty           -0.062    32.627    
    SLICE_X60Y60         FDCE (Setup_fdce_C_D)        0.081    32.708    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         32.708    
                         arrival time                         -32.795    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.988ns  (logic 5.480ns (27.416%)  route 14.508ns (72.584%))
  Logic Levels:           28  (CARRY4=5 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.059ns = ( 32.059 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.940 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/O[1]
                         net (fo=1, routed)           0.532    31.472    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[16]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.303    31.775 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[17]_i_9__9/O
                         net (fo=1, routed)           0.407    32.183    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_4
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.307 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[17]_i_4__25/O
                         net (fo=1, routed)           0.354    32.661    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[17]_i_4__25_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I3_O)        0.124    32.785 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[17]_i_1__155/O
                         net (fo=1, routed)           0.000    32.785    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[17]
    SLICE_X62Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.505    32.059    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X62Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/C
                         clock pessimism              0.631    32.690    
                         clock uncertainty           -0.062    32.628    
    SLICE_X62Y61         FDCE (Setup_fdce_C_D)        0.077    32.705    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         32.705    
                         arrival time                         -32.785    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.927ns  (logic 5.822ns (29.217%)  route 14.105ns (70.783%))
  Logic Levels:           31  (CARRY4=8 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 32.057 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.834    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.948    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.282 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_9/O[1]
                         net (fo=1, routed)           0.446    31.728    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[28]
    SLICE_X63Y63         LUT6 (Prop_lut6_I5_O)        0.303    32.031 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[29]_i_11__5/O
                         net (fo=1, routed)           0.289    32.321    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[29]_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.445 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[29]_i_4__20/O
                         net (fo=1, routed)           0.154    32.599    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[29]_i_4__20_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.124    32.723 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[29]_i_1__99/O
                         net (fo=1, routed)           0.000    32.723    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[29]
    SLICE_X63Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.503    32.057    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X63Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]/C
                         clock pessimism              0.631    32.688    
                         clock uncertainty           -0.062    32.626    
    SLICE_X63Y64         FDCE (Setup_fdce_C_D)        0.029    32.655    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         32.655    
                         arrival time                         -32.723    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.975ns  (logic 5.708ns (28.576%)  route 14.267ns (71.424%))
  Logic Levels:           30  (CARRY4=7 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.058ns = ( 32.058 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.834    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.168 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/O[1]
                         net (fo=1, routed)           0.441    31.609    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[24]
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.303    31.912 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[25]_i_8__11/O
                         net (fo=1, routed)           0.306    32.219    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[25]_2
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    32.343 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[25]_i_4__20/O
                         net (fo=1, routed)           0.304    32.647    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[25]_i_4__20_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I3_O)        0.124    32.771 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[25]_i_1__180/O
                         net (fo=1, routed)           0.000    32.771    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[25]
    SLICE_X62Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.504    32.058    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X62Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[25]/C
                         clock pessimism              0.631    32.689    
                         clock uncertainty           -0.062    32.627    
    SLICE_X62Y62         FDCE (Setup_fdce_C_D)        0.081    32.708    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         32.708    
                         arrival time                         -32.771    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.906ns  (logic 5.706ns (28.665%)  route 14.200ns (71.335%))
  Logic Levels:           31  (CARRY4=8 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.056ns = ( 32.056 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.606    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.720    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.834    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_12_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.948    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_19_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.170 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_9/O[0]
                         net (fo=1, routed)           0.315    31.485    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[27]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.299    31.784 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[28]_i_8__11/O
                         net (fo=1, routed)           0.521    32.305    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[28]_1
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.124    32.429 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[28]_i_4__21/O
                         net (fo=1, routed)           0.149    32.578    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[28]_i_4__21_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.124    32.702 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[28]_i_1__137/O
                         net (fo=1, routed)           0.000    32.702    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[28]
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.502    32.056    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X61Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[28]/C
                         clock pessimism              0.631    32.687    
                         clock uncertainty           -0.062    32.625    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.031    32.656    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         32.656    
                         arrival time                         -32.702    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.952ns  (logic 5.366ns (26.895%)  route 14.586ns (73.105%))
  Logic Levels:           27  (CARRY4=4 LUT3=3 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.061ns = ( 32.061 - 20.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.619    12.796    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y75         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.456    13.252 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=13, routed)          0.883    14.136    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg_n_0_[15]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.154    14.290 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6/O
                         net (fo=1, routed)           0.292    14.581    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_6_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.327    14.908 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5/O
                         net (fo=2, routed)           0.419    15.327    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___46_i_5_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.451 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_8__3/O
                         net (fo=3, routed)           0.829    16.280    swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout_reg[4]_5
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.404 r  swervolf/swerv_eh1/swerv/exu/div_e1/mff/genblock.dff/dffs/dout[4]_i_3__2/O
                         net (fo=1, routed)           1.122    17.526    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[4]_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I1_O)        0.124    17.650 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[4]_i_1__33/O
                         net (fo=36, routed)          1.194    18.844    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_6[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.968 f  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[0]_i_1__43/O
                         net (fo=99, routed)          0.466    19.434    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[19]_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I2_O)        0.124    19.558 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__192/O
                         net (fo=5, routed)           0.692    20.250    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.374 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8/O
                         net (fo=1, routed)           0.451    20.825    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_17__8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21/O
                         net (fo=2, routed)           0.634    21.583    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_7__21_n_0
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.150    21.733 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_3__40/O
                         net (fo=3, routed)           0.681    22.414    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.326    22.740 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[0]_i_10__19/O
                         net (fo=2, routed)           0.448    23.188    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_20
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124    23.312 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[12]_i_4__24/O
                         net (fo=20, routed)          0.533    23.845    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.124    23.969 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[10]_i_2__69/O
                         net (fo=8, routed)           0.645    24.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[1]_10
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.150    24.764 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[5]_i_1__149/O
                         net (fo=7, routed)           0.898    25.662    swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout_reg[25]_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.354    26.016 f  swervolf/swerv_eh1/swerv/dec/decode/trap_e4ff/genblock.dff/dffs/dout[13]_i_2__55/O
                         net (fo=36, routed)          0.555    26.571    swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[5]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.326    26.897 r  swervolf/swerv_eh1/swerv/dec/tlu/lsu_error_dc4ff/dout[5]_i_4__26/O
                         net (fo=5, routed)           0.844    27.741    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[5]_1
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.865 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__59/O
                         net (fo=39, routed)          0.446    28.311    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]_2
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.435 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[14]_i_4__20/O
                         net (fo=6, routed)           0.606    29.040    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[11]
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    29.164 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[8]_i_2__74/O
                         net (fo=2, routed)           0.578    29.742    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I1_O)        0.124    29.866 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9/O
                         net (fo=1, routed)           0.000    29.866    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__9_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.264 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    30.264    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.378    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_11_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.492    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.826 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_12/O[1]
                         net (fo=1, routed)           0.439    31.265    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[12]
    SLICE_X66Y60         LUT6 (Prop_lut6_I5_O)        0.303    31.568 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[13]_i_8__12/O
                         net (fo=1, routed)           0.436    32.004    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[13]_1
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.128 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[13]_i_4__23/O
                         net (fo=1, routed)           0.496    32.624    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[13]_i_4__23_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I3_O)        0.124    32.748 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[13]_i_1__168/O
                         net (fo=1, routed)           0.000    32.748    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[13]
    SLICE_X66Y59         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.507    32.061    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X66Y59         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/C
                         clock pessimism              0.631    32.692    
                         clock uncertainty           -0.062    32.630    
    SLICE_X66Y59         FDCE (Setup_fdce_C_D)        0.077    32.707    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         32.707    
                         arrival time                         -32.748    
  -------------------------------------------------------------------
                         slack                                 -0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.586%)  route 0.182ns (56.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.630     4.064    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.182     4.388    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/i0_predict_p_d[btag][3]
    SLICE_X45Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.837     5.171    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X45Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.905     4.266    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.071     4.337    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.188ns (35.827%)  route 0.337ns (64.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.565     3.999    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X59Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     4.140 r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[44]/Q
                         net (fo=1, routed)           0.337     4.477    swervolf/swerv_eh1/swerv/exu/i0_pp_e3[prett][27]
    SLICE_X56Y42         LUT2 (Prop_lut2_I0_O)        0.047     4.524 r  swervolf/swerv_eh1/swerv/exu/dout[44]_i_1/O
                         net (fo=1, routed)           0.000     4.524    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/i0_pp_e4_in[prett][27]
    SLICE_X56Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.902     5.236    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X56Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[44]/C
                         clock pessimism             -0.905     4.331    
    SLICE_X56Y42         FDCE (Hold_fdce_C_D)         0.131     4.462    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.270ns (51.031%)  route 0.259ns (48.969%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.569     4.003    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     4.144 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[0]/Q
                         net (fo=4, routed)           0.259     4.403    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/DI[0]
    SLICE_X30Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.532 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[1]
                         net (fo=5, routed)           0.000     4.532    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.911     5.245    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -0.905     4.340    
    SLICE_X30Y47         FDCE (Hold_fdce_C_D)         0.130     4.470    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.470    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.696%)  route 0.271ns (59.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    4.038ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.604     4.038    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X82Y95         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDCE (Prop_fdce_C_Q)         0.141     4.179 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg[63]/Q
                         net (fo=8, routed)           0.271     4.450    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout_reg_n_0_[63]
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.045     4.495 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dffs/dout[31]_i_2__52/O
                         net (fo=1, routed)           0.000     4.495    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/buf_data_in[2]_143[31]
    SLICE_X84Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.873     5.208    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X84Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism             -0.900     4.308    
    SLICE_X84Y104        FDCE (Hold_fdce_C_D)         0.121     4.429    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.255%)  route 0.329ns (66.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.567     4.001    swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/clk_core_BUFG
    SLICE_X38Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     4.165 r  swervolf/swerv_eh1/swerv/dec/decode/i0cg0ff/dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.329     4.494    swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/D[0]
    SLICE_X34Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.910     5.244    swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/clk_core_BUFG
    SLICE_X34Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]/C
                         clock pessimism             -0.905     4.339    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.088     4.427    swervolf/swerv_eh1/swerv/dec/decode/i0cg1ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X36Y132        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.253     4.388    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -1.155     4.009    
    SLICE_X34Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.319    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X36Y132        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.253     4.388    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -1.155     4.009    
    SLICE_X34Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.319    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X36Y132        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.253     4.388    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -1.155     4.009    
    SLICE_X34Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.319    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X36Y132        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.253     4.388    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -1.155     4.009    
    SLICE_X34Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.319    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X36Y132        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=18, routed)          0.253     4.388    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.830     5.164    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -1.155     4.009    
    SLICE_X34Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.319    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y23    swervolf/bootrom/ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y23    swervolf/bootrom/ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y0     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y0     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y113   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.638ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.710%)  route 0.786ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 103.134 - 100.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.705     3.501    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.786     4.743    tap/dmi[14]
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.134    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.341   103.475    
                         clock uncertainty           -0.035   103.440    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)       -0.058   103.382    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 98.638    

Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.918%)  route 0.779ns (63.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDSE (Prop_fdse_C_Q)         0.456     3.953 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.779     4.732    tap/dmi[5]
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.365   103.497    
                         clock uncertainty           -0.035   103.462    
    SLICE_X5Y132         FDSE (Setup_fdse_C_D)       -0.081   103.381    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.381    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.666ns  (required time - arrival time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.456ns (36.858%)  route 0.781ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDSE (Prop_fdse_C_Q)         0.456     3.953 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.781     4.734    tap/dmi[6]
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism              0.365   103.497    
                         clock uncertainty           -0.035   103.462    
    SLICE_X5Y132         FDSE (Setup_fdse_C_D)       -0.061   103.401    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                        103.401    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 98.666    

Slack (MET) :             98.785ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.497%)  route 0.643ns (58.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.705     3.501    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.643     4.600    tap/dmi[16]
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585   103.135    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.366   103.501    
                         clock uncertainty           -0.035   103.466    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)       -0.081   103.385    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.385    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 98.785    

Slack (MET) :             98.785ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.614%)  route 0.640ns (58.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 103.134 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X5Y133         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     3.954 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.640     4.594    tap/dmi[27]
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.134    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.341   103.475    
                         clock uncertainty           -0.035   103.440    
    SLICE_X4Y134         FDRE (Setup_fdre_C_D)       -0.061   103.379    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        103.379    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                 98.785    

Slack (MET) :             98.793ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     3.953 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.626     4.580    tap/dmi[1]
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.343   103.475    
                         clock uncertainty           -0.035   103.440    
    SLICE_X5Y132         FDSE (Setup_fdse_C_D)       -0.067   103.373    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.373    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 98.793    

Slack (MET) :             98.797ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.038%)  route 0.629ns (57.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.705     3.501    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.629     4.586    tap/dmi[17]
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585   103.135    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.344   103.479    
                         clock uncertainty           -0.035   103.444    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)       -0.061   103.383    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.383    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 98.797    

Slack (MET) :             98.798ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.092%)  route 0.627ns (57.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 103.133 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     3.954 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.627     4.582    tap/dmi[30]
    SLICE_X5Y133         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.133    tap/dmi_tck
    SLICE_X5Y133         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.343   103.476    
                         clock uncertainty           -0.035   103.441    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)       -0.061   103.380    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.380    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                 98.798    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.705     3.501    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.456     3.957 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.645     4.602    tap/dmi[20]
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585   103.135    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.366   103.501    
                         clock uncertainty           -0.035   103.466    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)       -0.061   103.405    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.405    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 98.803    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 103.133 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     3.954 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.645     4.599    tap/dmi[8]
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.133    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.365   103.498    
                         clock uncertainty           -0.035   103.463    
    SLICE_X4Y133         FDRE (Setup_fdre_C_D)       -0.061   103.402    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.402    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                 98.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.113     1.533    tap/dmi[10]
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.365     1.292    
    SLICE_X4Y134         FDRE (Hold_fdre_C_D)         0.072     1.364    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.116     1.536    tap/dmi[9]
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism             -0.364     1.292    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.072     1.364    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.278    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.116     1.535    tap/dmi[7]
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.655    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.364     1.291    
    SLICE_X5Y132         FDSE (Hold_fdse_C_D)         0.072     1.363    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.277    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.062     1.467    tap/dmi[2]
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.655    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.378     1.277    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)        -0.008     1.269    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.277    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.126     1.531    tap/dmi[3]
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.655    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.378     1.277    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)         0.022     1.299    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.564%)  route 0.175ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.175     1.595    tap/dmi[24]
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.655    tap/dmi_tck
    SLICE_X4Y132         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.364     1.291    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)         0.072     1.363    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.176     1.596    tap/dmi[13]
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.378     1.279    
    SLICE_X5Y134         FDRE (Hold_fdre_C_D)         0.070     1.349    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.198     1.618    tap/dmi[12]
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.378     1.279    
    SLICE_X5Y134         FDRE (Hold_fdre_C_D)         0.066     1.345    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.244%)  route 0.201ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.201     1.621    tap/dmi[26]
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.378     1.279    
    SLICE_X4Y134         FDRE (Hold_fdre_C_D)         0.066     1.345    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.244%)  route 0.201ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141     1.420 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.201     1.621    tap/dmi[19]
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.658    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.379     1.279    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.066     1.345    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y132   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y134   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y134   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y134   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y134   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y135   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y135   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y135   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y135   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y132   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y132   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y132   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y132   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y134   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.566ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.741ns (35.066%)  route 1.372ns (64.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.711     3.641    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.419     4.060 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.800     4.860    tap/dtmcs[4]
    SLICE_X80Y81         LUT3 (Prop_lut3_I2_O)        0.322     5.182 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.572     5.754    tap/dtmcs[3]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.389   103.641    
                         clock uncertainty           -0.035   103.606    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)       -0.285   103.321    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.321    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 97.566    

Slack (MET) :             98.161ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.671ns (34.911%)  route 1.251ns (65.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.704     3.634    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.518     4.152 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.251     5.403    tap/dtmcs[7]
    SLICE_X74Y81         LUT3 (Prop_lut3_I2_O)        0.153     5.556 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.556    tap/dtmcs[6]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.246    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X74Y81         FDRE (Setup_fdre_C_D)        0.118   103.717    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.717    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                 98.161    

Slack (MET) :             98.166ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.671ns (35.017%)  route 1.245ns (64.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 103.255 - 100.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.644    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.518     4.162 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           1.245     5.407    tap/dtmcs[33]
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.153     5.560 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     5.560    tap/dtmcs[32]_i_1_n_0
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.593   103.255    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.389   103.644    
                         clock uncertainty           -0.035   103.609    
    SLICE_X80Y83         FDRE (Setup_fdre_C_D)        0.118   103.727    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.727    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 98.166    

Slack (MET) :             98.276ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.715ns (41.582%)  route 1.005ns (58.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 103.254 - 100.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.644    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     4.063 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.005     5.068    tap/dtmcs[26]
    SLICE_X79Y85         LUT3 (Prop_lut3_I2_O)        0.296     5.364 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.364    tap/dtmcs[25]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.254    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.390   103.644    
                         clock uncertainty           -0.035   103.609    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.031   103.640    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.640    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 98.276    

Slack (MET) :             98.293ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.776ns (44.327%)  route 0.975ns (55.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.704     3.634    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.478     4.112 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.975     5.087    tap/dtmcs[8]
    SLICE_X74Y81         LUT3 (Prop_lut3_I2_O)        0.298     5.385 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.385    tap/dtmcs[7]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.246    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X74Y81         FDRE (Setup_fdre_C_D)        0.079   103.678    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.678    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 98.293    

Slack (MET) :             98.299ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.608ns (34.922%)  route 1.133ns (65.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 103.254 - 100.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.644    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.456     4.100 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.133     5.233    tap/dtmcs[25]
    SLICE_X79Y85         LUT3 (Prop_lut3_I2_O)        0.152     5.385 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.385    tap/dtmcs[24]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.254    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.390   103.644    
                         clock uncertainty           -0.035   103.609    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.075   103.684    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.684    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 98.299    

Slack (MET) :             98.299ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.668ns (39.152%)  route 1.038ns (60.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.704     3.634    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.518     4.152 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           1.038     5.190    tap/dtmcs[5]
    SLICE_X81Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.340 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.340    tap/dtmcs[4]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.348   103.600    
                         clock uncertainty           -0.035   103.565    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)        0.075   103.640    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.640    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 98.299    

Slack (MET) :             98.325ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.456ns (30.057%)  route 1.061ns (69.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 103.251 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.638    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.456     4.094 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.061     5.155    tap/dtmcs[15]
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.589   103.251    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism              0.365   103.616    
                         clock uncertainty           -0.035   103.581    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)       -0.101   103.480    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                        103.480    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                 98.325    

Slack (MET) :             98.341ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.667ns (40.266%)  route 0.989ns (59.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 103.254 - 100.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.714     3.644    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.518     4.162 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.989     5.152    tap/dtmcs[31]
    SLICE_X79Y85         LUT3 (Prop_lut3_I2_O)        0.149     5.301 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     5.301    tap/dtmcs[30]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.254    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.348   103.602    
                         clock uncertainty           -0.035   103.567    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.075   103.642    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.642    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 98.341    

Slack (MET) :             98.343ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.478ns (35.480%)  route 0.869ns (64.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 103.244 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.704     3.634    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.478     4.112 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.869     4.981    tap/dtmcs[8]
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.244    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[8]/C
                         clock pessimism              0.348   103.592    
                         clock uncertainty           -0.035   103.557    
    SLICE_X73Y81         FDRE (Setup_fdre_C_D)       -0.232   103.325    tap/dtmcs_r_reg[8]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                 98.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.329    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           0.121     1.592    tap/dtmcs[29]
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[29]/C
                         clock pessimism             -0.375     1.344    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.071     1.415    tap/dtmcs_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.263%)  route 0.127ns (43.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.595     1.330    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.494 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.127     1.622    tap/dtmcs[33]
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.863     1.717    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.078     1.442    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.595     1.330    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.164     1.494 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.128     1.622    tap/dtmcs[31]
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.863     1.717    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.071     1.435    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.122%)  route 0.128ns (43.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.323    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.164     1.487 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.128     1.616    tap/dtmcs[7]
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.710    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.353     1.357    
    SLICE_X73Y81         FDRE (Hold_fdre_C_D)         0.070     1.427    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.697%)  route 0.139ns (42.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.599     1.334    tap/dtmcs_tck
    SLICE_X85Y83         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.139     1.615    tap/dtmcs[1]
    SLICE_X83Y83         LUT3 (Prop_lut3_I0_O)        0.049     1.664 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.664    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.869     1.723    tap/dtmcs_tck
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism             -0.375     1.348    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.107     1.455    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.599     1.334    tap/dtmcs_tck
    SLICE_X85Y83         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.115     1.590    tap/dtmcs[35]
    SLICE_X85Y83         FDRE                                         r  tap/dtmcs_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.869     1.723    tap/dtmcs_tck
    SLICE_X85Y83         FDRE                                         r  tap/dtmcs_reg[34]/C
                         clock pessimism             -0.389     1.334    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.047     1.381    tap/dtmcs_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.758%)  route 0.181ns (56.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.593     1.328    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.181     1.651    tap/dtmcs[2]
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.716    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism             -0.353     1.363    
    SLICE_X79Y82         FDRE (Hold_fdre_C_D)         0.078     1.441    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.326    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.128     1.454 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.130     1.584    tap/dtmcs[16]
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.716    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.375     1.341    
    SLICE_X79Y82         FDRE (Hold_fdre_C_D)         0.022     1.363    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.329    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.130     1.587    tap/dtmcs[28]
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.375     1.344    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.022     1.366    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.326    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.128     1.454 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.129     1.584    tap/dtmcs[18]
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.716    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.375     1.341    
    SLICE_X79Y82         FDRE (Hold_fdre_C_D)         0.018     1.359    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y83   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y82   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y82   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y82   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y81   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y80   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y82   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y82   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y81   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y83   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y83   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y83   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y83   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y82   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 100.899 - 100.000 ) 
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.049     1.049    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.505 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.029    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.153 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.153    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899   100.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.150   101.049    
                         clock uncertainty           -0.035   101.014    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.043    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.412     0.412    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.553 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.740    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.785 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.064     0.412    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.642ns (32.987%)  route 1.304ns (67.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    12.783ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.606    12.783    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X34Y124        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518    13.301 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           1.304    14.605    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[20]
    SLICE_X43Y124        LUT4 (Prop_lut4_I1_O)        0.124    14.729 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    14.729    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[20]
    SLICE_X43Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.485    18.704    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X43Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.412    19.116    
                         clock uncertainty           -0.172    18.943    
    SLICE_X43Y124        FDCE (Setup_fdce_C_D)        0.032    18.975    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.715ns (37.012%)  route 1.217ns (62.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    12.788ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.611    12.788    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X39Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.419    13.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           1.217    14.424    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][10]
    SLICE_X39Y120        LUT4 (Prop_lut4_I0_O)        0.296    14.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000    14.720    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[10]
    SLICE_X39Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X39Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.172    18.952    
    SLICE_X39Y120        FDCE (Setup_fdce_C_D)        0.031    18.983    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.642ns (33.769%)  route 1.259ns (66.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 18.700 - 10.000 ) 
    Source Clock Delay      (SCD):    12.780ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.603    12.780    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y120        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDRE (Prop_fdre_C_Q)         0.518    13.298 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           1.259    14.557    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X60Y123        LUT4 (Prop_lut4_I0_O)        0.124    14.681 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.681    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.481    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.412    19.112    
                         clock uncertainty           -0.172    18.939    
    SLICE_X60Y123        FDCE (Setup_fdce_C_D)        0.081    19.020    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.773ns (42.916%)  route 1.028ns (57.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    12.788ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.611    12.788    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X38Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.478    13.266 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/Q
                         net (fo=1, routed)           1.028    14.294    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[9]
    SLICE_X37Y122        LUT4 (Prop_lut4_I1_O)        0.295    14.589 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[41]_i_1/O
                         net (fo=1, routed)           0.000    14.589    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[9]
    SLICE_X37Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X37Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.172    18.950    
    SLICE_X37Y122        FDCE (Setup_fdce_C_D)        0.031    18.981    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.533%)  route 1.115ns (63.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    12.788ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.611    12.788    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X38Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.518    13.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           1.115    14.421    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[5]
    SLICE_X39Y120        LUT4 (Prop_lut4_I1_O)        0.124    14.545 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000    14.545    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[5]
    SLICE_X39Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X39Y120        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.172    18.952    
    SLICE_X39Y120        FDCE (Setup_fdce_C_D)        0.029    18.981    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.776ns (44.475%)  route 0.969ns (55.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.801ns = ( 18.801 - 10.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.705    12.882    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.478    13.360 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           0.969    14.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][70]
    SLICE_X77Y110        LUT4 (Prop_lut4_I0_O)        0.298    14.627 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000    14.627    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[69]
    SLICE_X77Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.582    18.801    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.412    19.213    
                         clock uncertainty           -0.172    19.040    
    SLICE_X77Y110        FDCE (Setup_fdce_C_D)        0.032    19.072    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.716ns (40.422%)  route 1.055ns (59.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    12.782ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.605    12.782    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X40Y125        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_fdre_C_Q)         0.419    13.201 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           1.055    14.256    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[33]
    SLICE_X42Y125        LUT4 (Prop_lut4_I1_O)        0.297    14.553 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000    14.553    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[33]
    SLICE_X42Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.485    18.704    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X42Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.412    19.116    
                         clock uncertainty           -0.172    18.943    
    SLICE_X42Y125        FDCE (Setup_fdce_C_D)        0.079    19.022    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.776ns (44.343%)  route 0.974ns (55.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.801ns = ( 18.801 - 10.000 ) 
    Source Clock Delay      (SCD):    12.878ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.701    12.878    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.478    13.356 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           0.974    14.330    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X76Y110        LUT4 (Prop_lut4_I3_O)        0.298    14.628 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[60]_i_1/O
                         net (fo=1, routed)           0.000    14.628    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[59]
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.582    18.801    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.412    19.213    
                         clock uncertainty           -0.172    19.040    
    SLICE_X76Y110        FDCE (Setup_fdce_C_D)        0.079    19.119    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.296%)  route 1.111ns (65.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    12.787ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y117        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.456    13.243 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           1.111    14.354    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X69Y116        LUT4 (Prop_lut4_I0_O)        0.124    14.478 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000    14.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X69Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.172    18.950    
    SLICE_X69Y116        FDCE (Setup_fdce_C_D)        0.029    18.979    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.718ns (42.621%)  route 0.967ns (57.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    12.787ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.610    12.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y117        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.419    13.206 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           0.967    14.173    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X67Y117        LUT4 (Prop_lut4_I0_O)        0.299    14.472 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000    14.472    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X67Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.172    18.949    
    SLICE_X67Y117        FDCE (Setup_fdce_C_D)        0.032    18.981    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                  4.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.556     3.990    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141     4.131 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           0.053     4.184    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][57]
    SLICE_X69Y119        LUT4 (Prop_lut4_I3_O)        0.045     4.229 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     4.229    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X69Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.826     3.692    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.578     3.113    
                         clock uncertainty            0.172     3.286    
    SLICE_X69Y119        FDCE (Hold_fdce_C_D)         0.092     3.378    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.594     4.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y110        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     4.169 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           0.087     4.256    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X78Y110        LUT4 (Prop_lut4_I3_O)        0.045     4.301 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     4.301    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[15]
    SLICE_X78Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.578     3.153    
                         clock uncertainty            0.172     3.326    
    SLICE_X78Y110        FDCE (Hold_fdce_C_D)         0.120     3.446    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.590     4.024    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.141     4.165 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           0.058     4.223    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X72Y109        LUT4 (Prop_lut4_I0_O)        0.045     4.268 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     4.268    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X72Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.861     3.728    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.578     3.149    
                         clock uncertainty            0.172     3.322    
    SLICE_X72Y109        FDCE (Hold_fdce_C_D)         0.091     3.413    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.593     4.027    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y112        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     4.168 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           0.087     4.255    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X78Y112        LUT4 (Prop_lut4_I0_O)        0.045     4.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X78Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.863     3.730    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.578     3.151    
                         clock uncertainty            0.172     3.324    
    SLICE_X78Y112        FDCE (Hold_fdce_C_D)         0.120     3.444    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.589     4.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     4.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           0.097     4.261    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X74Y113        LUT4 (Prop_lut4_I0_O)        0.045     4.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     4.306    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X74Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.727    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.578     3.148    
                         clock uncertainty            0.172     3.321    
    SLICE_X74Y113        FDCE (Hold_fdce_C_D)         0.121     3.442    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.589     4.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y115        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     4.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][55]/Q
                         net (fo=1, routed)           0.098     4.262    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][55]
    SLICE_X74Y115        LUT4 (Prop_lut4_I3_O)        0.045     4.307 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000     4.307    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[54]
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.578     3.147    
                         clock uncertainty            0.172     3.320    
    SLICE_X74Y115        FDCE (Hold_fdce_C_D)         0.121     3.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.589     4.023    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y115        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     4.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           0.099     4.263    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X74Y115        LUT4 (Prop_lut4_I3_O)        0.045     4.308 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000     4.308    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.578     3.147    
                         clock uncertainty            0.172     3.320    
    SLICE_X74Y115        FDCE (Hold_fdce_C_D)         0.121     3.441    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.556     3.990    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     4.131 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/Q
                         net (fo=1, routed)           0.102     4.233    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][2]
    SLICE_X66Y119        LUT4 (Prop_lut4_I3_O)        0.045     4.278 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[1]
    SLICE_X66Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.826     3.692    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.578     3.113    
                         clock uncertainty            0.172     3.286    
    SLICE_X66Y119        FDCE (Hold_fdce_C_D)         0.120     3.406    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.558     3.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y117        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     4.133 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           0.102     4.235    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X70Y117        LUT4 (Prop_lut4_I0_O)        0.045     4.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X70Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.827     3.694    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.578     3.115    
                         clock uncertainty            0.172     3.288    
    SLICE_X70Y117        FDCE (Hold_fdce_C_D)         0.120     3.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.592     4.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109        FDRE (Prop_fdre_C_Q)         0.141     4.167 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           0.110     4.277    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X76Y110        LUT4 (Prop_lut4_I0_O)        0.045     4.322 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     4.322    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[35]
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.864     3.730    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.151    
                         clock uncertainty            0.172     3.324    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.121     3.445    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.250ns  (logic 0.580ns (6.270%)  route 8.670ns (93.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.153ns = ( 32.153 - 20.000 ) 
    Source Clock Delay      (SCD):    9.353ns = ( 19.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.721    19.353    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.456    19.809 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           8.670    28.479    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][66]
    SLICE_X80Y91         LUT4 (Prop_lut4_I0_O)        0.124    28.603 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    28.603    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[63]
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.599    32.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.412    32.565    
                         clock uncertainty           -0.173    32.392    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)        0.079    32.471    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -28.603    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.954ns  (logic 0.580ns (6.477%)  route 8.374ns (93.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.161ns = ( 32.161 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/Q
                         net (fo=1, routed)           8.374    28.190    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][19]
    SLICE_X84Y94         LUT4 (Prop_lut4_I3_O)        0.124    28.314 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    28.314    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[16]
    SLICE_X84Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.607    32.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.412    32.573    
                         clock uncertainty           -0.173    32.400    
    SLICE_X84Y94         FDCE (Setup_fdce_C_D)        0.077    32.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         32.477    
                         arrival time                         -28.314    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.471ns  (logic 0.718ns (8.476%)  route 7.753ns (91.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.163ns = ( 32.163 - 20.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 19.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.729    19.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.419    19.780 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           7.753    27.533    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X87Y93         LUT4 (Prop_lut4_I3_O)        0.299    27.832 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    27.832    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[2]
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.609    32.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.412    32.575    
                         clock uncertainty           -0.173    32.402    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.032    32.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         32.434    
                         arrival time                         -27.832    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.456ns  (logic 0.580ns (6.859%)  route 7.876ns (93.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.159ns = ( 32.159 - 20.000 ) 
    Source Clock Delay      (SCD):    9.358ns = ( 19.358 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.726    19.358    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.456    19.814 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           7.876    27.689    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X84Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.813 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    27.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.605    32.159    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.412    32.571    
                         clock uncertainty           -0.173    32.398    
    SLICE_X84Y89         FDCE (Setup_fdce_C_D)        0.081    32.479    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         32.479    
                         arrival time                         -27.813    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.962ns  (logic 0.715ns (8.980%)  route 7.247ns (91.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.163ns = ( 32.163 - 20.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 19.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.729    19.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.419    19.780 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           7.247    27.027    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.296    27.323 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    27.323    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[45]
    SLICE_X87Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.609    32.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.412    32.575    
                         clock uncertainty           -0.173    32.402    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)        0.031    32.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -27.323    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.780ns  (logic 0.580ns (7.455%)  route 7.200ns (92.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.161ns = ( 32.161 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           7.200    27.016    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X84Y93         LUT4 (Prop_lut4_I0_O)        0.124    27.140 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    27.140    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[8]
    SLICE_X84Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.607    32.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.412    32.573    
                         clock uncertainty           -0.173    32.400    
    SLICE_X84Y93         FDCE (Setup_fdce_C_D)        0.077    32.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         32.477    
                         arrival time                         -27.140    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.658ns  (logic 0.580ns (7.574%)  route 7.078ns (92.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.159ns = ( 32.159 - 20.000 ) 
    Source Clock Delay      (SCD):    9.359ns = ( 19.359 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.727    19.359    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.456    19.815 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           7.078    26.892    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X84Y89         LUT4 (Prop_lut4_I0_O)        0.124    27.016 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    27.016    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[7]
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.605    32.159    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.412    32.571    
                         clock uncertainty           -0.173    32.398    
    SLICE_X84Y89         FDCE (Setup_fdce_C_D)        0.077    32.475    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         32.475    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.600ns  (logic 0.580ns (7.632%)  route 7.020ns (92.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.163ns = ( 32.163 - 20.000 ) 
    Source Clock Delay      (SCD):    9.362ns = ( 19.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.730    19.362    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.456    19.818 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           7.020    26.837    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][55]
    SLICE_X86Y96         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    26.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[52]
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.609    32.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.412    32.575    
                         clock uncertainty           -0.173    32.402    
    SLICE_X86Y96         FDCE (Setup_fdce_C_D)        0.031    32.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -26.961    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.499ns  (logic 0.715ns (9.534%)  route 6.784ns (90.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.028ns = ( 32.028 - 20.000 ) 
    Source Clock Delay      (SCD):    9.224ns = ( 19.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.593    19.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X52Y126        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.419    19.643 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           6.784    26.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X52Y125        LUT4 (Prop_lut4_I0_O)        0.296    26.723 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[71]_i_1__0/O
                         net (fo=1, routed)           0.000    26.723    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[68]
    SLICE_X52Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.474    32.028    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.412    32.439    
                         clock uncertainty           -0.173    32.266    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)        0.031    32.297    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         32.297    
                         arrival time                         -26.723    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.491ns  (logic 0.580ns (7.742%)  route 6.911ns (92.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.158ns = ( 32.158 - 20.000 ) 
    Source Clock Delay      (SCD):    9.359ns = ( 19.359 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.727    19.359    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    19.815 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           6.911    26.726    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X85Y88         LUT4 (Prop_lut4_I0_O)        0.124    26.850 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    26.850    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[31]
    SLICE_X85Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.604    32.158    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.412    32.570    
                         clock uncertainty           -0.173    32.397    
    SLICE_X85Y88         FDCE (Setup_fdce_C_D)        0.031    32.428    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -26.850    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.467ns (11.070%)  route 3.752ns (88.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.905ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.367     9.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           3.752    12.945    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X88Y90         LUT4 (Prop_lut4_I0_O)        0.100    13.045 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    13.045    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[14]
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.412    12.494    
                         clock uncertainty            0.173    12.666    
    SLICE_X88Y90         FDCE (Hold_fdce_C_D)         0.330    12.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                        -12.996    
                         arrival time                          13.045    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.577ns (13.654%)  route 3.649ns (86.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.905ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.337     9.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           3.649    12.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][57]
    SLICE_X84Y93         LUT4 (Prop_lut4_I3_O)        0.240    13.053 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[57]_i_1__0/O
                         net (fo=1, routed)           0.000    13.053    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[54]
    SLICE_X84Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.412    12.494    
                         clock uncertainty            0.173    12.666    
    SLICE_X84Y93         FDCE (Hold_fdce_C_D)         0.331    12.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                        -12.997    
                         arrival time                          13.053    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.467ns (11.030%)  route 3.767ns (88.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.905ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.367     9.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           3.767    12.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][50]
    SLICE_X88Y90         LUT4 (Prop_lut4_I0_O)        0.100    13.061 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    13.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[47]
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.412    12.494    
                         clock uncertainty            0.173    12.666    
    SLICE_X88Y90         FDCE (Hold_fdce_C_D)         0.331    12.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                        -12.997    
                         arrival time                          13.061    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.467ns (11.020%)  route 3.771ns (88.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.789ns
    Source Clock Delay      (SCD):    8.710ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.491     8.710    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y135        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.367     9.077 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           3.771    12.848    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][1]
    SLICE_X60Y137        LUT4 (Prop_lut4_I0_O)        0.100    12.948 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.948    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[1]
    SLICE_X60Y137        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.612    12.789    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y137        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.412    12.377    
                         clock uncertainty            0.173    12.550    
    SLICE_X60Y137        FDCE (Hold_fdce_C_D)         0.331    12.881    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.881    
                         arrival time                          12.948    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.467ns (11.168%)  route 3.715ns (88.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.904ns
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.606     8.826    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.367     9.193 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           3.715    12.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.100    13.007 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.007    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[4]
    SLICE_X85Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.727    12.904    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.412    12.493    
                         clock uncertainty            0.173    12.665    
    SLICE_X85Y91         FDCE (Hold_fdce_C_D)         0.270    12.935    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.935    
                         arrival time                          13.007    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.467ns (11.142%)  route 3.724ns (88.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.903ns
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.598     8.818    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.367     9.185 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           3.724    12.909    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][40]
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.100    13.009 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000    13.009    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[37]
    SLICE_X82Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.412    12.492    
                         clock uncertainty            0.173    12.664    
    SLICE_X82Y89         FDCE (Hold_fdce_C_D)         0.269    12.933    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                        -12.933    
                         arrival time                          13.009    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.467ns (11.156%)  route 3.719ns (88.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.907ns
    Source Clock Delay      (SCD):    8.829ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.609     8.829    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.367     9.196 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           3.719    12.915    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X87Y93         LUT4 (Prop_lut4_I3_O)        0.100    13.015 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    13.015    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[18]
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.730    12.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.412    12.496    
                         clock uncertainty            0.173    12.668    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.269    12.937    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.937    
                         arrival time                          13.015    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.467ns (11.147%)  route 3.722ns (88.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.896ns
    Source Clock Delay      (SCD):    8.828ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.608     8.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.367     9.195 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/Q
                         net (fo=1, routed)           3.722    12.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][61]
    SLICE_X86Y101        LUT4 (Prop_lut4_I0_O)        0.100    13.017 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    13.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[58]
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.719    12.896    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.412    12.484    
                         clock uncertainty            0.173    12.657    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.270    12.927    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                        -12.927    
                         arrival time                          13.017    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.467ns (11.121%)  route 3.732ns (88.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.907ns
    Source Clock Delay      (SCD):    8.829ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.609     8.829    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X86Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.367     9.196 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           3.732    12.928    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.100    13.028 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.028    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[10]
    SLICE_X87Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.730    12.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.412    12.496    
                         clock uncertainty            0.173    12.668    
    SLICE_X87Y94         FDCE (Hold_fdce_C_D)         0.269    12.937    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.937    
                         arrival time                          13.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.467ns (11.071%)  route 3.751ns (88.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.906ns
    Source Clock Delay      (SCD):    8.825ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.605     8.825    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.367     9.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           3.751    12.943    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X86Y91         LUT4 (Prop_lut4_I0_O)        0.100    13.043 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.043    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[6]
    SLICE_X86Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.729    12.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.412    12.495    
                         clock uncertainty            0.173    12.667    
    SLICE_X86Y91         FDCE (Hold_fdce_C_D)         0.270    12.937    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.937    
                         arrival time                          13.043    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.126ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 0.456ns (3.005%)  route 14.717ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        8.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.156ns = ( 32.156 - 20.000 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     4.106 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          14.717    18.823    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X85Y85         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.602    32.156    tap/clk_core_BUFG
    SLICE_X85Y85         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.156    
                         clock uncertainty           -0.140    32.016    
    SLICE_X85Y85         FDCE (Setup_fdce_C_D)       -0.067    31.949    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.949    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.942ns  (logic 0.419ns (2.804%)  route 14.523ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        8.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.151ns = ( 32.151 - 20.000 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.419     4.069 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          14.523    18.592    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X82Y81         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.597    32.151    tap/clk_core_BUFG
    SLICE_X82Y81         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.151    
                         clock uncertainty           -0.140    32.011    
    SLICE_X82Y81         FDCE (Setup_fdce_C_D)       -0.253    31.758    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.758    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 13.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.128ns (1.870%)  route 6.718ns (98.130%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.599     1.334    tap/dtmcs_tck
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.128     1.462 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           6.718     8.180    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X82Y81         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.867     5.201    tap/clk_core_BUFG
    SLICE_X82Y81         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     5.201    
                         clock uncertainty            0.140     5.341    
    SLICE_X82Y81         FDCE (Hold_fdce_C_D)         0.013     5.354    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.354    
                         arrival time                           8.180    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.141ns (2.038%)  route 6.777ns (97.962%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.599     1.334    tap/dtmcs_tck
    SLICE_X83Y83         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.777     8.252    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X85Y85         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.871     5.205    tap/clk_core_BUFG
    SLICE_X85Y85         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.205    
                         clock uncertainty            0.140     5.345    
    SLICE_X85Y85         FDCE (Hold_fdce_C_D)         0.070     5.415    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           8.252    
  -------------------------------------------------------------------
                         slack                                  2.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.895ns  (logic 0.670ns (35.354%)  route 1.225ns (64.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    12.888ns = ( 92.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.711    92.888    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDCE (Prop_fdce_C_Q)         0.518    93.406 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=2, routed)           0.653    94.059    tap/dmi_reg_rdata[1]
    SLICE_X80Y81         LUT3 (Prop_lut3_I0_O)        0.152    94.211 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.572    94.783    tap/dtmcs[3]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.252    
                         clock uncertainty           -0.140   103.112    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)       -0.285   102.827    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        102.827    
                         arrival time                         -94.783    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.941ns  (logic 0.670ns (34.517%)  route 1.271ns (65.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    12.880ns = ( 92.880 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.703    92.880    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.518    93.398 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=2, routed)           1.271    94.669    tap/dmi_reg_rdata[7]
    SLICE_X79Y81         LUT3 (Prop_lut3_I0_O)        0.152    94.821 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    94.821    tap/dtmcs[9]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.587   103.249    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.249    
                         clock uncertainty           -0.140   103.109    
    SLICE_X79Y81         FDRE (Setup_fdre_C_D)        0.075   103.184    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.184    
                         arrival time                         -94.821    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.589ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.670ns  (logic 0.580ns (34.738%)  route 1.090ns (65.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 103.254 - 100.000 ) 
    Source Clock Delay      (SCD):    12.887ns = ( 92.887 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.710    92.887    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDCE (Prop_fdce_C_Q)         0.456    93.343 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.090    94.433    tap/dmi_reg_rdata[27]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.124    94.557 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    94.557    tap/dtmcs[29]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.254    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.254    
                         clock uncertainty           -0.140   103.114    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.032   103.146    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.146    
                         arrival time                         -94.557    
  -------------------------------------------------------------------
                         slack                                  8.589    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.672ns  (logic 0.671ns (40.137%)  route 1.001ns (59.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    12.883ns = ( 92.883 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.706    92.883    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDCE (Prop_fdce_C_Q)         0.518    93.401 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.001    94.402    tap/dmi_reg_rdata[14]
    SLICE_X79Y81         LUT3 (Prop_lut3_I0_O)        0.153    94.555 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    94.555    tap/dtmcs[16]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.587   103.249    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.249    
                         clock uncertainty           -0.140   103.109    
    SLICE_X79Y81         FDRE (Setup_fdre_C_D)        0.075   103.184    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.184    
                         arrival time                         -94.555    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.618ns  (logic 0.642ns (39.672%)  route 0.976ns (60.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    12.883ns = ( 92.883 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.706    92.883    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDCE (Prop_fdce_C_Q)         0.518    93.401 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.976    94.378    tap/dmi_reg_rdata[15]
    SLICE_X79Y81         LUT3 (Prop_lut3_I0_O)        0.124    94.502 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    94.502    tap/dtmcs[17]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.587   103.249    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.249    
                         clock uncertainty           -0.140   103.109    
    SLICE_X79Y81         FDRE (Setup_fdre_C_D)        0.032   103.141    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.141    
                         arrival time                         -94.502    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.038%)  route 1.029ns (63.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    12.890ns = ( 92.890 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.713    92.890    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDCE (Prop_fdce_C_Q)         0.456    93.346 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           1.029    94.376    tap/dmi_reg_rdata[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.124    94.500 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    94.500    tap/dtmcs[2]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.252    
                         clock uncertainty           -0.140   103.112    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)        0.031   103.143    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.143    
                         arrival time                         -94.500    
  -------------------------------------------------------------------
                         slack                                  8.644    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.569ns  (logic 0.668ns (42.577%)  route 0.901ns (57.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    12.887ns = ( 92.887 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.710    92.887    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518    93.405 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.901    94.306    tap/dmi_reg_rdata[10]
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.150    94.456 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    94.456    tap/dtmcs[12]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.252    
                         clock uncertainty           -0.140   103.112    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)        0.075   103.187    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                         -94.456    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.110%)  route 0.942ns (61.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 103.254 - 100.000 ) 
    Source Clock Delay      (SCD):    12.885ns = ( 92.885 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.708    92.885    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDCE (Prop_fdce_C_Q)         0.456    93.341 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.942    94.283    tap/dmi_reg_rdata[23]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.124    94.407 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    94.407    tap/dtmcs[25]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.254    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.254    
                         clock uncertainty           -0.140   103.114    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.031   103.145    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.145    
                         arrival time                         -94.407    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.556ns  (logic 0.608ns (39.071%)  route 0.948ns (60.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    12.887ns = ( 92.887 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.710    92.887    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDCE (Prop_fdce_C_Q)         0.456    93.343 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=2, routed)           0.948    94.291    tap/dmi_reg_rdata[2]
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.152    94.443 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    94.443    tap/dtmcs[4]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.252    tap/dtmcs_tck
    SLICE_X81Y81         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.252    
                         clock uncertainty           -0.140   103.112    
    SLICE_X81Y81         FDRE (Setup_fdre_C_D)        0.075   103.187    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                         -94.443    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.589ns  (logic 0.612ns (38.507%)  route 0.977ns (61.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    12.884ns = ( 92.884 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.707    92.884    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDCE (Prop_fdce_C_Q)         0.456    93.340 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.977    94.318    tap/dmi_reg_rdata[6]
    SLICE_X74Y81         LUT3 (Prop_lut3_I0_O)        0.156    94.474 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    94.474    tap/dtmcs[8]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571   101.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.246    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.246    
                         clock uncertainty           -0.140   103.106    
    SLICE_X74Y81         FDRE (Setup_fdre_C_D)        0.118   103.224    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.224    
                         arrival time                         -94.474    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.595     4.029    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     4.170 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.102     4.272    tap/dmi_reg_rdata[19]
    SLICE_X80Y83         LUT3 (Prop_lut3_I0_O)        0.045     4.317 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     4.317    tap/dtmcs[21]_i_1_n_0
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.121     1.980    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.358ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.594     4.028    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         FDCE (Prop_fdce_C_Q)         0.164     4.192 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.083     4.275    tap/dmi_reg_rdata[24]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.049     4.324 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     4.324    tap/dtmcs[26]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.107     1.966    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.594     4.028    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         FDCE (Prop_fdce_C_Q)         0.164     4.192 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.137     4.329    tap/dmi_reg_rdata[28]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.044     4.373 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     4.373    tap/dtmcs[30]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.107     1.966    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.421ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.188ns (49.322%)  route 0.193ns (50.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.596     4.030    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDCE (Prop_fdce_C_Q)         0.141     4.171 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.193     4.364    tap/dmi_reg_rdata[20]
    SLICE_X80Y83         LUT3 (Prop_lut3_I0_O)        0.047     4.411 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     4.411    tap/dtmcs[22]_i_1_n_0
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.131     1.990    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.442ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.926%)  route 0.158ns (43.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDCE (Prop_fdce_C_Q)         0.164     4.189 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.158     4.347    tap/dmi_reg_rdata[21]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.045     4.392 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     4.392    tap/dtmcs[23]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.091     1.950    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.505%)  route 0.214ns (53.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.586     4.020    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.141     4.161 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=2, routed)           0.214     4.375    tap/dmi_reg_rdata[3]
    SLICE_X74Y81         LUT3 (Prop_lut3_I0_O)        0.045     4.420 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.420    tap/dtmcs[5]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.140     1.853    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.121     1.974    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.207%)  route 0.207ns (49.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.596     4.030    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.164     4.194 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=2, routed)           0.207     4.401    tap/dmi_reg_rdata[17]
    SLICE_X80Y83         LUT3 (Prop_lut3_I0_O)        0.045     4.446 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.446    tap/dtmcs[19]_i_1_n_0
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X80Y83         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.120     1.979    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.206ns (49.262%)  route 0.212ns (50.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.594     4.028    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y84         FDCE (Prop_fdce_C_Q)         0.164     4.192 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.212     4.404    tap/dmi_reg_rdata[22]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.042     4.446 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     4.446    tap/dtmcs[24]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.107     1.966    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.481ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.257%)  route 0.199ns (48.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDCE (Prop_fdce_C_Q)         0.164     4.189 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.199     4.388    tap/dmi_reg_rdata[25]
    SLICE_X79Y85         LUT3 (Prop_lut3_I0_O)        0.045     4.433 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     4.433    tap/dtmcs[27]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.865     1.719    tap/dtmcs_tck
    SLICE_X79Y85         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.719    
                         clock uncertainty            0.140     1.859    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.092     1.951    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.492ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.054%)  route 0.235ns (52.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.588     4.022    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.164     4.186 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.235     4.421    tap/dmi_reg_rdata[5]
    SLICE_X74Y81         LUT3 (Prop_lut3_I0_O)        0.045     4.466 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     4.466    tap/dtmcs[7]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.140     1.853    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.121     1.974    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           4.466    
  -------------------------------------------------------------------
                         slack                                  2.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.198ns  (logic 0.670ns (3.896%)  route 16.528ns (96.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.154ns = ( 32.154 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.318    29.990    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X1Y59          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.600    32.154    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y59          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism              0.623    32.777    
                         clock uncertainty           -0.062    32.715    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.607    32.108    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         32.108    
                         arrival time                         -29.990    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.198ns  (logic 0.670ns (3.896%)  route 16.528ns (96.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.154ns = ( 32.154 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.318    29.990    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X1Y59          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.600    32.154    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y59          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.623    32.777    
                         clock uncertainty           -0.062    32.715    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.607    32.108    swervolf/swerv_eh1/swerv/dec/decode/i0wbresultff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         32.108    
                         arrival time                         -29.990    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 0.670ns (3.901%)  route 16.506ns (96.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.296    29.968    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X0Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X0Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.968    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 0.670ns (3.901%)  route 16.506ns (96.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.296    29.968    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X0Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X0Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.968    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[58]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 0.670ns (3.901%)  route 16.506ns (96.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.296    29.968    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X0Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X0Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.968    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[61]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 0.670ns (3.901%)  route 16.506ns (96.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.296    29.968    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X0Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X0Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.968    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.171ns  (logic 0.670ns (3.902%)  route 16.501ns (96.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.291    29.963    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X1Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.963    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.171ns  (logic 0.670ns (3.902%)  route 16.501ns (96.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.291    29.963    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X1Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.963    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.171ns  (logic 0.670ns (3.902%)  route 16.501ns (96.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.291    29.963    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X1Y91          FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.601    32.155    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y91          FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism              0.623    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X1Y91          FDCE (Recov_fdce_C_CLR)     -0.607    32.109    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         32.109    
                         arrival time                         -29.963    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.146ns  (logic 0.670ns (3.908%)  route 16.476ns (96.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.157ns = ( 32.157 - 20.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.615    12.792    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    13.310 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        8.210    21.520    clk_gen/rst_core
    SLICE_X81Y78         LUT2 (Prop_lut2_I0_O)        0.152    21.672 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4525, routed)        8.266    29.938    swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X1Y50          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.603    32.157    swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.623    32.780    
                         clock uncertainty           -0.062    32.718    
    SLICE_X1Y50          FDCE (Recov_fdce_C_CLR)     -0.607    32.111    swervolf/swerv_eh1/swerv/dec/decode/i0e3resultff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         32.111    
                         arrival time                         -29.938    
  -------------------------------------------------------------------
                         slack                                  2.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.288%)  route 0.243ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.243     4.402    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X30Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][22]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X30Y122        FDCE (Remov_fdce_C_CLR)     -0.067     3.958    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][22]
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           4.402    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.288%)  route 0.243ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.243     4.402    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X30Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X30Y122        FDCE (Remov_fdce_C_CLR)     -0.067     3.958    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           4.402    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][26]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.288%)  route 0.243ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.243     4.402    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X30Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X30Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][26]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X30Y122        FDCE (Remov_fdce_C_CLR)     -0.067     3.958    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][26]
  -------------------------------------------------------------------
                         required time                         -3.958    
                         arrival time                           4.402    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.164ns (7.584%)  route 1.998ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.643ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        1.998     6.157    swervolf/timer_ptc/rst_core
    SLICE_X59Y120        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    clk_gen/clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_gen/clk_core_BUFG_inst/O
                         net (fo=3, routed)           1.106     5.441    clk_gen/clk_core_BUFG_1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.497 r  clk_gen/swervolfn_0_37758_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296     5.792    swervolfn_0_37758_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.821 r  swervolfn_0_37758_BUFG_inst/O
                         net (fo=32, routed)          0.822     6.643    swervolf/timer_ptc/swervolfn_0_37758_BUFG
    SLICE_X59Y120        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[3]/C
                         clock pessimism             -0.851     5.791    
    SLICE_X59Y120        FDCE (Remov_fdce_C_CLR)     -0.092     5.699    swervolf/timer_ptc/rptc_hrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           6.157    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.164ns (7.584%)  route 1.998ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.643ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        1.998     6.157    swervolf/timer_ptc/rst_core
    SLICE_X59Y120        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    clk_gen/clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_gen/clk_core_BUFG_inst/O
                         net (fo=3, routed)           1.106     5.441    clk_gen/clk_core_BUFG_1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.497 r  clk_gen/swervolfn_0_37758_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296     5.792    swervolfn_0_37758_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.821 r  swervolfn_0_37758_BUFG_inst/O
                         net (fo=32, routed)          0.822     6.643    swervolf/timer_ptc/swervolfn_0_37758_BUFG
    SLICE_X59Y120        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[4]/C
                         clock pessimism             -0.851     5.791    
    SLICE_X59Y120        FDCE (Remov_fdce_C_CLR)     -0.092     5.699    swervolf/timer_ptc/rptc_hrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           6.157    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][20]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.393%)  route 0.242ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.242     4.401    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X29Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X29Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][20]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X29Y122        FDCE (Remov_fdce_C_CLR)     -0.092     3.933    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][20]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][21]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.393%)  route 0.242ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.242     4.401    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X29Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X29Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][21]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X29Y122        FDCE (Remov_fdce_C_CLR)     -0.092     3.933    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][21]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.393%)  route 0.242ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.242     4.401    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X29Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X29Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][0]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X29Y122        FDCE (Remov_fdce_C_CLR)     -0.092     3.933    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][0]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.393%)  route 0.242ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.242     4.401    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/rst_core
    SLICE_X29Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X29Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X29Y122        FDCE (Remov_fdce_C_CLR)     -0.092     3.933    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.965%)  route 0.246ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.561     3.995    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     4.159 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2577, routed)        0.246     4.405    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/rst_core
    SLICE_X28Y122        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X28Y122        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]/C
                         clock pessimism             -1.134     4.025    
    SLICE_X28Y122        FDCE (Remov_fdce_C_CLR)     -0.092     3.933    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.536    18.517    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.536    18.517    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.494    18.559    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.494    18.559    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.494    18.559    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.419ns (5.684%)  route 6.952ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.698ns = ( 18.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.952    16.720    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y125        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.479    18.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/C
                         clock pessimism              0.412    19.110    
                         clock uncertainty           -0.057    19.053    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.494    18.559    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.419ns (6.045%)  route 6.513ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 18.700 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.513    16.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_rst
    SLICE_X60Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.481    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_clk
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/C
                         clock pessimism              0.412    19.112    
                         clock uncertainty           -0.057    19.055    
    SLICE_X60Y123        FDCE (Recov_fdce_C_CLR)     -0.536    18.519    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.519    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.419ns (6.045%)  route 6.513ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 18.700 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.513    16.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.481    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.412    19.112    
                         clock uncertainty           -0.057    19.055    
    SLICE_X60Y123        FDCE (Recov_fdce_C_CLR)     -0.494    18.561    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.419ns (6.045%)  route 6.513ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 18.700 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.513    16.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.481    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.412    19.112    
                         clock uncertainty           -0.057    19.055    
    SLICE_X60Y123        FDCE (Recov_fdce_C_CLR)     -0.494    18.561    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.419ns (6.045%)  route 6.513ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 18.700 - 10.000 ) 
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.717     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.419     9.768 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.513    16.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_rst
    SLICE_X60Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.481    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_clk
    SLICE_X60Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[0]/C
                         clock pessimism              0.412    19.112    
                         clock uncertainty           -0.057    19.055    
    SLICE_X60Y123        FDCE (Recov_fdce_C_CLR)     -0.494    18.561    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.128ns (10.825%)  route 1.054ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     4.066    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.863     3.730    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.578     3.151    
    SLICE_X78Y112        FDCE (Remov_fdce_C_CLR)     -0.121     3.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.128ns (10.825%)  route 1.054ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.054     4.066    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.863     3.730    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.578     3.151    
    SLICE_X78Y112        FDCE (Remov_fdce_C_CLR)     -0.121     3.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.128ns (10.266%)  route 1.119ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.119     4.130    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y111        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.578     3.153    
    SLICE_X78Y111        FDCE (Remov_fdce_C_CLR)     -0.121     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.128ns (10.266%)  route 1.119ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.119     4.130    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y111        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.578     3.153    
    SLICE_X78Y111        FDCE (Remov_fdce_C_CLR)     -0.121     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.128ns (9.668%)  route 1.196ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.196     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.578     3.147    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.121     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.128ns (9.668%)  route 1.196ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.196     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.578     3.147    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.121     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.128ns (9.668%)  route 1.196ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.196     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.578     3.147    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.121     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.128ns (9.668%)  route 1.196ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.196     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.860     3.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.578     3.147    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.121     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.128ns (9.999%)  route 1.152ns (90.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.152     4.163    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X67Y117        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.827     3.694    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.578     3.115    
    SLICE_X67Y117        FDCE (Remov_fdce_C_CLR)     -0.146     2.969    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.128ns (9.999%)  route 1.152ns (90.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDPE (Prop_fdpe_C_Q)         0.128     3.011 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.152     4.163    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X67Y117        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.827     3.694    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.578     3.115    
    SLICE_X67Y117        FDCE (Remov_fdce_C_CLR)     -0.146     2.969    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  1.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tck_dtmcs
  To Clock:  clk_core

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.210ns  (logic 1.498ns (12.268%)  route 10.712ns (87.732%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.061ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 f  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          1.802     9.485    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X66Y88         LUT3 (Prop_lut3_I2_O)        0.124     9.609 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          3.101    12.710    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    12.834 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_2__63/O
                         net (fo=1, routed)           2.902    15.737    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_2__63_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I2_O)        0.124    15.861 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[11]_i_1__162/O
                         net (fo=1, routed)           0.000    15.861    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[11]
    SLICE_X70Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.507    12.061    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[11]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.484ns  (logic 1.498ns (13.044%)  route 9.986ns (86.956%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.145ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 f  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          1.802     9.485    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X66Y88         LUT3 (Prop_lut3_I2_O)        0.124     9.609 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          2.860    12.469    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.593 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_2__68/O
                         net (fo=1, routed)           2.417    15.010    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_2__68_n_0
    SLICE_X79Y84         LUT5 (Prop_lut5_I2_O)        0.124    15.134 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[8]_i_1__172/O
                         net (fo=1, routed)           0.000    15.134    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[8]
    SLICE_X79Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.591    12.145    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X79Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[8]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.504ns  (logic 1.498ns (14.261%)  route 9.006ns (85.739%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.149ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 f  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 f  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 r  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          1.802     9.485    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X66Y88         LUT3 (Prop_lut3_I2_O)        0.124     9.609 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103/O
                         net (fo=32, routed)          2.064    11.673    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_3__103_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_2__64/O
                         net (fo=1, routed)           2.234    14.031    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_2__64_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[10]_i_1__163/O
                         net (fo=1, routed)           0.000    14.155    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[10]
    SLICE_X80Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.595    12.149    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X80Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[10]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.559ns  (logic 1.374ns (14.374%)  route 8.185ns (85.626%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.059ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 r  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 f  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 f  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          3.322    11.006    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.130 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[5]_i_2__83/O
                         net (fo=1, routed)           1.956    13.085    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[5]_i_2__83_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[5]_i_1__198/O
                         net (fo=1, routed)           0.000    13.209    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[5]
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.505    12.059    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[5]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.618ns (17.995%)  route 7.373ns (82.005%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.059ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.322     5.490    tap/dmi_reg_addr[4]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.614 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.858     6.472    tap/dout[0]_i_2__340_n_0
    SLICE_X82Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.625 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.106     7.731    tap/dtmcs_r_reg[34]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.327     8.058 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.831     8.889    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X80Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.013 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.495     9.509    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.633 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.703    10.336    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.460 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          2.058    12.517    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.641 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[14]_i_1__166/O
                         net (fo=1, routed)           0.000    12.641    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[14]
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.505    12.059    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[14]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.878ns  (logic 1.374ns (15.477%)  route 7.504ns (84.523%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.056ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 r  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 f  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 f  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          3.402    11.085    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.209 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[2]_i_2__109/O
                         net (fo=1, routed)           1.195    12.404    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[2]_i_2__109_n_0
    SLICE_X71Y83         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[2]_i_1__329/O
                         net (fo=1, routed)           0.000    12.528    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[2]
    SLICE_X71Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.502    12.056    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X71Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.873ns  (logic 1.374ns (15.485%)  route 7.499ns (84.515%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        8.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.059ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[36]/Q
                         net (fo=9, routed)           1.055     5.223    tap/Q[33]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.347 r  tap/dout[31]_i_5__45/O
                         net (fo=3, routed)           0.680     6.027    tap/dout[31]_i_5__45_n_0
    SLICE_X84Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.180 f  tap/dout[23]_i_3__41/O
                         net (fo=34, routed)          1.172     7.352    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout_reg[31]_7
    SLICE_X78Y79         LUT6 (Prop_lut6_I0_O)        0.331     7.683 f  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43/O
                         net (fo=33, routed)          3.316    10.999    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[31]_i_5__43_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.123 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[9]_i_2__69/O
                         net (fo=1, routed)           1.276    12.399    swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[9]_i_2__69_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.523 r  swervolf/swerv_eh1/swerv/dbg/dbg_state_reg/dffs/dout[9]_i_1__172/O
                         net (fo=1, routed)           0.000    12.523    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/D[9]
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.505    12.059    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[9]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.618ns (18.319%)  route 7.214ns (81.681%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.140ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.322     5.490    tap/dmi_reg_addr[4]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.614 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.858     6.472    tap/dout[0]_i_2__340_n_0
    SLICE_X82Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.625 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.106     7.731    tap/dtmcs_r_reg[34]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.327     8.058 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.831     8.889    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X80Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.013 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.495     9.509    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.633 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.703    10.336    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.460 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.899    12.358    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.482 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[18]_i_1__153/O
                         net (fo=1, routed)           0.000    12.482    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[18]
    SLICE_X72Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.586    12.140    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[18]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.819ns  (logic 1.618ns (18.347%)  route 7.201ns (81.653%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.144ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.322     5.490    tap/dmi_reg_addr[4]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.614 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.858     6.472    tap/dout[0]_i_2__340_n_0
    SLICE_X82Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.625 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.106     7.731    tap/dtmcs_r_reg[34]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.327     8.058 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.831     8.889    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X80Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.013 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.495     9.509    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.633 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.703    10.336    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.460 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.885    12.345    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.469 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[24]_i_1__147/O
                         net (fo=1, routed)           0.000    12.469    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[24]
    SLICE_X75Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.590    12.144    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[24]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.814ns  (logic 1.618ns (18.358%)  route 7.196ns (81.642%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        8.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.144ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.834     1.834    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.930 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.720     3.650    tap/dtmcs_tck
    SLICE_X84Y83         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     4.168 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.322     5.490    tap/dmi_reg_addr[4]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.614 f  tap/dout[0]_i_2__340/O
                         net (fo=3, routed)           0.858     6.472    tap/dout[0]_i_2__340_n_0
    SLICE_X82Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.625 f  tap/dout[28]_i_3__34/O
                         net (fo=34, routed)          1.106     7.731    tap/dtmcs_r_reg[34]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.327     8.058 r  tap/dout[0]_i_5__59/O
                         net (fo=1, routed)           0.831     8.889    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[3]_i_6__32
    SLICE_X80Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.013 f  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[0]_i_4__78/O
                         net (fo=2, routed)           0.495     9.509    swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout_reg[0]_2
    SLICE_X80Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.633 f  swervolf/swerv_eh1/swerv/dbg/sb_state_reg/dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           0.703    10.336    swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0]_1
    SLICE_X80Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.460 r  swervolf/swerv_eh1/swerv/dbg/sbcs_error_reg/dffs/dout[31]_i_3__106/O
                         net (fo=32, routed)          1.880    12.340    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X75Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.464 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[19]_i_1__149/O
                         net (fo=1, routed)           0.000    12.464    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[19]
    SLICE_X75Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.590    12.144    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.509%)  route 0.150ns (51.491%))
  Logic Levels:           0  
  Clock Path Skew:        3.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.323    tap/dtmcs_tck
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y81         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  tap/dtmcs_r_reg[17]/Q
                         net (fo=7, routed)           0.150     1.614    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]_27[0]
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.861     5.195    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/clk_core_BUFG
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/sbcs_sbreadonaddr_reg/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.174%)  route 0.152ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        3.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.593     1.328    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dtmcs_r_reg[22]/Q
                         net (fo=7, routed)           0.152     1.621    swervolf/swerv_eh1/swerv/dbg/sbcs_sbreadonaddr_reg/dffs/dout_reg[0]_1[0]
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_sbreadonaddr_reg/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.864     5.198    swervolf/swerv_eh1/swerv/dbg/sbcs_sbreadonaddr_reg/dffs/clk_core_BUFG
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_sbreadonaddr_reg/dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.108%)  route 0.152ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        3.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.593     1.328    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dtmcs_r_reg[21]/Q
                         net (fo=7, routed)           0.152     1.621    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]_27[4]
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.864     5.198    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/clk_core_BUFG
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.418%)  route 0.117ns (38.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.593     1.328    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dtmcs_r_reg[20]/Q
                         net (fo=7, routed)           0.117     1.586    tap/Q[18]
    SLICE_X78Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.631 r  tap/dout[2]_i_1__337/O
                         net (fo=1, routed)           0.000     1.631    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]_2
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.863     5.197    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.194%)  route 0.190ns (59.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.327    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.128     1.455 r  tap/dtmcs_r_reg[18]/Q
                         net (fo=7, routed)           0.190     1.646    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]_27[1]
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.864     5.198    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/clk_core_BUFG
    SLICE_X80Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[1]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.287%)  route 0.198ns (60.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.195ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.327    tap/dtmcs_tck
    SLICE_X79Y82         FDRE                                         r  tap/dtmcs_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.128     1.455 r  tap/dtmcs_r_reg[19]/Q
                         net (fo=7, routed)           0.198     1.653    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[4]_27[2]
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.861     5.195    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/clk_core_BUFG
    SLICE_X76Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.814%)  route 0.141ns (43.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.329    tap/dtmcs_tck
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           0.141     1.612    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[31]_3[16]
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.657 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout[24]_i_1__145/O
                         net (fo=1, routed)           0.000     1.657    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/din0[24]
    SLICE_X79Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.866     5.200    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X79Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[24]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.655%)  route 0.190ns (57.345%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.329    tap/dtmcs_tck
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dtmcs_r_reg[27]/Q
                         net (fo=7, routed)           0.190     1.660    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]_2[6]
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.863     5.197    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.041%)  route 0.165ns (46.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.321    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  tap/dtmcs_r_reg[5]/Q
                         net (fo=6, routed)           0.165     1.627    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[10]_1[3]
    SLICE_X73Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.672 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout[3]_i_1__221/O
                         net (fo=1, routed)           0.000     1.672    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/din0[3]
    SLICE_X73Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.858     5.192    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X73Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[3]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.029%)  route 0.203ns (58.971%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.594     1.329    tap/dtmcs_tck
    SLICE_X79Y86         FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           0.203     1.673    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[15]_2[5]
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.863     5.197    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X78Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.124ns (3.077%)  route 3.906ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.424     3.424    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.482     4.030    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592     8.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 0.124ns (3.077%)  route 3.906ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.424     3.424    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.482     4.030    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592     8.812    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.045ns (2.593%)  route 1.690ns (97.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.520     1.520    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.170     1.735    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.045ns (2.593%)  route 1.690ns (97.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.520     1.520    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.170     1.735    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y74         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.637ns  (logic 0.124ns (2.674%)  route 4.513ns (97.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.424     3.424    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.089     4.637    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y79         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.598     8.818    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.637ns  (logic 0.124ns (2.674%)  route 4.513ns (97.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.424     3.424    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.089     4.637    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y79         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.598     8.818    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.045ns (2.250%)  route 1.955ns (97.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.520     1.520    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.435     2.000    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y79         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.866     3.732    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.045ns (2.250%)  route 1.955ns (97.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.520     1.520    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X87Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.435     2.000    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y79         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.866     3.732    ddr2/ldc/BUFG_1_0
    SLICE_X89Y79         FDPE                                         r  ddr2/ldc/FDPE_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns
    Source Clock Delay      (SCD):    9.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.718     9.349    ddr2/ldc/BUFG_1_0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.456     9.805 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.190     9.995    ddr2/ldc/regs0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.599     8.818    ddr2/ldc/BUFG_1_0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.603     2.890    ddr2/ldc/BUFG_1_0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141     3.031 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.056     3.087    ddr2/ldc/regs0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.874     3.741    ddr2/ldc/BUFG_1_0
    SLICE_X89Y143        FDRE                                         r  ddr2/ldc/regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.119ns  (logic 4.673ns (42.026%)  route 6.446ns (57.974%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.368    14.625    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    14.749 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    14.749    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    14.966 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.992    15.957    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X37Y110        LUT4 (Prop_lut4_I0_O)        0.299    16.256 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.087    20.343    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    23.920 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    23.920    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.078ns  (logic 4.651ns (41.987%)  route 6.427ns (58.013%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.368    14.625    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    14.749 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    14.749    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    14.966 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.994    15.959    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X37Y110        LUT4 (Prop_lut4_I0_O)        0.299    16.258 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.065    20.324    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.879 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    23.879    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.986ns  (logic 4.860ns (44.235%)  route 6.126ns (55.765%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.368    14.625    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    14.749 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    14.749    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    14.966 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.992    15.957    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X37Y110        LUT4 (Prop_lut4_I0_O)        0.327    16.284 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.767    20.051    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.736    23.787 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    23.787    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.958ns  (logic 4.652ns (42.449%)  route 6.307ns (57.551%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=17, routed)          1.294    14.551    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000    14.675    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X41Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    14.887 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.987    15.874    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.299    16.173 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.025    20.198    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.759 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    23.759    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.909ns  (logic 4.869ns (49.138%)  route 5.040ns (50.862%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/Q
                         net (fo=17, routed)          1.368    14.625    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    14.749 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    14.749    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_7_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    14.966 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.994    15.959    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[3]
    SLICE_X37Y110        LUT4 (Prop_lut4_I3_O)        0.327    16.286 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.679    18.965    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    22.710 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    22.710    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.907ns  (logic 4.584ns (46.269%)  route 5.323ns (53.731%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=17, routed)          1.294    14.551    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000    14.675    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X41Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    14.887 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.982    15.869    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X37Y110        LUT4 (Prop_lut4_I3_O)        0.299    16.168 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.047    19.215    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.708 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    22.708    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.668ns  (logic 4.011ns (41.487%)  route 5.657ns (58.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.707    12.884    clk_core_BUFG
    SLICE_X86Y118        FDRE                                         r  o_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.456    13.340 r  o_led_reg[6]/Q
                         net (fo=1, routed)           5.657    18.997    o_led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    22.552 r  o_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.552    o_led[6]
    U17                                                               r  o_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 4.369ns (44.840%)  route 5.375ns (55.160%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=17, routed)          0.992    14.248    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I2_O)        0.152    14.400 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.383    18.784    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    22.545 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    22.545    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.677ns  (logic 4.874ns (50.370%)  route 4.803ns (49.630%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.624    12.801    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X35Y110        FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456    13.257 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=17, routed)          1.294    14.551    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X41Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000    14.675    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X41Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    14.887 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.982    15.869    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.329    16.198 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.527    18.725    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.753    22.478 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    22.478    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.072ns (42.870%)  route 5.427ns (57.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.699    12.876    clk_core_BUFG
    SLICE_X74Y112        FDRE                                         r  o_led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.518    13.394 r  o_led_reg[13]/Q
                         net (fo=1, routed)           5.427    18.821    o_led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    22.375 r  o_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    22.375    o_led[13]
    V14                                                               r  o_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.374ns (63.958%)  route 0.774ns (36.042%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.560     3.994    swervolf/gpio_module/clk_core_BUFG
    SLICE_X39Y114        FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/gpio_module/ext_pad_o_reg[16]/Q
                         net (fo=1, routed)           0.774     4.909    i_sw_IOBUF[0]_inst/I
    J15                  OBUFT (Prop_obuft_I_O)       1.233     6.143 r  i_sw_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.143    i_sw[0]
    J15                                                               r  i_sw[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/spi/treg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_flash_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.376ns (62.626%)  route 0.821ns (37.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.556     3.990    swervolf/spi/clk_core_BUFG
    SLICE_X55Y113        FDRE                                         r  swervolf/spi/treg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141     4.131 r  swervolf/spi/treg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.821     4.952    lopt_1
    K17                  OBUF (Prop_obuf_I_O)         1.235     6.187 r  o_flash_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.187    o_flash_mosi
    K17                                                               r  o_flash_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 0.965ns (41.958%)  route 1.335ns (58.042%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    swervolf/gpio_module/clk_core_BUFG
    SLICE_X47Y116        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDPE (Prop_fdpe_C_Q)         0.141     4.132 r  swervolf/gpio_module/rgpio_oe_reg[17]/Q
                         net (fo=2, routed)           1.335     5.467    i_sw_IOBUF[1]_inst/T
    L16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.291 r  i_sw_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.291    i_sw[1]
    L16                                                               r  i_sw[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 0.965ns (39.902%)  route 1.453ns (60.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    swervolf/gpio_module/clk_core_BUFG
    SLICE_X49Y116        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDPE (Prop_fdpe_C_Q)         0.141     4.132 r  swervolf/gpio_module/rgpio_oe_reg[19]/Q
                         net (fo=2, routed)           1.453     5.585    i_sw_IOBUF[3]_inst/T
    R15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.409 r  i_sw_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.409    i_sw[3]
    R15                                                               r  i_sw[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 0.965ns (39.802%)  route 1.459ns (60.198%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    swervolf/gpio_module/clk_core_BUFG
    SLICE_X47Y116        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDPE (Prop_fdpe_C_Q)         0.141     4.132 r  swervolf/gpio_module/rgpio_oe_reg[23]/Q
                         net (fo=2, routed)           1.459     5.591    i_sw_IOBUF[7]_inst/T
    R13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.415 r  i_sw_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.415    i_sw[7]
    R13                                                               r  i_sw[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 0.988ns (40.595%)  route 1.446ns (59.405%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.551     3.985    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y122        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDPE (Prop_fdpe_C_Q)         0.164     4.149 r  swervolf/gpio_module/rgpio_oe_reg[31]/Q
                         net (fo=2, routed)           1.446     5.595    i_sw_IOBUF[15]_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.419 r  i_sw_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.419    i_sw[15]
    V10                                                               r  i_sw[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 0.965ns (39.485%)  route 1.479ns (60.515%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.558     3.992    swervolf/gpio_module/clk_core_BUFG
    SLICE_X47Y115        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDPE (Prop_fdpe_C_Q)         0.141     4.133 r  swervolf/gpio_module/rgpio_oe_reg[18]/Q
                         net (fo=2, routed)           1.479     5.612    i_sw_IOBUF[2]_inst/T
    M13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.436 r  i_sw_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.436    i_sw[2]
    M13                                                               r  i_sw[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.417ns (57.566%)  route 1.045ns (42.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.549     3.983    clk_core_BUFG
    SLICE_X58Y124        FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.164     4.147 r  o_led_reg[2]/Q
                         net (fo=1, routed)           1.045     5.192    o_led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     6.445 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.445    o_led[2]
    J13                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Enables_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.422ns (57.948%)  route 1.032ns (42.052%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.564     3.998    swervolf/syscon/clk_core_BUFG
    SLICE_X36Y110        FDRE                                         r  swervolf/syscon/Enables_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     4.139 r  swervolf/syscon/Enables_Reg_reg[0]/Q
                         net (fo=1, routed)           0.173     4.312    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Q[0]
    SLICE_X36Y110        LUT4 (Prop_lut4_I2_O)        0.045     4.357 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.860     5.216    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     6.452 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.452    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_sw[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 0.965ns (39.062%)  route 1.505ns (60.938%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.557     3.991    swervolf/gpio_module/clk_core_BUFG
    SLICE_X47Y116        FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDPE (Prop_fdpe_C_Q)         0.141     4.132 r  swervolf/gpio_module/rgpio_oe_reg[21]/Q
                         net (fo=2, routed)           1.505     5.637    i_sw_IOBUF[5]_inst/T
    T18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.461 r  i_sw_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.461    i_sw[5]
    T18                                                               r  i_sw[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    12.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.631 f  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.657    14.289    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    14.377 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    14.391    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.561     2.848    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     2.903    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     7.935    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.023 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.035    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.131 f  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.408    11.540    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.505     2.792    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 3.983ns (52.210%)  route 3.646ns (47.790%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.645    13.501    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.603 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    14.604    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.967 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    16.967    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.983ns (53.187%)  route 3.506ns (46.813%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.505    13.361    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.463 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001    14.464    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.827 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    16.827    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.983ns (53.354%)  route 3.482ns (46.646%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.481    13.337    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.439 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    14.440    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.803 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    16.803    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 3.983ns (54.374%)  route 3.342ns (45.626%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.341    13.197    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.299 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    14.300    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.663 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    16.663    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 3.983ns (56.709%)  route 3.041ns (43.291%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.040    12.896    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.998 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    13.999    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.362 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    16.362    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 4.114ns (59.650%)  route 2.783ns (40.350%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.478     9.816 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.782    12.598    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    13.871 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    13.872    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.235 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.235    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 4.113ns (59.645%)  route 2.783ns (40.355%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.478     9.816 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.782    12.598    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    13.871 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    13.872    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.234 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.234    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 3.983ns (57.946%)  route 2.891ns (42.054%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.890    12.746    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.848 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    13.849    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.212 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    16.212    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 3.983ns (58.029%)  route 2.881ns (41.971%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.880    12.736    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.838 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    13.839    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.202 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    16.202    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 3.983ns (59.238%)  route 2.741ns (40.762%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.707     9.338    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.518     9.856 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.740    12.596    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.698 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    13.699    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.062 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    16.062    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.469ns  (logic 0.763ns (51.929%)  route 0.706ns (48.071%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.705     3.752    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.102 f  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     4.103    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.249     4.352 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     4.352    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.756ns (50.060%)  route 0.754ns (49.940%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.753     3.800    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.150 f  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.151    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.242     4.393 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     4.393    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 0.739ns (46.020%)  route 0.867ns (53.980%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.866     3.913    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.263 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     4.264    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.489 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.489    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 0.764ns (46.794%)  route 0.869ns (53.206%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.868     3.915    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.265 f  ddr2/ldc/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     4.266    ddr2/ldc/IOBUF_12/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     4.516 r  ddr2/ldc/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000     4.516    ddram_dq[12]
    V4                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 0.785ns (48.037%)  route 0.849ns (51.963%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.148     3.031 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.848     3.879    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.282 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.283    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.517 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.517    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 0.785ns (48.047%)  route 0.849ns (51.953%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.148     3.031 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.848     3.879    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.282 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.283    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.517 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.517    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 0.739ns (43.821%)  route 0.947ns (56.179%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.946     3.994    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.344 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     4.345    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.569 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.569    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 0.753ns (44.627%)  route 0.934ns (55.373%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.933     3.980    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.330 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     4.331    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     4.570 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     4.570    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 0.744ns (42.600%)  route 1.002ns (57.400%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.001     4.049    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.399 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.400    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     4.629 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     4.629    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.758ns (41.951%)  route 1.049ns (58.049%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.596     2.883    ddr2/ldc/BUFG_1_0
    SLICE_X88Y118        FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164     3.047 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.048     4.095    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.445 f  ddr2/ldc/OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     4.446    ddr2/ldc/IOBUF_9/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     4.690 r  ddr2/ldc/IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     4.690    ddram_dq[9]
    U3                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.736     9.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.919 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     9.920    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.283 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    12.283    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     9.366    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.918 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     9.919    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.282 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    12.282    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y55         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y60         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.730     9.361    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y85         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.913 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     9.914    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.277 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    12.277    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.729     9.360    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.912 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     9.913    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.276 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    12.276    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.406ns (99.754%)  route 0.001ns (0.246%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     3.290 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.290    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y75         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.294 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     3.294    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     2.885    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.077 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.078    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     3.295 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_43/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.590     2.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y77         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_43/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.069 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     3.070    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.295 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.422ns (99.763%)  route 0.001ns (0.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y76         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     3.299 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     3.299    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.415ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     3.300 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.300    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.308 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.308    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.597     2.884    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.076 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     3.077    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.431ns (99.768%)  route 0.001ns (0.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.591     2.878    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y80         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.070 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     3.071    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     3.310 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     3.310    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.531 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.531    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.530 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.530    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.524 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.524    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.523 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.523    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.765%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.425ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     4.559 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.559    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.561 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.561    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  subfragments_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    10.537    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     1.604    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.524ns (26.651%)  route 4.195ns (73.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           4.195     5.719    swervolf/gpio_module/sync_reg[31]_0[15]
    SLICE_X54Y123        FDCE                                         r  swervolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.476    12.030    swervolf/gpio_module/clk_core_BUFG
    SLICE_X54Y123        FDCE                                         r  swervolf/gpio_module/sync_reg[31]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.502ns (28.508%)  route 3.767ns (71.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           3.767     5.269    swervolf/gpio_module/sync_reg[31]_0[11]
    SLICE_X49Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.499    12.053    swervolf/gpio_module/clk_core_BUFG
    SLICE_X49Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 1.477ns (28.042%)  route 3.791ns (71.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_sw[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[3]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_sw_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           3.791     5.268    swervolf/gpio_module/sync_reg[31]_0[3]
    SLICE_X62Y107        FDCE                                         r  swervolf/gpio_module/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.497    12.051    swervolf/gpio_module/clk_core_BUFG
    SLICE_X62Y107        FDCE                                         r  swervolf/gpio_module/sync_reg[19]/C

Slack:                    inf
  Source:                 i_sw[6]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.494ns (28.447%)  route 3.758ns (71.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_sw[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[6]_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  i_sw_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           3.758     5.252    swervolf/gpio_module/sync_reg[31]_0[6]
    SLICE_X63Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.497    12.051    swervolf/gpio_module/clk_core_BUFG
    SLICE_X63Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[22]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.482ns (28.260%)  route 3.762ns (71.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_sw[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[10]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_sw_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           3.762     5.245    swervolf/gpio_module/sync_reg[31]_0[10]
    SLICE_X61Y123        FDCE                                         r  swervolf/gpio_module/sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.481    12.035    swervolf/gpio_module/clk_core_BUFG
    SLICE_X61Y123        FDCE                                         r  swervolf/gpio_module/sync_reg[26]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.209ns  (logic 1.523ns (29.247%)  route 3.685ns (70.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           3.685     5.209    swervolf/gpio_module/sync_reg[31]_0[13]
    SLICE_X53Y121        FDCE                                         r  swervolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.479    12.033    swervolf/gpio_module/clk_core_BUFG
    SLICE_X53Y121        FDCE                                         r  swervolf/gpio_module/sync_reg[29]/C

Slack:                    inf
  Source:                 i_sw[4]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.493ns (29.097%)  route 3.637ns (70.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_sw[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[4]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  i_sw_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.637     5.130    swervolf/gpio_module/sync_reg[31]_0[4]
    SLICE_X68Y107        FDCE                                         r  swervolf/gpio_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.498    12.052    swervolf/gpio_module/clk_core_BUFG
    SLICE_X68Y107        FDCE                                         r  swervolf/gpio_module/sync_reg[20]/C

Slack:                    inf
  Source:                 i_accel_miso
                            (input port)
  Destination:            swervolf/spi2/treg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 1.604ns (31.907%)  route 3.422ns (68.093%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        12.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  i_accel_miso (IN)
                         net (fo=0)                   0.000     0.000    i_accel_miso
    E15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_accel_miso_IBUF_inst/O
                         net (fo=1, routed)           3.422     4.902    swervolf/spi2/wfifo/i_accel_miso_IBUF
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.124     5.026 r  swervolf/spi2/wfifo/treg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.026    swervolf/spi2/treg0_out[0]
    SLICE_X67Y114        FDRE                                         r  swervolf/spi2/treg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.494    12.048    swervolf/spi2/clk_core_BUFG
    SLICE_X67Y114        FDRE                                         r  swervolf/spi2/treg_reg[0]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.916ns  (logic 1.510ns (30.712%)  route 3.406ns (69.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           3.406     4.916    swervolf/gpio_module/sync_reg[31]_0[14]
    SLICE_X43Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.501    12.055    swervolf/gpio_module/clk_core_BUFG
    SLICE_X43Y108        FDCE                                         r  swervolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 1.490ns (31.747%)  route 3.203ns (68.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        12.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           3.203     4.692    swervolf/uart16550_0/regs/i_uart_sync_flops/srx_pad_i
    SLICE_X35Y139        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    10.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       1.504    12.058    swervolf/uart16550_0/regs/i_uart_sync_flops/clk_core_BUFG
    SLICE_X35Y139        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen/locked_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.000ns (0.000%)  route 0.875ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen/PLLE2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.875     0.875    clk_gen/locked
    SLICE_X14Y122        FDRE                                         r  clk_gen/locked_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.828     5.163    clk_gen/clk_core_BUFG
    SLICE_X14Y122        FDRE                                         r  clk_gen/locked_r_reg/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.245ns (21.624%)  route 0.890ns (78.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_sw[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[0]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_sw_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.890     1.135    swervolf/gpio_module/sync_reg[31]_0[0]
    SLICE_X31Y111        FDCE                                         r  swervolf/gpio_module/sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.836     5.170    swervolf/gpio_module/clk_core_BUFG
    SLICE_X31Y111        FDCE                                         r  swervolf/gpio_module/sync_reg[16]/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.211ns (18.521%)  route 0.927ns (81.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_sw[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[8]_inst/IO
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  i_sw_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.927     1.138    swervolf/gpio_module/sync_reg[31]_0[8]
    SLICE_X85Y117        FDCE                                         r  swervolf/gpio_module/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.865     5.200    swervolf/gpio_module/clk_core_BUFG
    SLICE_X85Y117        FDCE                                         r  swervolf/gpio_module/sync_reg[24]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.247ns (19.864%)  route 0.998ns (80.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_sw[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[1]_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_sw_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.998     1.246    swervolf/gpio_module/sync_reg[31]_0[1]
    SLICE_X38Y110        FDCE                                         r  swervolf/gpio_module/sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.834     5.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X38Y110        FDCE                                         r  swervolf/gpio_module/sync_reg[17]/C

Slack:                    inf
  Source:                 i_sw[5]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.265ns (19.830%)  route 1.072ns (80.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_sw[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_sw_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           1.072     1.337    swervolf/gpio_module/sync_reg[31]_0[5]
    SLICE_X38Y110        FDCE                                         r  swervolf/gpio_module/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.834     5.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X38Y110        FDCE                                         r  swervolf/gpio_module/sync_reg[21]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.253ns (18.455%)  route 1.118ns (81.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_sw[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[2]_inst/IO
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_sw_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.118     1.371    swervolf/gpio_module/sync_reg[31]_0[2]
    SLICE_X39Y106        FDCE                                         r  swervolf/gpio_module/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.836     5.170    swervolf/gpio_module/clk_core_BUFG
    SLICE_X39Y106        FDCE                                         r  swervolf/gpio_module/sync_reg[18]/C

Slack:                    inf
  Source:                 i_flash_miso
                            (input port)
  Destination:            swervolf/spi/treg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.302ns (20.149%)  route 1.196ns (79.851%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_flash_miso (IN)
                         net (fo=0)                   0.000     0.000    i_flash_miso
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_flash_miso_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.453    swervolf/spi/wfifo/i_flash_miso_IBUF
    SLICE_X55Y113        LUT3 (Prop_lut3_I2_O)        0.045     1.498 r  swervolf/spi/wfifo/treg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.498    swervolf/spi/treg0_out[0]
    SLICE_X55Y113        FDRE                                         r  swervolf/spi/treg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.824     5.159    swervolf/spi/clk_core_BUFG
    SLICE_X55Y113        FDRE                                         r  swervolf/spi/treg_reg[0]/C

Slack:                    inf
  Source:                 i_sw[7]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.275ns (18.156%)  route 1.242ns (81.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_sw[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[7]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_sw_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           1.242     1.517    swervolf/gpio_module/sync_reg[31]_0[7]
    SLICE_X42Y109        FDCE                                         r  swervolf/gpio_module/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.832     5.167    swervolf/gpio_module/clk_core_BUFG
    SLICE_X42Y109        FDCE                                         r  swervolf/gpio_module/sync_reg[23]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.235ns (15.106%)  route 1.318ns (84.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           1.318     1.553    swervolf/gpio_module/sync_reg[31]_0[12]
    SLICE_X53Y120        FDCE                                         r  swervolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.818     5.153    swervolf/gpio_module/clk_core_BUFG
    SLICE_X53Y120        FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.257ns (15.116%)  route 1.446ns (84.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.446     1.703    swervolf/uart16550_0/regs/i_uart_sync_flops/srx_pad_i
    SLICE_X35Y139        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16418, routed)       0.835     5.169    swervolf/uart16550_0/regs/i_uart_sync_flops/clk_core_BUFG
    SLICE_X35Y139        FDPE                                         r  swervolf/uart16550_0/regs/i_uart_sync_flops/flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 1.490ns (57.313%)  route 1.110ns (42.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.599    ddr2/serial_rx
    SLICE_X89Y143        FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        1.599     8.818    ddr2/user_clk
    SLICE_X89Y143        FDRE                                         r  ddr2/serial_rx_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.257ns (36.467%)  route 0.449ns (63.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           0.449     0.706    ddr2/serial_rx
    SLICE_X89Y143        FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3131, routed)        0.874     3.741    ddr2/user_clk
    SLICE_X89Y143        FDRE                                         r  ddr2/serial_rx_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_12/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  ddr2/ldc/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.929    ddr2/ldc/a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  ddr2/ldc/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.744    ddr2/ldc/a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_11/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  ddr2/ldc/IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.928    ddr2/ldc/a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  ddr2/ldc/IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.743    ddr2/ldc/a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_9/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  ddr2/ldc/IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.923    ddr2/ldc/a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  ddr2/ldc/IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.738    ddr2/ldc/a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 11.303 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_14/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  ddr2/ldc/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.921    ddr2/ldc/a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  ddr2/ldc/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.736    ddr2/ldc/a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.584    11.303    ddr2/ldc/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_10/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  ddr2/ldc/IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.918    ddr2/ldc/a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  ddr2/ldc/IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.733    ddr2/ldc/a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 1.732ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_4/IO
    V7                   IBUF (Prop_ibuf_I_O)         0.917     0.917 r  ddr2/ldc/IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.917    ddr2/ldc/a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.732 r  ddr2/ldc/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     1.732    ddr2/ldc/a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.729ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.914    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.729 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     1.729    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 11.307 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.588    11.307    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.601ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_7/IO
    R5                   IBUF (Prop_ibuf_I_O)         0.358     0.358 r  ddr2/ldc/IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.358    ddr2/ldc/a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.601 r  ddr2/ldc/IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.601    ddr2/ldc/a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 6.239 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_2/IO
    R8                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  ddr2/ldc/IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.361    ddr2/ldc/a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.604 r  ddr2/ldc/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.604    ddr2/ldc/a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     6.239    ddr2/ldc/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_5/IO
    R6                   IBUF (Prop_ibuf_I_O)         0.367     0.367 r  ddr2/ldc/IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.367    ddr2/ldc/a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.610 r  ddr2/ldc/IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.610    ddr2/ldc/a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_13/IO
    T4                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  ddr2/ldc/IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.368    ddr2/ldc/a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  ddr2/ldc/IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.611    ddr2/ldc/a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 6.229 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_15/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  ddr2/ldc/IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.369    ddr2/ldc/a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  ddr2/ldc/IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.612    ddr2/ldc/a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.863     6.229    ddr2/ldc/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_8/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.373     0.373 r  ddr2/ldc/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.373    ddr2/ldc/a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.616 r  ddr2/ldc/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     0.616    ddr2/ldc/a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.618ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.375    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.618 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.618    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.238 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.872     6.238    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.379     0.379 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.379    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.622 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.622    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 1.631ns (57.362%)  route 1.212ns (42.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.719    ddr2/ldc/rstn_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     2.843 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     2.843    ddr2/ldc/FD_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589     5.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.320ns (40.612%)  route 0.467ns (59.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.742    ddr2/ldc/rstn_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     0.787    ddr2/ldc/FD_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  ddr2/ldc/FD/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 0.124ns (2.859%)  route 4.213ns (97.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.774     4.337    tap/dmi[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 0.124ns (2.859%)  route 4.213ns (97.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.774     4.337    tap/dmi[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 0.124ns (2.859%)  route 4.213ns (97.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.774     4.337    tap/dmi[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 0.124ns (2.859%)  route 4.213ns (97.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.774     4.337    tap/dmi[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X4Y135         FDRE                                         r  tap/dmi_reg[20]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 0.124ns (2.862%)  route 4.208ns (97.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.769     4.332    tap/dmi[31]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 0.124ns (2.862%)  route 4.208ns (97.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.769     4.332    tap/dmi[31]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[15]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 0.124ns (2.862%)  route 4.208ns (97.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     2.563 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          1.769     4.332    tap/dmi[31]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585     3.135    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 0.152ns (3.537%)  route 4.145ns (96.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT3 (Prop_lut3_I0_O)        0.152     2.591 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.706     4.297    tap/dmi_0
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582     3.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 0.152ns (3.537%)  route 4.145ns (96.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT3 (Prop_lut3_I0_O)        0.152     2.591 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.706     4.297    tap/dmi_0
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582     3.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 0.152ns (3.537%)  route 4.145ns (96.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           2.439     2.439    tap/dmi_sel
    SLICE_X7Y109         LUT3 (Prop_lut3_I0_O)        0.152     2.591 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.706     4.297    tap/dmi_0
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582     3.132    tap/dmi_tck
    SLICE_X5Y132         FDSE                                         r  tap/dmi_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.000ns (0.000%)  route 1.074ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           1.074     1.074    tap/dmi_tdi
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y133         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X5Y134         FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.044ns (2.910%)  route 1.468ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.506     1.512    tap/dmi_0
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X4Y134         FDRE                                         r  tap/dmi_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.044ns (2.824%)  route 1.514ns (97.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=1, routed)           0.962     0.962    tap/dmi_shift
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.044     1.006 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.552     1.558    tap/dmi_0
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.658    tap/dmi_tck
    SLICE_X5Y135         FDRE                                         r  tap/dmi_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 0.124ns (2.471%)  route 4.894ns (97.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.850     5.018    tap/dtmcs_r1
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582     3.244    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 0.124ns (2.471%)  route 4.894ns (97.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.850     5.018    tap/dtmcs_r1
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582     3.244    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 0.124ns (2.471%)  route 4.894ns (97.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.850     5.018    tap/dtmcs_r1
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582     3.244    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[7]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 0.124ns (2.471%)  route 4.894ns (97.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.850     5.018    tap/dtmcs_r1
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582     3.244    tap/dtmcs_tck
    SLICE_X73Y81         FDRE                                         r  tap/dtmcs_r_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 0.124ns (2.653%)  route 4.551ns (97.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.506     4.675    tap/dtmcs_r1
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.246    tap/dtmcs_tck
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 0.124ns (2.653%)  route 4.551ns (97.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.506     4.675    tap/dtmcs_r1
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.246    tap/dtmcs_tck
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 0.124ns (2.653%)  route 4.551ns (97.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.506     4.675    tap/dtmcs_r1
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584     3.246    tap/dtmcs_tck
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 0.124ns (2.666%)  route 4.528ns (97.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.483     4.652    tap/dtmcs_r1
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590     3.252    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[20]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 0.124ns (2.666%)  route 4.528ns (97.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.483     4.652    tap/dtmcs_r1
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590     3.252    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[21]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 0.124ns (2.666%)  route 4.528ns (97.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           3.045     3.045    tap/dtmcs_update
    SLICE_X84Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.169 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          1.483     4.652    tap/dtmcs_r1
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.571     1.571    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.662 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590     3.252    tap/dtmcs_tck
    SLICE_X79Y83         FDRE                                         r  tap/dtmcs_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.000ns (0.000%)  route 0.833ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           0.833     0.833    tap/dtmcs_tdi
    SLICE_X85Y84         FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.870     1.724    tap/dtmcs_tck
    SLICE_X85Y84         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.045ns (5.372%)  route 0.793ns (94.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.793     0.793    tap/dtmcs_capture
    SLICE_X74Y81         LUT3 (Prop_lut3_I1_O)        0.045     0.838 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.838    tap/dtmcs[5]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.049ns (5.822%)  route 0.793ns (94.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.793     0.793    tap/dtmcs_capture
    SLICE_X74Y81         LUT3 (Prop_lut3_I1_O)        0.049     0.842 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.842    tap/dtmcs[6]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.045ns (4.833%)  route 0.886ns (95.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.886     0.886    tap/dtmcs_capture
    SLICE_X74Y81         LUT3 (Prop_lut3_I1_O)        0.045     0.931 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.931    tap/dtmcs[7]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[7]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.048ns (5.138%)  route 0.886ns (94.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.886     0.886    tap/dtmcs_capture
    SLICE_X74Y81         LUT3 (Prop_lut3_I1_O)        0.048     0.934 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.934    tap/dtmcs[8]_i_1_n_0
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.713    tap/dtmcs_tck
    SLICE_X74Y81         FDRE                                         r  tap/dtmcs_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.045ns (4.307%)  route 1.000ns (95.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.000     1.000    tap/dtmcs_capture
    SLICE_X79Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.045 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     1.045    tap/dtmcs[13]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.715    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.049ns (4.672%)  route 1.000ns (95.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.000     1.000    tap/dtmcs_capture
    SLICE_X79Y81         LUT3 (Prop_lut3_I1_O)        0.049     1.049 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     1.049    tap/dtmcs[14]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.715    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SHIFT
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.042ns (3.914%)  route 1.031ns (96.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SHIFT
                         net (fo=1, routed)           0.900     0.900    tap/dtmcs_shift
    SLICE_X83Y84         LUT3 (Prop_lut3_I1_O)        0.042     0.942 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          0.131     1.073    tap/dtmcs_2
    SLICE_X85Y84         FDRE                                         r  tap/dtmcs_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.870     1.724    tap/dtmcs_tck
    SLICE_X85Y84         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.045ns (4.103%)  route 1.052ns (95.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.052     1.052    tap/dtmcs_capture
    SLICE_X79Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.097 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     1.097    tap/dtmcs[10]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.715    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.046ns (4.191%)  route 1.052ns (95.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.052     1.052    tap/dtmcs_capture
    SLICE_X79Y81         LUT3 (Prop_lut3_I1_O)        0.046     1.098 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.098    tap/dtmcs[9]_i_1_n_0
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.715    tap/dtmcs_tck
    SLICE_X79Y81         FDRE                                         r  tap/dtmcs_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.124ns (11.407%)  route 0.963ns (88.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.963     0.963    tap/idcode_capture
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124     1.087 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.087    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899     0.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.045ns (12.076%)  route 0.328ns (87.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           0.328     0.328    tap/idcode_sel
    SLICE_X28Y80         LUT3 (Prop_lut3_I1_O)        0.045     0.373 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





