INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:57:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.409ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer12/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.069ns (22.024%)  route 3.785ns (77.976%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2280, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X8Y125         FDRE                                         r  load0/data_tehb/dataReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  load0/data_tehb/dataReg_reg[21]/Q
                         net (fo=1, routed)           0.478     1.218    mem_controller4/read_arbiter/data/Memory_reg[0][31][21]
    SLICE_X4Y122         LUT5 (Prop_lut5_I3_O)        0.119     1.337 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][21]_i_1/O
                         net (fo=12, routed)          0.612     1.949    cmpi8/load0_dataOut[21]
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.043     1.992 r  cmpi8/Memory[0][0]_i_8/O
                         net (fo=1, routed)           0.000     1.992    cmpi8/Memory[0][0]_i_8_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.179 r  cmpi8/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.179    cmpi8/Memory_reg[0][0]_i_3_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.286 f  cmpi8/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.426     2.712    buffer80/fifo/result[0]
    SLICE_X9Y129         LUT5 (Prop_lut5_I1_O)        0.123     2.835 f  buffer80/fifo/transmitValue_i_6__7/O
                         net (fo=2, routed)           0.494     3.329    fork18/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X9Y134         LUT6 (Prop_lut6_I4_O)        0.043     3.372 f  fork18/control/generateBlocks[1].regblock/transmitValue_i_2__37/O
                         net (fo=6, routed)           0.092     3.464    fork6/control/generateBlocks[5].regblock/buffer55_outs_ready
    SLICE_X9Y134         LUT3 (Prop_lut3_I1_O)        0.043     3.507 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_18/O
                         net (fo=1, routed)           0.399     3.907    fork6/control/generateBlocks[5].regblock/transmitValue_i_18_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043     3.950 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_8__1/O
                         net (fo=1, routed)           0.417     4.367    fork6/control/generateBlocks[7].regblock/transmitValue_reg_0
    SLICE_X8Y132         LUT6 (Prop_lut6_I1_O)        0.043     4.410 r  fork6/control/generateBlocks[7].regblock/transmitValue_i_2__13/O
                         net (fo=2, routed)           0.380     4.790    fork6/control/generateBlocks[7].regblock/transmitValue_i_2__13_n_0
    SLICE_X7Y129         LUT6 (Prop_lut6_I0_O)        0.043     4.833 f  fork6/control/generateBlocks[7].regblock/fullReg_i_4__4/O
                         net (fo=30, routed)          0.201     5.034    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X5Y128         LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.285     5.362    buffer12/E[0]
    SLICE_X1Y128         FDRE                                         r  buffer12/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2280, unset)         0.483     3.183    buffer12/clk
    SLICE_X1Y128         FDRE                                         r  buffer12/dataReg_reg[14]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X1Y128         FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer12/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                 -2.409    




