#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 21 11:36:49 2021
# Process ID: 12549
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware
# Command line: vivado -mode batch -source mult.tcl
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/vivado.log
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/vivado.jou
#-----------------------------------------------------------
source mult.tcl
# source "mult_route.tcl"
## create_project -force -name mult -part xc7z020-clg400-1
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:]
## add_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
## set_property library work [get_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:]
## add_files {mult.v}
## set_property library work [get_files {mult.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:]
## read_xdc mult.xdc
## synth_design -top mult -part xc7z020-clg400-1
Command: synth_design -top mult -part xc7z020-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12597 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1988.750 ; gain = 201.715 ; free physical = 194 ; free virtual = 4332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:451]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:452]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1847]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1867]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1887]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1899]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1624]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1648]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1671]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1726]
INFO: [Synth 8-6157] synthesizing module 'signed_mult' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter bias_filt bound to: 16'b1111110010110101 
	Parameter q bound to: 63'b000000000000000000000000000000001111000000101011010111100110000 
INFO: [Synth 8-6157] synthesizing module 'quantization' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 63'b000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 255 - type: integer 
	Parameter exponent bound to: 8'b00001000 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:83]
INFO: [Synth 8-6155] done synthesizing module 'quantization' (1#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:23]
INFO: [Synth 8-6157] synthesizing module 'ReLu' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v:71]
INFO: [Synth 8-6155] done synthesizing module 'ReLu' (2#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/ReLu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:128]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:100]
WARNING: [Synth 8-6014] Unused sequential element save_rstl_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:131]
INFO: [Synth 8-6155] done synthesizing module 'signed_mult' (3#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/signed_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1053]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2221]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:147]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:148]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:318]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:319]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:320]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (4#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:336]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:478]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:479]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:480]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:481]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:482]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:940]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:941]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:942]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:943]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:944]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:945]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:967]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:972]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:974]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (5#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:336]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3838]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3933]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3935]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5285]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5289]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5308]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1__io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4127]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_last_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4135]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5577]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5579]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3398]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3340]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3339]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5862]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (6#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1053]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_scratch_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1643]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_bus_errors_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1644]
WARNING: [Synth 8-6014] Unused sequential element A_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1663]
WARNING: [Synth 8-6014] Unused sequential element B_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1667]
WARNING: [Synth 8-6014] Unused sequential element OUT_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1668]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1701]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1705]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1709]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1714]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1715]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1723]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1753]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1754]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1755]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1763]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1764]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1765]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1908]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1925]
INFO: [Synth 8-6155] done synthesizing module 'mult' (7#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_busy
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.469 ; gain = 278.434 ; free physical = 224 ; free virtual = 4340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.312 ; gain = 293.277 ; free physical = 226 ; free virtual = 4343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.312 ; gain = 293.277 ; free physical = 226 ; free virtual = 4343
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2080.312 ; gain = 0.000 ; free physical = 216 ; free virtual = 4333
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mult_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mult_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.000 ; gain = 0.000 ; free physical = 122 ; free virtual = 4229
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.000 ; gain = 0.000 ; free physical = 122 ; free virtual = 4230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 230 ; free virtual = 4321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 221 ; free virtual = 4321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 212 ; free virtual = 4321
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'ReLu'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:715]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:678]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1913]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.v:1930]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                             0000
                      s1 |                            00010 |                             0001
                      s2 |                            00100 |                             0010
                      s3 |                            01000 |                             0011
                  iSTATE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'ReLu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 192 ; free virtual = 4309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 54    
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 139   
+---Multipliers : 
	                31x64  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 99    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	  13 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 164   
	   5 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module quantization 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                31x64  Multipliers := 1     
+---Muxes : 
	  13 Input      9 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module ReLu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module signed_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 76    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 98    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'quant/result2_reg' and it is trimmed from '32' to '17' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'quant/result1_reg' and it is trimmed from '64' to '63' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:117]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/soc/quantization.v:117]
DSP Report: Generating DSP rstl_mult0, operation Mode is: A*B.
DSP Report: operator rstl_mult0 is absorbed into DSP rstl_mult0.
DSP Report: Generating DSP quant/result10, operation Mode is: (A:0x1af30)*B2.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*B.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3388]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3393]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ways_0_datas_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[7]' (FDRE_1) to 'signed_mult/quant/thld1_reg[8]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[6]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[5]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[4]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[3]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[2]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/quant/thld1_reg[1]' (FDSE_1) to 'signed_mult/quant/thld1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\signed_mult/quant/thld1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/quant/thld1_reg[8] )
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[0]' (FDSE_1) to 'signed_mult/aux_bias_reg[2]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[1]' (FDRE_1) to 'signed_mult/aux_bias_reg[3]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[2]' (FDSE_1) to 'signed_mult/aux_bias_reg[4]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[3]' (FDRE_1) to 'signed_mult/aux_bias_reg[6]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[4]' (FDSE_1) to 'signed_mult/aux_bias_reg[5]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[5]' (FDSE_1) to 'signed_mult/aux_bias_reg[7]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[6]' (FDRE_1) to 'signed_mult/aux_bias_reg[8]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[7]' (FDSE_1) to 'signed_mult/aux_bias_reg[10]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[8]' (FDRE_1) to 'signed_mult/aux_bias_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/aux_bias_reg[9] )
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[10]' (FDSE_1) to 'signed_mult/aux_bias_reg[11]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[11]' (FDSE_1) to 'signed_mult/aux_bias_reg[12]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[12]' (FDSE_1) to 'signed_mult/aux_bias_reg[13]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[13]' (FDSE_1) to 'signed_mult/aux_bias_reg[14]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[14]' (FDSE_1) to 'signed_mult/aux_bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'signed_mult/rstl_mult_reg[15]' (FDE_1) to 'signed_mult/rstl_mult_reg[16]'
INFO: [Synth 8-3886] merging instance 'signed_mult/aux_bias_reg[15]' (FDSE_1) to 'signed_mult/aux_bias_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\signed_mult/aux_bias_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/activation/aux_num_reg[8] )
INFO: [Synth 8-3886] merging instance 'signed_mult/present_state_reg[3]' (FD) to 'signed_mult/present_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/present_state_reg[2]' (FD) to 'signed_mult/present_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'signed_mult/present_state_reg[0]' (FD) to 'signed_mult/present_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/present_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[1]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[2]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[3]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[4]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[5]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[6]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[7]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[8]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[9]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[10]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[11]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[12]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[13]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[14]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[15]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[16]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[17]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[18]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[19]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[20]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[21]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[22]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[23]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[24]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[25]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[26]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[27]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[28]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[29]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_tick_reg[30]' (FDR) to 'rx_tick_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_tick_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[8]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[9]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[10]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[11]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[12]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[13]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[14]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[15]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[16]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface1_bank_bus_dat_r_reg[16]' (FDR) to 'csr_bankarray_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface3_bank_bus_dat_r_reg[17]' (FDR) to 'csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface1_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_exception_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_tick_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/quant/threshold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\signed_mult/rst_relu_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/\decodeStage_mmuRsp_physicalAddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_68__reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[47]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[46]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[45]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[44]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[43]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[42]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[41]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[40]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[39]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[38]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[37]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[36]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[35]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[34]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[33]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[32]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[31]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[30]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[29]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[28]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[27]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[26]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[25]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[24]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[23]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[22]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[21]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[20]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[19]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[18]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[17]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[16]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[15]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[14]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[13]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[12]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[11]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[10]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[9]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[8]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[7]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[6]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[5]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[4]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[3]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[2]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[1]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[0]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[47]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[46]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[45]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[44]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[43]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[42]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[41]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[40]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[39]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[38]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[37]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[36]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[35]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[34]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[33]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[32]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[31]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[30]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[29]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[28]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[27]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[26]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[25]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[24]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[23]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[22]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[21]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[20]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[19]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[18]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[17]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[16]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[15]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[14]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[47]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[46]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[45]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[44]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[43]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[42]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[41]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[40]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[39]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[38]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[37]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[36]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[35]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[34]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[33]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[32]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[31]__1) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (signed_mult/quant/result1_reg[30]__1) is unused and will be removed from module mult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 209 ; free virtual = 4283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|mult        | p_0_out    | 64x8          | LUT            | 
|mult        | p_0_out    | 64x8          | LUT            | 
|mult        | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mult                            | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|mult                            | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mult        | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	 | 
|mult        | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|signed_mult | A*B                 | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | (A:0x1af30)*B2      | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|signed_mult | (PCIN>>17)+A*B2     | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|signed_mult | A2*B                | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | PCIN+A2*(B:0x1af30) | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | (PCIN>>17)+A2*B     | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|signed_mult | A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | (PCIN>>17)+A2*B     | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | PCIN+A2*(B:0x1af30) | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'              | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'              | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'              | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 129 ; free virtual = 4114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2254.000 ; gain = 466.965 ; free physical = 133 ; free virtual = 4107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1_           | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mult                            | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|mult                            | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mult        | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	 | 
|mult        | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2331.211 ; gain = 544.176 ; free physical = 183 ; free virtual = 4100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 189 ; free virtual = 4097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 189 ; free virtual = 4097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 172 ; free virtual = 4097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 172 ; free virtual = 4097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 172 ; free virtual = 4096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 172 ; free virtual = 4096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   138|
|3     |DSP48E1     |     1|
|4     |DSP48E1_2   |     1|
|5     |DSP48E1_3   |     4|
|6     |DSP48E1_4   |     1|
|7     |DSP48E1_5   |     3|
|8     |LUT1        |   114|
|9     |LUT2        |   252|
|10    |LUT3        |   488|
|11    |LUT4        |   369|
|12    |LUT5        |   473|
|13    |LUT6        |  1119|
|14    |RAM32M      |     4|
|15    |RAMB18E1    |     4|
|16    |RAMB18E1_2  |     4|
|17    |RAMB36E1    |     1|
|18    |RAMB36E1_1  |     2|
|19    |RAMB36E1_10 |     1|
|20    |RAMB36E1_2  |     4|
|21    |RAMB36E1_3  |     1|
|22    |RAMB36E1_4  |     1|
|23    |RAMB36E1_5  |     1|
|24    |RAMB36E1_6  |     1|
|25    |RAMB36E1_7  |     1|
|26    |RAMB36E1_8  |     1|
|27    |RAMB36E1_9  |     1|
|28    |FDRE        |  1825|
|29    |FDSE        |    65|
|30    |IBUF        |     3|
|31    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  4885|
|2     |  VexRiscv                 |VexRiscv         |  3854|
|3     |    IBusCachedPlugin_cache |InstructionCache |   926|
|4     |    dataCache_1_           |DataCache        |   826|
|5     |  signed_mult              |signed_mult      |   244|
|6     |    activation             |ReLu             |    74|
|7     |    quant                  |quantization     |   137|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.180 ; gain = 547.145 ; free physical = 172 ; free virtual = 4096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 252 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2334.180 ; gain = 373.457 ; free physical = 242 ; free virtual = 4167
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2334.188 ; gain = 547.145 ; free physical = 242 ; free virtual = 4167
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2334.188 ; gain = 0.000 ; free physical = 311 ; free virtual = 4236
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc:20]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.195 ; gain = 0.000 ; free physical = 251 ; free virtual = 4176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2366.195 ; gain = 830.727 ; free physical = 420 ; free virtual = 4345
## report_timing_summary -file mult_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_utilization -hierarchical -file mult_utilization_hierarchical_synth.rpt
## report_utilization -file mult_utilization_synth.rpt
## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2655.699 ; gain = 101.656 ; free physical = 134 ; free virtual = 4058

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a801368d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.699 ; gain = 0.000 ; free physical = 134 ; free virtual = 4058

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fdd22454

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1be2c2f9a

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135f095f4

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 135f095f4

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 135f095f4

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 135f095f4

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3933
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              1  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               3  |                                              4  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3934
Ending Logic Optimization Task | Checksum: 1a511fff6

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2716.684 ; gain = 0.000 ; free physical = 150 ; free virtual = 3934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-16.305 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 222f2c608

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 320 ; free virtual = 3920
Ending Power Optimization Task | Checksum: 222f2c608

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3078.449 ; gain = 361.766 ; free physical = 326 ; free virtual = 3926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 222f2c608

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 326 ; free virtual = 3926

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 326 ; free virtual = 3926
Ending Netlist Obfuscation Task | Checksum: 1948cf90b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 326 ; free virtual = 3926
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3078.449 ; gain = 524.406 ; free physical = 326 ; free virtual = 3926
## place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 322 ; free virtual = 3921
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 156f78f82

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 322 ; free virtual = 3921
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 322 ; free virtual = 3921

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd87f5c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 319 ; free virtual = 3919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ac101680

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 316 ; free virtual = 3916

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac101680

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 316 ; free virtual = 3916
Phase 1 Placer Initialization | Checksum: 1ac101680

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 316 ; free virtual = 3916

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1059e756c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 309 ; free virtual = 3910

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 273 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 0 new cell, deleted 90 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 293 ; free virtual = 3893

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             90  |                    90  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             90  |                    90  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12a0f87db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 293 ; free virtual = 3893
Phase 2.2 Global Placement Core | Checksum: 92f82160

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3892
Phase 2 Global Placement | Checksum: 92f82160

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 293 ; free virtual = 3893

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 130c01871

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 292 ; free virtual = 3892

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c5af4148

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3892

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1034de4fa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1820c738a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3892

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 149f521e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3891

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13b01fc72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 290 ; free virtual = 3891

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1af15c1a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 290 ; free virtual = 3891

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17b957031

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 291 ; free virtual = 3891

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: ee157834

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 289 ; free virtual = 3889
Phase 3 Detail Placement | Checksum: ee157834

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 289 ; free virtual = 3889

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1571ef479

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1571ef479

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 284 ; free virtual = 3885
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.732. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: aa20683d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 283 ; free virtual = 3882
Phase 4.1 Post Commit Optimization | Checksum: aa20683d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 283 ; free virtual = 3882

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: aa20683d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3884

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: aa20683d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3884

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3884
Phase 4.4 Final Placement Cleanup | Checksum: 130c3ebc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3885
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130c3ebc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3885
Ending Placer Task | Checksum: 11c835bfd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 285 ; free virtual = 3885
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 3897
## report_utilization -hierarchical -file mult_utilization_hierarchical_place.rpt
## report_utilization -file mult_utilization_place.rpt
## report_io -file mult_io.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 281 ; free virtual = 3889
## report_control_sets -verbose -file mult_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 290 ; free virtual = 3897
## report_clock_utilization -file mult_clock_utilization.rpt
## route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 234fdc7a ConstDB: 0 ShapeSum: f9337f83 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1630ecd39

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 193 ; free virtual = 3776
Post Restoration Checksum: NetGraph: da2f9fc6 NumContArr: 88df2d73 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1630ecd39

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 152 ; free virtual = 3753

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1630ecd39

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 127 ; free virtual = 3719

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1630ecd39

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 121 ; free virtual = 3719
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e195efde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 136 ; free virtual = 3707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.880 | TNS=-13.900| WHS=-0.178 | THS=-36.415|

Phase 2 Router Initialization | Checksum: 190a3b431

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 134 ; free virtual = 3706

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4460
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2ff2fd0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 213 ; free virtual = 3701

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1152
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.878 | TNS=-13.877| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cfa226a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702
Phase 4 Rip-up And Reroute | Checksum: 1cfa226a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a20273d3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 203 ; free virtual = 3702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.730 | TNS=-11.509| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10bd0d38b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10bd0d38b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702
Phase 5 Delay and Skew Optimization | Checksum: 10bd0d38b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 203 ; free virtual = 3702

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 167182398

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.730 | TNS=-11.509| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186f8996f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702
Phase 6 Post Hold Fix | Checksum: 186f8996f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14192 %
  Global Horizontal Routing Utilization  = 2.00008 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y9 -> INT_R_X51Y9
   INT_R_X49Y8 -> INT_R_X49Y8
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11edf91bc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 204 ; free virtual = 3702

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11edf91bc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3700

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9cc68842

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3700

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.730 | TNS=-11.509| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9cc68842

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3700
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 241 ; free virtual = 3739

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 241 ; free virtual = 3739
## phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 240 ; free virtual = 3738

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.730 | TNS=-11.505 | WHS=0.036 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d4964d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 236 ; free virtual = 3734
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.730 | TNS=-11.505 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[10].  Re-placed instance signed_mult/rstl_mult_reg[10]
INFO: [Physopt 32-952] Improved path group WNS = -0.729. Path group: clk125. Processed net: signed_mult/rstl_mult[10].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[2].  Re-placed instance signed_mult/rstl_mult_reg[2]
INFO: [Physopt 32-952] Improved path group WNS = -0.729. Path group: clk125. Processed net: signed_mult/rstl_mult[2].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[6].  Re-placed instance signed_mult/rstl_mult_reg[6]
INFO: [Physopt 32-952] Improved path group WNS = -0.727. Path group: clk125. Processed net: signed_mult/rstl_mult[6].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[11].  Re-placed instance signed_mult/rstl_mult_reg[11]
INFO: [Physopt 32-952] Improved path group WNS = -0.727. Path group: clk125. Processed net: signed_mult/rstl_mult[11].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[16].  Re-placed instance signed_mult/rstl_mult_reg[16]
INFO: [Physopt 32-952] Improved path group WNS = -0.726. Path group: clk125. Processed net: signed_mult/rstl_mult[16].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[3].  Re-placed instance signed_mult/rstl_mult_reg[3]
INFO: [Physopt 32-952] Improved path group WNS = -0.726. Path group: clk125. Processed net: signed_mult/rstl_mult[3].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[7].  Re-placed instance signed_mult/rstl_mult_reg[7]
INFO: [Physopt 32-952] Improved path group WNS = -0.717. Path group: clk125. Processed net: signed_mult/rstl_mult[7].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[13].  Re-placed instance signed_mult/rstl_mult_reg[13]
INFO: [Physopt 32-952] Improved path group WNS = -0.717. Path group: clk125. Processed net: signed_mult/rstl_mult[13].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[9].  Re-placed instance signed_mult/rstl_mult_reg[9]
INFO: [Physopt 32-952] Improved path group WNS = -0.716. Path group: clk125. Processed net: signed_mult/rstl_mult[9].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[1].  Re-placed instance signed_mult/rstl_mult_reg[1]
INFO: [Physopt 32-952] Improved path group WNS = -0.716. Path group: clk125. Processed net: signed_mult/rstl_mult[1].
INFO: [Physopt 32-663] Processed net signed_mult/rstl_mult[5].  Re-placed instance signed_mult/rstl_mult_reg[5]
INFO: [Physopt 32-952] Improved path group WNS = -0.715. Path group: clk125. Processed net: signed_mult/rstl_mult[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: signed_mult/rstl_mult[12].
INFO: [Physopt 32-703] Processed net signed_mult/rstl_mult0_n_93. Clock skew was adjusted for instance signed_mult/rstl_mult0.
INFO: [Physopt 32-952] Improved path group WNS = -0.639. Path group: clk125. Processed net: signed_mult/rstl_mult0_n_93.
INFO: [Physopt 32-703] Processed net signed_mult/rstl_mult0_n_93. Clock skew was adjusted for instance signed_mult/rstl_mult0.
INFO: [Physopt 32-952] Improved path group WNS = -0.415. Path group: clk125. Processed net: signed_mult/rstl_mult0_n_93.
INFO: [Physopt 32-703] Processed net signed_mult/rstl_mult0_n_93. Clock skew was adjusted for instance signed_mult/rstl_mult0.
INFO: [Physopt 32-952] Improved path group WNS = -0.339. Path group: clk125. Processed net: signed_mult/rstl_mult0_n_93.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: signed_mult/rstl_mult0_n_105.
INFO: [Physopt 32-703] Processed net grant. Clock skew was adjusted for instance grant_reg.
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: clk125. Processed net: grant.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: VexRiscv/IBusCachedPlugin_cache/lineLoader_address[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: VexRiscv/IBusCachedPlugin_cache/rstl_mult0_i_19_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.191. Path group: clk125. Processed net: VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: signed_mult/rstl_mult0_n_93.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: clk125_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk125. Processed net: clk125.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.191 | TNS=-2.829 | WHS=0.036 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 20d4964d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 233 ; free virtual = 3732
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 233 ; free virtual = 3732
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.191 | TNS=-2.829 | WHS=0.036 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.540  |          8.676  |            0  |              0  |                    16  |           0  |           1  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 233 ; free virtual = 3732
Ending Physical Synthesis Task | Checksum: 20d4964d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 233 ; free virtual = 3732
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 308 ; free virtual = 3807
## report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.191       -2.829                     17                 5219        0.036        0.000                      0                 5219        2.750        0.000                       0                  1958  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125             -0.191       -2.829                     17                 5219        0.036        0.000                      0                 5219        2.750        0.000                       0                  1958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


## write_checkpoint -force mult_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 309 ; free virtual = 3808
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3078.449 ; gain = 0.000 ; free physical = 290 ; free virtual = 3805
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult_route.dcp' has been generated.
## report_route_status -file mult_route_status.rpt
## report_drc -file mult_drc.rpt
Command: report_drc -file mult_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/mult_drc.rpt.
report_drc completed successfully
## report_timing_summary -datasheet -max_paths 10 -file mult_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_power -file mult_power.rpt
Command: report_power -file mult_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# source "mult_bitstream.tcl"
## write_bitstream -force mult.bit 
Command: write_bitstream -force mult.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP signed_mult/quant/result10__0 output signed_mult/quant/result10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP signed_mult/rstl_mult0 output signed_mult/rstl_mult0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg multiplier stage VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg multiplier stage VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg multiplier stage VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP signed_mult/quant/result10__0 multiplier stage signed_mult/quant/result10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP signed_mult/quant/result1_reg multiplier stage signed_mult/quant/result1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP signed_mult/rstl_mult0 multiplier stage signed_mult/rstl_mult0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG clk125_IBUF_BUFG_inst is driven by another global buffer clk125_IBUF_BUFG_inst_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG clk125_IBUF_BUFG_inst_replica is driven by another global buffer clk125_IBUF_BUFG_inst_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG clk125_IBUF_BUFG_inst_replica_1 is driven by another global buffer clk125_IBUF_BUFG_inst_replica_2. Remove non-muxed BUFG if it is not desired
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mult.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/02_soc_multiplier/build/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Aug 21 11:39:15 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3185.922 ; gain = 107.473 ; free physical = 430 ; free virtual = 3764
## quit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 11:39:15 2021...
