// Seed: 1348939075
`endcelldefine
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  output id_1;
  logic id_3;
  logic id_4;
  type_7(
      id_2, 1'h0, {1, 1}
  );
  assign id_1 = id_4;
  generate
    assign id_1 = id_4 | id_2;
  endgenerate
endmodule
