#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Apr 24 07:48:15 2015
# Process ID: 680
# Log file: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl
# open_project vivado_prj.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
# update_compile_order -fileset sources_1
# reset_run impl_1
# reset_run synth_1
# launch_runs synth_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:BasicQuadrotorControlv2_hdl_dut_ipcore:1.0 - BasicQuadrotorControlv2_hdl_dut_ipcore_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <System> from BD file <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd>
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /BasicQuadrotorControlv2_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /BasicQuadrotorControlv2_hdl_dut_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
Exporting to file C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hw_handoff/System.hwh
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BasicQuadrotorControlv2_hdl_dut_ipcore_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:BasicQuadrotorControlv2_hdl_dut_ipcore:1.0 - BasicQuadrotorControlv2_hdl_dut_ipcore_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <System> from BD file <C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd>
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BasicQuadrotorControlv2_hdl_dut_ipcore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
[Fri Apr 24 07:49:24 2015] Launched synth_1...
Run output will be captured here: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 357.418 ; gain = 157.184
# wait_on_run synth_1
[Fri Apr 24 07:49:24 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log System_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source System_wrapper.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source System_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore [current_fileset]
# add_files C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/System.bd]
# read_vhdl -library xil_defaultlib C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
# read_xdc C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc
# set_property used_in_implementation false [get_files C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.cache/wt [current_project]
# set_property parent.project_dir C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj [current_project]
# catch { write_hwdef -file System_wrapper.hwdef }
# synth_design -top System_wrapper -part xc7z020clg400-1
Command: synth_design -top System_wrapper -part xc7z020clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 252.340 ; gain = 123.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'System' declared at 'C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:579' bound to instance 'System_i' of component 'System' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:91]
INFO: [Synth 8-638] synthesizing module 'System' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:619]
INFO: [Synth 8-3491] module 'System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/synth/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.vhd:56' bound to instance 'BasicQuadrotorControlv2_hdl_dut_ipcore_0' of component 'System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:862]
INFO: [Synth 8-638] synthesizing module 'System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/synth/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.vhd:94]
INFO: [Synth 8-3491] module 'BasicQuadrotorControlv2_hdl_dut_ipcore' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore.vhd:29' bound to instance 'U0' of component 'BasicQuadrotorControlv2_hdl_dut_ipcore' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/synth/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore.vhd:67]
INFO: [Synth 8-3491] module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite.vhd:22' bound to instance 'u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst' of component 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite.vhd:66]
INFO: [Synth 8-3491] module 'BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder.vhd:22' bound to instance 'u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst' of component 'BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite.vhd:150]
INFO: [Synth 8-638] synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder' (1#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder.vhd:52]
INFO: [Synth 8-3491] module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module.vhd:22' bound to instance 'u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst' of component 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite.vhd:178]
INFO: [Synth 8-638] synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module' (2#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite' (3#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite.vhd:66]
INFO: [Synth 8-3491] module 'BasicQuadrotorControlv2_hdl_dut_ipcore_dut' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_dut.vhd:22' bound to instance 'u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst' of component 'BasicQuadrotorControlv2_hdl_dut_ipcore_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore.vhd:237]
INFO: [Synth 8-638] synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_dut.vhd:60]
INFO: [Synth 8-3491] module 'hdl_dut' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:57' bound to instance 'u_hdl_dut' of component 'hdl_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_dut.vhd:134]
INFO: [Synth 8-638] synthesizing module 'hdl_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:95]
INFO: [Synth 8-3491] module 'adxl_dut' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:23' bound to instance 'u_adxl_dut' of component 'adxl_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:226]
INFO: [Synth 8-638] synthesizing module 'adxl_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:39]
INFO: [Synth 8-3491] module 'Counter2' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2.vhd:22' bound to instance 'u_Counter2' of component 'Counter2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Counter2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2.vhd:32]
INFO: [Synth 8-3491] module 'Wrap_To_Zero' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero.vhd:22' bound to instance 'u_Wrap_To_Zero' of component 'Wrap_To_Zero' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Wrap_To_Zero' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Wrap_To_Zero' (4#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Counter2' (5#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2.vhd:32]
INFO: [Synth 8-3491] module 'Initialized_Check' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check.vhd:22' bound to instance 'u_Initialized_Check' of component 'Initialized_Check' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Initialized_Check' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Initialized_Check' (6#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check.vhd:32]
INFO: [Synth 8-3491] module 'Detect_Increase1' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1.vhd:22' bound to instance 'u_Detect_Increase1' of component 'Detect_Increase1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Detect_Increase1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Detect_Increase1' (7#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1.vhd:32]
INFO: [Synth 8-3491] module 'Transmit' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit.vhd:23' bound to instance 'u_Transmit' of component 'Transmit' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Transmit' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Transmit' (8#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit.vhd:41]
INFO: [Synth 8-3491] module 'Separate_MB' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Separate_MB.vhd:22' bound to instance 'u_Separate_MB' of component 'Separate_MB' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Separate_MB' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Separate_MB.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Separate_MB' (9#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Separate_MB.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'adxl_dut' (10#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:39]
INFO: [Synth 8-3491] module 'l3g_dut' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:23' bound to instance 'u_l3g_dut' of component 'l3g_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:240]
INFO: [Synth 8-638] synthesizing module 'l3g_dut' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:40]
INFO: [Synth 8-3491] module 'Counter2_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2_block.vhd:22' bound to instance 'u_Counter2' of component 'Counter2_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Counter2_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2_block.vhd:32]
INFO: [Synth 8-3491] module 'Wrap_To_Zero_block1' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block1.vhd:22' bound to instance 'u_Wrap_To_Zero' of component 'Wrap_To_Zero_block1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2_block.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Wrap_To_Zero_block1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Wrap_To_Zero_block1' (11#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Counter2_block' (12#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter2_block.vhd:32]
INFO: [Synth 8-3491] module 'Counter1' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter1.vhd:22' bound to instance 'u_Counter1' of component 'Counter1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Counter1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter1.vhd:32]
INFO: [Synth 8-3491] module 'Wrap_To_Zero_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block.vhd:22' bound to instance 'u_Wrap_To_Zero' of component 'Wrap_To_Zero_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Wrap_To_Zero_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Wrap_To_Zero_block' (13#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Counter1' (14#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter1.vhd:32]
INFO: [Synth 8-3491] module 'Initialized_Check_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check_block.vhd:23' bound to instance 'u_Initialized_Check' of component 'Initialized_Check_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Initialized_Check_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Initialized_Check_block' (15#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Initialized_Check_block.vhd:34]
INFO: [Synth 8-3491] module 'Detect_Increase1_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1_block.vhd:22' bound to instance 'u_Detect_Increase1' of component 'Detect_Increase1_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Detect_Increase1_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1_block.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Detect_Increase1_block' (16#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Detect_Increase1_block.vhd:32]
INFO: [Synth 8-3491] module 'Transmit_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit_block.vhd:23' bound to instance 'u_Transmit' of component 'Transmit_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Transmit_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit_block.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Transmit_block' (17#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Transmit_block.vhd:41]
INFO: [Synth 8-3491] module 'Counter3' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter3.vhd:22' bound to instance 'u_Counter3' of component 'Counter3' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:235]
INFO: [Synth 8-638] synthesizing module 'Counter3' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter3.vhd:32]
INFO: [Synth 8-3491] module 'Wrap_To_Zero_block2' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block2.vhd:22' bound to instance 'u_Wrap_To_Zero' of component 'Wrap_To_Zero_block2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Wrap_To_Zero_block2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Wrap_To_Zero_block2' (18#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Wrap_To_Zero_block2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Counter3' (19#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter3.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'l3g_dut' (20#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:40]
INFO: [Synth 8-3491] module 'PWM_Motor1' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor1.vhd:22' bound to instance 'u_PWM_Motor1' of component 'PWM_Motor1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:255]
INFO: [Synth 8-638] synthesizing module 'PWM_Motor1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor1.vhd:36]
INFO: [Synth 8-3491] module 'Calculate_f_coeff' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff.vhd:22' bound to instance 'u_Calculate_f_coeff' of component 'Calculate_f_coeff' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Calculate_f_coeff' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Calculate_f_coeff' (21#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff.vhd:29]
INFO: [Synth 8-3491] module 'Chart' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:23' bound to instance 'u_Chart' of component 'Chart' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Chart' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Chart' (22#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'PWM_Motor1' (23#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor1.vhd:36]
INFO: [Synth 8-3491] module 'PWM_Motor2' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor2.vhd:22' bound to instance 'u_PWM_Motor2' of component 'PWM_Motor2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:267]
INFO: [Synth 8-638] synthesizing module 'PWM_Motor2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor2.vhd:36]
INFO: [Synth 8-3491] module 'Calculate_f_coeff_block' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block.vhd:22' bound to instance 'u_Calculate_f_coeff' of component 'Calculate_f_coeff_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Calculate_f_coeff_block' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Calculate_f_coeff_block' (24#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block.vhd:29]
INFO: [Synth 8-3491] module 'Chart' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:23' bound to instance 'u_Chart' of component 'Chart' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor2.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'PWM_Motor2' (25#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor2.vhd:36]
INFO: [Synth 8-3491] module 'PWM_Motor3' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor3.vhd:22' bound to instance 'u_PWM_Motor3' of component 'PWM_Motor3' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:279]
INFO: [Synth 8-638] synthesizing module 'PWM_Motor3' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor3.vhd:36]
INFO: [Synth 8-3491] module 'Calculate_f_coeff_block1' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block1.vhd:22' bound to instance 'u_Calculate_f_coeff' of component 'Calculate_f_coeff_block1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor3.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Calculate_f_coeff_block1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Calculate_f_coeff_block1' (26#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block1.vhd:29]
INFO: [Synth 8-3491] module 'Chart' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:23' bound to instance 'u_Chart' of component 'Chart' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor3.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'PWM_Motor3' (27#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor3.vhd:36]
INFO: [Synth 8-3491] module 'PWM_Motor4' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor4.vhd:22' bound to instance 'u_PWM_Motor4' of component 'PWM_Motor4' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:291]
INFO: [Synth 8-638] synthesizing module 'PWM_Motor4' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor4.vhd:36]
INFO: [Synth 8-3491] module 'Calculate_f_coeff_block2' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block2.vhd:22' bound to instance 'u_Calculate_f_coeff' of component 'Calculate_f_coeff_block2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Calculate_f_coeff_block2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Calculate_f_coeff_block2' (28#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Calculate_f_coeff_block2.vhd:29]
INFO: [Synth 8-3491] module 'Chart' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Chart.vhd:23' bound to instance 'u_Chart' of component 'Chart' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor4.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'PWM_Motor4' (29#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/PWM_Motor4.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'hdl_dut' (30#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/hdl_dut.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore_dut' (31#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore_dut.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'BasicQuadrotorControlv2_hdl_dut_ipcore' (32#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/BasicQuadrotorControlv2_hdl_dut_ipcore.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0' (33#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/synth/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.vhd:94]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:898]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:902]
INFO: [Synth 8-638] synthesizing module 'System_axi_interconnect_0_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:392]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FHMR11' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:78]
INFO: [Synth 8-3491] module 'System_auto_pc_0' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'System_auto_pc_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:259]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (34#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (35#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (35#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (35#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (35#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (36#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (37#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (38#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (39#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (40#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (41#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (42#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (43#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (43#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (44#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (45#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (46#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (46#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (46#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (47#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (48#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (49#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'System_auto_pc_0' (50#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FHMR11' (51#1) [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'System_axi_interconnect_0_0' (52#1) [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:392]
INFO: [Synth 8-3491] module 'System_clk_wiz_0_0' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:74' bound to instance 'clk_wiz_0' of component 'System_clk_wiz_0_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:970]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'System_clk_wiz_0_0_clk_wiz' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:74' bound to instance 'U0' of component 'System_clk_wiz_0_0_clk_wiz' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_0_clk_wiz' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_ibufg' to cell 'IBUF' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:120]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:132]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:196]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_0_clk_wiz' (53#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_0' (54#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'System_proc_sys_reset_0_0' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/synth/System_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'System_proc_sys_reset_0_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:977]
INFO: [Synth 8-638] synthesizing module 'System_proc_sys_reset_0_0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/synth/System_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/synth/System_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (55#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'lpf' (56#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (57#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (58#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (59#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'System_proc_sys_reset_0_0' (60#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/synth/System_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'System_processing_system7_0_0' declared at 'c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'System_processing_system7_0_0' [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:990]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_0' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_4_processing_system7' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (61#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2217]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (62#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2220]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (63#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_4_processing_system7' (64#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_4_processing_system7' requires 686 connections, but only 673 given [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:299]
INFO: [Synth 8-256] done synthesizing module 'System_processing_system7_0_0' (65#1) [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'System' (66#1) [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (67#1) [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 374.180 ; gain = 245.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'System_i/clk_wiz_0/U0/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:120]

Processing XDC Constraints
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/System_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/System_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Finished Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/System_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 553.367 ; gain = 424.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for System_i. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for BasicQuadrotorControlv2_hdl_dut_ipcore_0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 44).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 553.367 ; gain = 424.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 553.367 ; gain = 424.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'is_Transmit_reg' in module 'Transmit'
INFO: [Synth 8-802] inferred FSM for state register 'is_Transmit_reg' in module 'Transmit_block'
INFO: [Synth 8-4471] merging register 'Delay10_out1_reg[7:0]' into 'Delay_out1_reg[6][7:0]' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:444]
INFO: [Synth 8-802] inferred FSM for state register 'is_Chart_reg' in module 'Chart'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'is_Transmit_reg' using encoding 'one-hot' in module 'Transmit'
INFO: [Synth 8-3354] encoded FSM with state register 'is_Transmit_reg' using encoding 'one-hot' in module 'Transmit_block'
INFO: [Synth 8-3354] encoded FSM with state register 'is_Chart_reg' using encoding 'one-hot' in module 'Chart'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 14    
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 27    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 23    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 97    
+---Multipliers : 
	                 8x32  Multipliers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 23    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 48    
	   7 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 129   
	  17 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module System_wrapper 
Detailed RTL Component Info : 
Module BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 18    
Module BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
Module BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite 
Detailed RTL Component Info : 
Module Wrap_To_Zero 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Counter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Initialized_Check 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Detect_Increase1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 5     
	   7 Input     48 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 14    
	  11 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
Module Separate_MB 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module adxl_dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
Module Wrap_To_Zero_block1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Counter2_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Wrap_To_Zero_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Counter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Initialized_Check_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Detect_Increase1_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Transmit_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
Module Wrap_To_Zero_block2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Counter3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module l3g_dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
Module Calculate_f_coeff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Chart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module PWM_Motor1 
Detailed RTL Component Info : 
Module Calculate_f_coeff_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module PWM_Motor2 
Detailed RTL Component Info : 
Module Calculate_f_coeff_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module PWM_Motor3 
Detailed RTL Component Info : 
Module Calculate_f_coeff_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module PWM_Motor4 
Detailed RTL Component Info : 
Module hdl_dut 
Detailed RTL Component Info : 
Module BasicQuadrotorControlv2_hdl_dut_ipcore_dut 
Detailed RTL Component Info : 
Module BasicQuadrotorControlv2_hdl_dut_ipcore 
Detailed RTL Component Info : 
Module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module System_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_1FHMR11 
Detailed RTL Component Info : 
Module System_axi_interconnect_0_0 
Detailed RTL Component Info : 
Module System_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
Module System_clk_wiz_0_0 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module System_proc_sys_reset_0_0 
Detailed RTL Component Info : 
Module processing_system7_v5_4_processing_system7 
Detailed RTL Component Info : 
Module System_processing_system7_0_0 
Detailed RTL Component Info : 
Module System 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 560.191 ; gain = 431.203
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Delay19_out1_reg' into 'u_Transmit/MOSI_reg_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:345]
INFO: [Synth 8-4471] merging register 'Delay1_out1_reg' into 'u_Transmit/ready_reg_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/adxl_dut.vhd:277]
INFO: [Synth 8-4471] merging register 'u_Counter1/Trigger_delayed_reg' into 'u_Counter2/Trigger_delayed_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/Counter1.vhd:65]
INFO: [Synth 8-4471] merging register 'Delay19_out1_reg' into 'u_Transmit/MOSI_reg_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:482]
INFO: [Synth 8-4471] merging register 'Delay1_out1_reg' into 'u_Transmit/ready_reg_reg' [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/BasicQuadrotorControlv2_hdl_dut_ipcore_v1_0/5b03ab00/hdl/vhdl/l3g_dut.vhd:320]
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: Generating DSP u_Chart/cast_02, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
DSP Report: operator u_Chart/cast_02 is absorbed into DSP u_Chart/cast_02.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 560.391 ; gain = 431.402
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 560.391 ; gain = 431.402
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name | OP MODE        | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Chart       | A*B            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | (PCIN>>17)+A*B | No           | 16 (N)           | 9 (N)  | 23 (Y) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | A*B            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | (PCIN>>17)+A*B | No           | 16 (N)           | 9 (N)  | 23 (Y) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | A*B            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | (PCIN>>17)+A*B | No           | 16 (N)           | 9 (N)  | 23 (Y) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | A*B            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|Chart       | (PCIN>>17)+A*B | No           | 16 (N)           | 9 (N)  | 23 (Y) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
+------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[15] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[14] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[13] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[12] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[11] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[10] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[9] ) is unused and will be removed from module l3g_dut.
WARNING: [Synth 8-3332] Sequential element (\u_Transmit/read_temp_reg[8] ) is unused and will be removed from module l3g_dut.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 587.426 ; gain = 458.438
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 587.426 ; gain = 458.438
Finished Parallel Section  : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 587.426 ; gain = 458.438
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:35 . Memory (MB): peak = 897.965 ; gain = 768.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 920.004 ; gain = 791.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[7] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[6] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[5] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[4] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[3] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_wstate_reg[2] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[7] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[6] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[5] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[4] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[3] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[2] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/axi_lite_rstate_reg[1] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/FSM_onehot_is_Transmit_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/FSM_onehot_is_Transmit_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/FSM_onehot_is_Chart_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/FSM_onehot_is_Chart_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/FSM_onehot_is_Chart_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/FSM_onehot_is_Chart_reg[0] ) is unused and will be removed from module System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module System_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module System_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:02:55 . Memory (MB): peak = 1025.215 ; gain = 896.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design System_auto_pc_0 has 4 max_fanout violations that cannot be satisfied.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:50 ; elapsed = 00:02:57 . Memory (MB): peak = 1029.211 ; gain = 900.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:50 ; elapsed = 00:02:57 . Memory (MB): peak = 1029.211 ; gain = 900.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 1029.211 ; gain = 900.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |  1344|
|4     |DSP48E1    |     8|
|5     |GND        |     1|
|6     |LUT1       |   659|
|7     |LUT2       |  3843|
|8     |LUT3       |   608|
|9     |LUT4       |   605|
|10    |LUT5       |   899|
|11    |LUT6       |   861|
|12    |MMCME2_ADV |     1|
|13    |MUXCY_L    |    82|
|14    |PS7        |     1|
|15    |SRL16      |     1|
|16    |SRL16E     |    22|
|17    |SRLC32E    |    47|
|18    |VCC        |     1|
|19    |XORCY      |    88|
|20    |FDCE       |   724|
|21    |FDPE       |    24|
|22    |FDRE       |   590|
|23    |FDSE       |    66|
|24    |IBUF       |     3|
|25    |OBUF       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                |Module                                                      |Cells |
+------+------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                     |                                                            | 10621|
|2     |  System_i                                                              |System                                                      | 10609|
|3     |    BasicQuadrotorControlv2_hdl_dut_ipcore_0                            |System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0           |  9003|
|4     |      U0                                                                |BasicQuadrotorControlv2_hdl_dut_ipcore                      |  2676|
|5     |        u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst          |BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite             |   405|
|6     |          u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst    |BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder         |   270|
|7     |          u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst |BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module      |   135|
|8     |        u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst               |BasicQuadrotorControlv2_hdl_dut_ipcore_dut                  |  2271|
|9     |          u_hdl_dut                                                     |hdl_dut                                                     |  2271|
|10    |            u_PWM_Motor1                                                |PWM_Motor1                                                  |   134|
|11    |              u_Chart                                                   |Chart_6                                                     |   134|
|12    |            u_PWM_Motor2                                                |PWM_Motor2                                                  |   134|
|13    |              u_Chart                                                   |Chart_5                                                     |   134|
|14    |            u_PWM_Motor3                                                |PWM_Motor3                                                  |   134|
|15    |              u_Chart                                                   |Chart_4                                                     |   134|
|16    |            u_PWM_Motor4                                                |PWM_Motor4                                                  |   134|
|17    |              u_Chart                                                   |Chart                                                       |   134|
|18    |            u_adxl_dut                                                  |adxl_dut                                                    |   709|
|19    |              u_Counter2                                                |Counter2                                                    |   133|
|20    |              u_Detect_Increase1                                        |Detect_Increase1                                            |     1|
|21    |              u_Initialized_Check                                       |Initialized_Check                                           |     6|
|22    |              u_Separate_MB                                             |Separate_MB                                                 |    49|
|23    |              u_Transmit                                                |Transmit                                                    |   516|
|24    |            u_l3g_dut                                                   |l3g_dut                                                     |  1026|
|25    |              u_Counter1                                                |Counter1                                                    |   132|
|26    |              u_Counter2                                                |Counter2_block                                              |   133|
|27    |              u_Counter3                                                |Counter3                                                    |   134|
|28    |              u_Detect_Increase1                                        |Detect_Increase1_block                                      |     1|
|29    |              u_Initialized_Check                                       |Initialized_Check_block                                     |     5|
|30    |              u_Transmit                                                |Transmit_block                                              |   499|
|31    |    axi_interconnect_0                                                  |System_axi_interconnect_0_0                                 |  1314|
|32    |      s00_couplers                                                      |s00_couplers_imp_1FHMR11                                    |  1314|
|33    |        auto_pc                                                         |System_auto_pc_0                                            |  1314|
|34    |          inst                                                          |axi_protocol_converter_v2_1_axi_protocol_converter          |  1314|
|35    |            \gen_axilite.gen_b2s_conv.axilite_b2s                       |axi_protocol_converter_v2_1_b2s                             |  1314|
|36    |              \RD.ar_channel_0                                          |axi_protocol_converter_v2_1_b2s_ar_channel                  |   214|
|37    |                ar_cmd_fsm_0                                            |axi_protocol_converter_v2_1_b2s_rd_cmd_fsm                  |    31|
|38    |                cmd_translator_0                                        |axi_protocol_converter_v2_1_b2s_cmd_translator_1            |   171|
|39    |                  incr_cmd_0                                            |axi_protocol_converter_v2_1_b2s_incr_cmd_2                  |    77|
|40    |                  wrap_cmd_0                                            |axi_protocol_converter_v2_1_b2s_wrap_cmd_3                  |    89|
|41    |              \RD.r_channel_0                                           |axi_protocol_converter_v2_1_b2s_r_channel                   |   174|
|42    |                rd_data_fifo_0                                          |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 |   109|
|43    |                transaction_fifo_0                                      |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 |    51|
|44    |              SI_REG                                                    |axi_register_slice_v2_1_axi_register_slice                  |   627|
|45    |                ar_pipe                                                 |axi_register_slice_v2_1_axic_register_slice                 |   214|
|46    |                aw_pipe                                                 |axi_register_slice_v2_1_axic_register_slice_0               |   213|
|47    |                b_pipe                                                  |axi_register_slice_v2_1_axic_register_slice__parameterized1 |    50|
|48    |                r_pipe                                                  |axi_register_slice_v2_1_axic_register_slice__parameterized2 |   150|
|49    |              \WR.aw_channel_0                                          |axi_protocol_converter_v2_1_b2s_aw_channel                  |   219|
|50    |                aw_cmd_fsm_0                                            |axi_protocol_converter_v2_1_b2s_wr_cmd_fsm                  |    37|
|51    |                cmd_translator_0                                        |axi_protocol_converter_v2_1_b2s_cmd_translator              |   166|
|52    |                  incr_cmd_0                                            |axi_protocol_converter_v2_1_b2s_incr_cmd                    |    73|
|53    |                  wrap_cmd_0                                            |axi_protocol_converter_v2_1_b2s_wrap_cmd                    |    89|
|54    |              \WR.b_channel_0                                           |axi_protocol_converter_v2_1_b2s_b_channel                   |    79|
|55    |                bid_fifo_0                                              |axi_protocol_converter_v2_1_b2s_simple_fifo                 |    47|
|56    |                bresp_fifo_0                                            |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 |     7|
|57    |    clk_wiz_0                                                           |System_clk_wiz_0_0                                          |     5|
|58    |      U0                                                                |System_clk_wiz_0_0_clk_wiz                                  |     5|
|59    |    proc_sys_reset_0                                                    |System_proc_sys_reset_0_0                                   |    64|
|60    |      U0                                                                |proc_sys_reset__parameterized0                              |    64|
|61    |        EXT_LPF                                                         |lpf                                                         |    19|
|62    |        SEQ                                                             |sequence                                                    |    40|
|63    |          SEQ_COUNTER                                                   |upcnt_n                                                     |    14|
|64    |    processing_system7_0                                                |System_processing_system7_0_0                               |   221|
|65    |      inst                                                              |processing_system7_v5_4_processing_system7                  |   221|
+------+------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:02:59 . Memory (MB): peak = 1029.211 ; gain = 900.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:02:59 . Memory (MB): peak = 1029.211 ; gain = 900.223
INFO: [Netlist 29-17] Analyzing 1527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. System_i/clk_wiz_0/U0/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 22 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
316 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:01 . Memory (MB): peak = 1029.211 ; gain = 828.277
# write_checkpoint System_wrapper.dcp
# report_utilization -file System_wrapper_utilization_synth.rpt -pb System_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1029.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 07:52:32 2015...
[Fri Apr 24 07:52:33 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:03:10 . Memory (MB): peak = 357.418 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_axi_interconnect_0_0/System_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_axi_interconnect_0_0/System_axi_interconnect_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0/System_BasicQuadrotorControlv2_hdl_dut_ipcore_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.xci
[Fri Apr 24 07:52:33 2015] Launched impl_1...
Run output will be captured here: C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Apr 24 07:52:33 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log System_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source System_wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 904.219 ; gain = 417.484
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0'
Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
Finished Parsing XDC File [C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 904.996 ; gain = 726.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 910.059 ; gain = 0.898

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab6de98d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.795 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5296 cells.
Phase 2 Constant Propagation | Checksum: 1df16ce73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 21706 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8713 unconnected cells.
Phase 3 Sweep | Checksum: 1ea9cd2d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 910.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ea9cd2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 910.059 ; gain = 0.000
Implement Debug Cores | Checksum: 1b708c2dd
Logic Optimization | Checksum: 1b708c2dd

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1ea9cd2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 910.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 910.059 ; gain = 5.063
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 910.059 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13dab21e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 910.059 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: e036c64a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: e036c64a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: e036c64a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 13fbb521c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 910.059 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 13fbb521c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: e036c64a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.590 . Memory (MB): peak = 910.059 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: e036c64a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: e036c64a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 338a68ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.059 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 930ef47d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.059 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 18cf9ae76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.922 ; gain = 0.863

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: ab18ac03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 910.922 ; gain = 0.863

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: bbcd2990

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863
Phase 2.1.6.1 Place Init Design | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863
Phase 2.1.6 Build Placer Netlist Model | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863
Phase 2.1.7 Constrain Clocks/Macros | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863
Phase 2.1 Placer Initialization Core | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863
Phase 2 Placer Initialization | Checksum: dc581a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 910.922 ; gain = 0.863

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 16c98dc6c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 912.418 ; gain = 2.359

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 16c98dc6c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 912.418 ; gain = 2.359

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 195a0a63a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 922.875 ; gain = 12.816

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14bf6ee97

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 922.875 ; gain = 12.816

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1f6b7693f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 924.207 ; gain = 14.148

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 19ad1dcde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 924.207 ; gain = 14.148
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 17a21bfe2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 928.578 ; gain = 18.520

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 17a21bfe2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 928.641 ; gain = 18.582
Phase 4 Detail Placement | Checksum: 17a21bfe2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 23bce2230

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.710. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
Phase 5.2 Post Placement Optimization | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
Phase 5.4 Placer Reporting | Checksum: 18867ba5c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: a53e0677

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
Phase 5 Post Placement Optimization and Clean-Up | Checksum: a53e0677

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
Ending Placer Task | Checksum: 25b40d7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 928.641 ; gain = 18.582
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 928.641 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 929.348 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0cb248f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1078.758 ; gain = 140.840

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0cb248f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1078.758 ; gain = 140.840
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 7341c124

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.63  | TNS=-200   | WHS=-0.19  | THS=-28.2  |

Phase 2 Router Initialization | Checksum: 7341c124

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 973b0099

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 419
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10f50dfcd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.92  | TNS=-219   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 9b444941

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 9b444941

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.168 ; gain = 162.250
Phase 4.1.2 GlobIterForTiming | Checksum: b0df2e7f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.168 ; gain = 162.250
Phase 4.1 Global Iteration 0 | Checksum: b0df2e7f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ff3b0e6d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.91  | TNS=-218   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ff3b0e6d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1100.168 ; gain = 162.250
Phase 4 Rip-up And Reroute | Checksum: ff3b0e6d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: ff3b0e6d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.8   | TNS=-208   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 11f628ca4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 11f628ca4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11f628ca4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.8   | TNS=-205   | WHS=0.04   | THS=0      |

Phase 7 Post Hold Fix | Checksum: 11f628ca4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.454023 %
  Global Horizontal Routing Utilization  = 0.616464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
Phase 8 Route finalize | Checksum: 11f628ca4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11f628ca4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18db097dc

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.8   | TNS=-205   | WHS=0.04   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 18db097dc

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 18db097dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1100.168 ; gain = 162.250
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1100.168 ; gain = 170.820
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1100.168 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/System_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets System_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Projects/QuadRotorProject/work/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 24 07:55:48 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1445.922 ; gain = 340.918
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 07:55:49 2015...
[Fri Apr 24 07:55:50 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:17 . Memory (MB): peak = 357.418 ; gain = 0.000
# close_project
# puts "------------------------------------"
------------------------------------
# puts "Embedded system build completed."
Embedded system build completed.
# puts "You may close this shell."
You may close this shell.
# puts "------------------------------------"
------------------------------------
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 07:55:53 2015...
