*******************************************************************

  Operator    [gopIGDDRDEL]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIGDDRDEL
{
    parameter
    (
        string MIPI_MODE          = "FALSE",
        string MODE               = "DDR0",
        string DELAY_SEL          = "DEFAULT",
        bit    IODLY_CTRL_EN      = 1'b0,
        bit    IODLY_STEP[3:0]    = 4'b0000,
        bit    GRS_EN             = 1'b0,
        bit    LRS_EN             = 1'b1,
        bit    CLK_INV            = 1'b0,
        bit    LRS_INV            = 1'b0
    );
    port
    (
        input   IODLY_CTRL[2:0],
        output  IODLY_OV,

        input   DESCLK /*pragma PAP_ARC_GOP_CTRL_PIN="IOCLK"*/,
        input   SYSCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input   RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input   PADI,
        output  PADT,
        output  Q[7:0],
        output  OUT,
        output  INCK,
        input   MI,
        output  MO
    );
};

implementation impl of gopIGDDRDEL
{
    string ddr_mode = "IGDDR";
    bit    iclk[1:0] = 2'b00;
    if (MODE == "DDR0")
    {
        ddr_mode = "IGDDR";
        iclk = 2'b10;
    }
    else if (MODE == "DDR4")
    {
        ddr_mode = "IGDES4";
        iclk = 2'b00;
    }
    else if (MODE == "DDR7")
    {
        ddr_mode = "IGDES7";
        iclk = 2'b00;
    }
    else if (MODE == "DDR8")
    {
        ddr_mode = "IGDES8";
    }
    
    device devIGDES8IOLADEL gate_igddrioldel
        parameter map
        (
            CP_IDDR_MODE    => ddr_mode,
            CP_ICLK_SEL     => iclk,
            
            CP_IODLY_STEP   =>   IODLY_STEP,
            CP_GRS_DIS      =>   GRS_EN == 1'b0 ? "TRUE" : "FALSE",
            CP_INLRS_EN     =>   LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_INCLK_POL    =>   CLK_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_LRS_POL      =>   LRS_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_MIPI_EN      => MIPI_MODE == "TRUE" ? "ENABLE" : "DISABLE"
        )
        port map
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>   OUT,
        
            IODLY_CTRL   =>   IODLY_CTRL,
            IODLY_OV     =>   IODLY_OV,
            
            CLK_IO       =>   DESCLK,
            CLK_SYS      =>   SYSCLK,
            LRS          =>   RESET,
            TO           =>   PADT,
            DI           =>   PADI,
            INCK         =>   INCK,
            
            MIPI_SW_DYN_O =>  MO,
            MIPI_SW_DYN_I =>  MI
        );
};

