---
MainSourceFile:  'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/.autopilot/db/top.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          279832
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          280298
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          280765
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          564123
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      91
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      92
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      93
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      94
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      95
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      125
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      126
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      127
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      128
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      129
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      130
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      131
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      132
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      133
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      134
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      184
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      185
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      186
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      213
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      214
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      215
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      216
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      217
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      218
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      254
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      255
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_61_1:  '
    FileOffset:      61
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1141644
        Length:          0
        ReplacementText: 'VITIS_LOOP_61_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_117_1:  '
    FileOffset:      117
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1142454
        Length:          0
        ReplacementText: 'VITIS_LOOP_117_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_289_1:  '
    FileOffset:      289
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1145097
        Length:          0
        ReplacementText: 'VITIS_LOOP_289_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_449_1:  '
    FileOffset:      449
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1147816
        Length:          0
        ReplacementText: 'VITIS_LOOP_449_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_629_1:  '
    FileOffset:      629
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1150977
        Length:          0
        ReplacementText: 'VITIS_LOOP_629_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_633_2:  '
    FileOffset:      633
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1151058
        Length:          0
        ReplacementText: 'VITIS_LOOP_633_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_743_1:  '
    FileOffset:      743
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1153367
        Length:          0
        ReplacementText: 'VITIS_LOOP_743_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_840_1:  '
    FileOffset:      840
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1154857
        Length:          0
        ReplacementText: 'VITIS_LOOP_840_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_859_2:  '
    FileOffset:      859
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1155087
        Length:          0
        ReplacementText: 'VITIS_LOOP_859_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1173_1:  '
    FileOffset:      1173
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1161261
        Length:          0
        ReplacementText: 'VITIS_LOOP_1173_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1256_1:  '
    FileOffset:      1256
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1162864
        Length:          0
        ReplacementText: 'VITIS_LOOP_1256_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_68_1:  '
    FileOffset:      68
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1170700
        Length:          0
        ReplacementText: 'VITIS_LOOP_68_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_74_2:  '
    FileOffset:      74
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1170850
        Length:          0
        ReplacementText: 'VITIS_LOOP_74_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_78_3:  '
    FileOffset:      78
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1170947
        Length:          0
        ReplacementText: 'VITIS_LOOP_78_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_145_4:  '
    FileOffset:      145
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1172803
        Length:          0
        ReplacementText: 'VITIS_LOOP_145_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_151_5:  '
    FileOffset:      151
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1172953
        Length:          0
        ReplacementText: 'VITIS_LOOP_151_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_155_6:  '
    FileOffset:      155
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1173050
        Length:          0
        ReplacementText: 'VITIS_LOOP_155_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_170_7:  '
    FileOffset:      170
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1173431
        Length:          0
        ReplacementText: 'VITIS_LOOP_170_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_178_8:  '
    FileOffset:      178
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1173662
        Length:          0
        ReplacementText: 'VITIS_LOOP_178_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_243_9:  '
    FileOffset:      243
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1177109
        Length:          0
        ReplacementText: 'VITIS_LOOP_243_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_249_10:  '
    FileOffset:      249
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1177261
        Length:          0
        ReplacementText: 'VITIS_LOOP_249_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_253_11:  '
    FileOffset:      253
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1177361
        Length:          0
        ReplacementText: 'VITIS_LOOP_253_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_268_12:  '
    FileOffset:      268
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1177743
        Length:          0
        ReplacementText: 'VITIS_LOOP_268_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_276_13:  '
    FileOffset:      276
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1177981
        Length:          0
        ReplacementText: 'VITIS_LOOP_276_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_505_14:  '
    FileOffset:      505
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1193536
        Length:          0
        ReplacementText: 'VITIS_LOOP_505_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_511_15:  '
    FileOffset:      511
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1193688
        Length:          0
        ReplacementText: 'VITIS_LOOP_511_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_515_16:  '
    FileOffset:      515
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1193787
        Length:          0
        ReplacementText: 'VITIS_LOOP_515_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_525_17:  '
    FileOffset:      525
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1193964
        Length:          0
        ReplacementText: 'VITIS_LOOP_525_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_529_18:  '
    FileOffset:      529
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1194062
        Length:          0
        ReplacementText: 'VITIS_LOOP_529_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_539_19:  '
    FileOffset:      539
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1194347
        Length:          0
        ReplacementText: 'VITIS_LOOP_539_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_547_20:  '
    FileOffset:      547
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1194602
        Length:          0
        ReplacementText: 'VITIS_LOOP_547_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_908_21:  '
    FileOffset:      908
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1226841
        Length:          0
        ReplacementText: 'VITIS_LOOP_908_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_914_22:  '
    FileOffset:      914
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1226993
        Length:          0
        ReplacementText: 'VITIS_LOOP_914_22: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_918_23:  '
    FileOffset:      918
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1227093
        Length:          0
        ReplacementText: 'VITIS_LOOP_918_23: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1034_1:  '
    FileOffset:      1034
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1229769
        Length:          0
        ReplacementText: 'VITIS_LOOP_1034_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1040_2:  '
    FileOffset:      1040
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1229919
        Length:          0
        ReplacementText: 'VITIS_LOOP_1040_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1044_3:  '
    FileOffset:      1044
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1230017
        Length:          0
        ReplacementText: 'VITIS_LOOP_1044_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1131_4:  '
    FileOffset:      1131
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1233487
        Length:          0
        ReplacementText: 'VITIS_LOOP_1131_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1137_5:  '
    FileOffset:      1137
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1233638
        Length:          0
        ReplacementText: 'VITIS_LOOP_1137_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1141_6:  '
    FileOffset:      1141
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1233737
        Length:          0
        ReplacementText: 'VITIS_LOOP_1141_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1160_7:  '
    FileOffset:      1160
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1234217
        Length:          0
        ReplacementText: 'VITIS_LOOP_1160_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1167_8:  '
    FileOffset:      1167
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1234459
        Length:          0
        ReplacementText: 'VITIS_LOOP_1167_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1283_9:  '
    FileOffset:      1283
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1240031
        Length:          0
        ReplacementText: 'VITIS_LOOP_1283_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1289_10:  '
    FileOffset:      1289
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1240183
        Length:          0
        ReplacementText: 'VITIS_LOOP_1289_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1293_11:  '
    FileOffset:      1293
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1240282
        Length:          0
        ReplacementText: 'VITIS_LOOP_1293_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1313_12:  '
    FileOffset:      1313
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1240791
        Length:          0
        ReplacementText: 'VITIS_LOOP_1313_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1320_13:  '
    FileOffset:      1320
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1241040
        Length:          0
        ReplacementText: 'VITIS_LOOP_1320_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1582_14:  '
    FileOffset:      1582
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1258397
        Length:          0
        ReplacementText: 'VITIS_LOOP_1582_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1588_15:  '
    FileOffset:      1588
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1258549
        Length:          0
        ReplacementText: 'VITIS_LOOP_1588_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1592_16:  '
    FileOffset:      1592
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1258649
        Length:          0
        ReplacementText: 'VITIS_LOOP_1592_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1616_17:  '
    FileOffset:      1616
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1259123
        Length:          0
        ReplacementText: 'VITIS_LOOP_1616_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1623_18:  '
    FileOffset:      1623
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1259390
        Length:          0
        ReplacementText: 'VITIS_LOOP_1623_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2053_19:  '
    FileOffset:      2053
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1297961
        Length:          0
        ReplacementText: 'VITIS_LOOP_2053_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2059_20:  '
    FileOffset:      2059
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1298113
        Length:          0
        ReplacementText: 'VITIS_LOOP_2059_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2063_21:  '
    FileOffset:      2063
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1298213
        Length:          0
        ReplacementText: 'VITIS_LOOP_2063_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2193_1:  '
    FileOffset:      2193
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1300833
        Length:          0
        ReplacementText: 'VITIS_LOOP_2193_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2200_2:  '
    FileOffset:      2200
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1300996
        Length:          0
        ReplacementText: 'VITIS_LOOP_2200_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2204_3:  '
    FileOffset:      2204
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1301088
        Length:          0
        ReplacementText: 'VITIS_LOOP_2204_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2251_4:  '
    FileOffset:      2251
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1302697
        Length:          0
        ReplacementText: 'VITIS_LOOP_2251_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2258_5:  '
    FileOffset:      2258
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1302859
        Length:          0
        ReplacementText: 'VITIS_LOOP_2258_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2262_6:  '
    FileOffset:      2262
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1302951
        Length:          0
        ReplacementText: 'VITIS_LOOP_2262_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2280_7:  '
    FileOffset:      2280
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1303324
        Length:          0
        ReplacementText: 'VITIS_LOOP_2280_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2335_8:  '
    FileOffset:      2335
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1305790
        Length:          0
        ReplacementText: 'VITIS_LOOP_2335_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2342_9:  '
    FileOffset:      2342
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1305957
        Length:          0
        ReplacementText: 'VITIS_LOOP_2342_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2346_10:  '
    FileOffset:      2346
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1306050
        Length:          0
        ReplacementText: 'VITIS_LOOP_2346_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2364_11:  '
    FileOffset:      2364
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1306431
        Length:          0
        ReplacementText: 'VITIS_LOOP_2364_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2453_12:  '
    FileOffset:      2453
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1311872
        Length:          0
        ReplacementText: 'VITIS_LOOP_2453_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2460_13:  '
    FileOffset:      2460
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312040
        Length:          0
        ReplacementText: 'VITIS_LOOP_2460_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2464_14:  '
    FileOffset:      2464
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312134
        Length:          0
        ReplacementText: 'VITIS_LOOP_2464_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2474_15:  '
    FileOffset:      2474
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312305
        Length:          0
        ReplacementText: 'VITIS_LOOP_2474_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2478_16:  '
    FileOffset:      2478
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312396
        Length:          0
        ReplacementText: 'VITIS_LOOP_2478_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2489_17:  '
    FileOffset:      2489
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312678
        Length:          0
        ReplacementText: 'VITIS_LOOP_2489_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2497_18:  '
    FileOffset:      2497
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1312865
        Length:          0
        ReplacementText: 'VITIS_LOOP_2497_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2822_19:  '
    FileOffset:      2822
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1347335
        Length:          0
        ReplacementText: 'VITIS_LOOP_2822_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2829_20:  '
    FileOffset:      2829
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1347503
        Length:          0
        ReplacementText: 'VITIS_LOOP_2829_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2833_21:  '
    FileOffset:      2833
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1347597
        Length:          0
        ReplacementText: 'VITIS_LOOP_2833_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2921_1:  '
    FileOffset:      2921
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1349399
        Length:          0
        ReplacementText: 'VITIS_LOOP_2921_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2928_2:  '
    FileOffset:      2928
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1349507
        Length:          0
        ReplacementText: 'VITIS_LOOP_2928_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2932_3:  '
    FileOffset:      2932
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1349578
        Length:          0
        ReplacementText: 'VITIS_LOOP_2932_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2947_4:  '
    FileOffset:      2947
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1349866
        Length:          0
        ReplacementText: 'VITIS_LOOP_2947_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2979_5:  '
    FileOffset:      2979
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1351080
        Length:          0
        ReplacementText: 'VITIS_LOOP_2979_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2986_6:  '
    FileOffset:      2986
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1351191
        Length:          0
        ReplacementText: 'VITIS_LOOP_2986_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2990_7:  '
    FileOffset:      2990
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1351264
        Length:          0
        ReplacementText: 'VITIS_LOOP_2990_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3005_8:  '
    FileOffset:      3005
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1351559
        Length:          0
        ReplacementText: 'VITIS_LOOP_3005_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3055_9:  '
    FileOffset:      3055
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1354892
        Length:          0
        ReplacementText: 'VITIS_LOOP_3055_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3062_10:  '
    FileOffset:      3062
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1355003
        Length:          0
        ReplacementText: 'VITIS_LOOP_3062_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3066_11:  '
    FileOffset:      3066
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1355076
        Length:          0
        ReplacementText: 'VITIS_LOOP_3066_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3081_12:  '
    FileOffset:      3081
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1355372
        Length:          0
        ReplacementText: 'VITIS_LOOP_3081_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3218_13:  '
    FileOffset:      3218
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1374684
        Length:          0
        ReplacementText: 'VITIS_LOOP_3218_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3225_14:  '
    FileOffset:      3225
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1374798
        Length:          0
        ReplacementText: 'VITIS_LOOP_3225_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3229_15:  '
    FileOffset:      3229
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1374873
        Length:          0
        ReplacementText: 'VITIS_LOOP_3229_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3244_16:  '
    FileOffset:      3244
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1375160
        Length:          0
        ReplacementText: 'VITIS_LOOP_3244_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3404_17:  '
    FileOffset:      3404
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1400770
        Length:          0
        ReplacementText: 'VITIS_LOOP_3404_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3411_18:  '
    FileOffset:      3411
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1400884
        Length:          0
        ReplacementText: 'VITIS_LOOP_3411_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3415_19:  '
    FileOffset:      3415
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1400961
        Length:          0
        ReplacementText: 'VITIS_LOOP_3415_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_703_1:  '
    FileOffset:      703
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1435013
        Length:          0
        ReplacementText: 'VITIS_LOOP_703_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_921_1:  '
    FileOffset:      921
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1443402
        Length:          0
        ReplacementText: 'VITIS_LOOP_921_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1345_1:  '
    FileOffset:      1345
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1462371
        Length:          0
        ReplacementText: 'VITIS_LOOP_1345_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_240_1:  '
    FileOffset:      240
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_sqrt_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1477207
        Length:          0
        ReplacementText: 'VITIS_LOOP_240_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_268_2:  '
    FileOffset:      268
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_sqrt_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1477728
        Length:          0
        ReplacementText: 'VITIS_LOOP_268_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_1:  '
    FileOffset:      48
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1493606
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_109_2:  '
    FileOffset:      109
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1494752
        Length:          0
        ReplacementText: 'VITIS_LOOP_109_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_123_3:  '
    FileOffset:      123
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1495061
        Length:          0
        ReplacementText: 'VITIS_LOOP_123_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_153_4:  '
    FileOffset:      153
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1495571
        Length:          0
        ReplacementText: 'VITIS_LOOP_153_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_281_1:  '
    FileOffset:      281
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1497477
        Length:          0
        ReplacementText: 'VITIS_LOOP_281_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_301_2:  '
    FileOffset:      301
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1497842
        Length:          0
        ReplacementText: 'VITIS_LOOP_301_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_315_3:  '
    FileOffset:      315
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1498150
        Length:          0
        ReplacementText: 'VITIS_LOOP_315_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_433_1:  '
    FileOffset:      433
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1499974
        Length:          0
        ReplacementText: 'VITIS_LOOP_433_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_447_2:  '
    FileOffset:      447
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1500299
        Length:          0
        ReplacementText: 'VITIS_LOOP_447_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_33_1:  '
    FileOffset:      33
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1502932
        Length:          0
        ReplacementText: 'VITIS_LOOP_33_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_183_1:  '
    FileOffset:      183
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1505812
        Length:          0
        ReplacementText: 'VITIS_LOOP_183_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_248_1:  '
    FileOffset:      248
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1507095
        Length:          0
        ReplacementText: 'VITIS_LOOP_248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_16_1:  '
    FileOffset:      16
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1517926
        Length:          0
        ReplacementText: 'VITIS_LOOP_16_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_27_1:  '
    FileOffset:      27
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518101
        Length:          0
        ReplacementText: 'VITIS_LOOP_27_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_38_1:  '
    FileOffset:      38
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518262
        Length:          0
        ReplacementText: 'VITIS_LOOP_38_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518424
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_60_1:  '
    FileOffset:      60
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518598
        Length:          0
        ReplacementText: 'VITIS_LOOP_60_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_71_1:  '
    FileOffset:      71
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518773
        Length:          0
        ReplacementText: 'VITIS_LOOP_71_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_1:  '
    FileOffset:      82
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1518934
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_93_1:  '
    FileOffset:      93
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1519096
        Length:          0
        ReplacementText: 'VITIS_LOOP_93_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_26_1:  '
    FileOffset:      26
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_mad_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1590448
        Length:          0
        ReplacementText: 'VITIS_LOOP_26_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_1:  '
    FileOffset:      40
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_cbrt_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1592180
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1596655
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_81_2:  '
    FileOffset:      81
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1597382
        Length:          0
        ReplacementText: 'VITIS_LOOP_81_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_169_3:  '
    FileOffset:      169
    FilePath:        'D:\Xilinx\Vitis\2024.2\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          1599063
        Length:          0
        ReplacementText: 'VITIS_LOOP_169_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_13_1:  '
    FileOffset:      13
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          2190546
        Length:          0
        ReplacementText: 'VITIS_LOOP_13_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      28
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      29
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      30
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      31
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_1p + lutram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      35
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_42_1:  '
    FileOffset:      42
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          2191452
        Length:          0
        ReplacementText: 'VITIS_LOOP_42_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_64_2:  '
    FileOffset:      64
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        'E:\FPGA\2024\MicroPhase-Z7-Lite-Board\BGN\edt_zc702_workspace\bgn_ip\bgn_ip\hls\.autopilot\db\top.pp.0.cpp'
        Offset:          2191996
        Length:          0
        ReplacementText: 'VITIS_LOOP_64_2: '
...
