Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jul  9 11:42:20 2022
| Host         : Seapup-dell running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (26)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 10 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.271      -19.345                      8                 3739        0.068        0.000                      0                 3739        7.313        0.000                       0                  1285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_in     {0.000 19.231}     38.462          26.000          
  adc_clk  {-6.160 1.653}     15.625          63.999          
  pll_fb   {0.000 19.231}     38.462          26.000          
  sys_clk  {0.000 7.813}      15.625          63.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                         14.171        0.000                       0                     2  
  adc_clk                                                                                                                                                      13.470        0.000                       0                     2  
  pll_fb                                                                                                                                                       14.171        0.000                       0                     2  
  sys_clk          -3.271      -19.345                      8                 3684        0.068        0.000                      0                 3684        7.313        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       sys_clk             0.626        0.000                      0                   30        1.238        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.615        0.000                      0                   25        1.275        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { -6.160 1.653 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            8  Failing Endpoints,  Worst Slack       -3.271ns,  Total Violation      -19.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 slave_fifo/A0_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            A[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.659ns  (logic 3.996ns (70.619%)  route 1.663ns (29.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.602ns = ( 16.414 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.633    16.414    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  slave_fifo/A0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.459    16.873 r  slave_fifo/A0_reg/Q
                         net (fo=1, routed)           1.663    18.536    A_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.537    22.074 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.074    A[0]
    U16                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.074    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.171ns  (required time - arrival time)
  Source:                 slave_fifo/SLCS_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLCS
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.556ns  (logic 4.023ns (72.408%)  route 1.533ns (27.592%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns = ( 16.417 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.636    16.417    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  slave_fifo/SLCS_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.459    16.876 r  slave_fifo/SLCS_reg/Q
                         net (fo=1, routed)           1.533    18.409    SLCS_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564    21.974 r  SLCS_OBUF_inst/O
                         net (fo=0)                   0.000    21.974    SLCS
    U12                                                               r  SLCS (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                 -3.171    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 slave_fifo/SLRD_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLRD
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.550ns  (logic 4.020ns (72.439%)  route 1.530ns (27.561%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns = ( 16.417 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.636    16.417    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  slave_fifo/SLRD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.459    16.876 r  slave_fifo/SLRD_reg/Q
                         net (fo=1, routed)           1.530    18.406    SLRD_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    21.967 r  SLRD_OBUF_inst/O
                         net (fo=0)                   0.000    21.967    SLRD
    V12                                                               r  SLRD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 slave_fifo/PKTEND_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            PKTEND
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.538ns  (logic 4.008ns (72.380%)  route 1.530ns (27.620%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.606ns = ( 16.418 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.637    16.418    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y8           FDSE                                         r  slave_fifo/PKTEND_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.459    16.877 r  slave_fifo/PKTEND_reg/Q
                         net (fo=1, routed)           1.530    18.407    PKTEND_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.549    21.956 r  PKTEND_OBUF_inst/O
                         net (fo=0)                   0.000    21.956    PKTEND
    V10                                                               r  PKTEND (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.956    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 slave_fifo/SLOE_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLOE
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.523ns  (logic 3.994ns (72.306%)  route 1.530ns (27.694%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.607ns = ( 16.419 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.638    16.419    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y3           FDSE                                         r  slave_fifo/SLOE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.459    16.878 r  slave_fifo/SLOE_reg/Q
                         net (fo=1, routed)           1.530    18.408    SLOE_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.535    21.942 r  SLOE_OBUF_inst/O
                         net (fo=0)                   0.000    21.942    SLOE
    U13                                                               r  SLOE (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 slave_fifo/SLWR_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLWR
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.523ns  (logic 3.993ns (72.304%)  route 1.530ns (27.696%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.604ns = ( 16.416 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.635    16.416    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  slave_fifo/SLWR_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDSE (Prop_fdse_C_Q)         0.459    16.875 r  slave_fifo/SLWR_reg/Q
                         net (fo=1, routed)           1.530    18.405    SLWR_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.534    21.939 r  SLWR_OBUF_inst/O
                         net (fo=0)                   0.000    21.939    SLWR
    U11                                                               r  SLWR (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.939    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 adc1/filter2/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            simple_trigger/trigged_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 3.531ns (44.353%)  route 4.430ns (55.647%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.015ns = ( 15.827 - 7.813 ) 
    Source Clock Delay      (SCD):    8.526ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.557     8.526    adc1/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  adc1/filter2/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     8.982 r  adc1/filter2/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.625     9.607    adc1/filter2/avg_binning1_n_34
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.127 r  adc1/filter2/genblk1[0].fifo_departure_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.127    adc1/filter2/genblk1[0].fifo_departure_inst_i_17_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.346 f  adc1/filter2/genblk1[0].fifo_departure_inst_i_16/O[0]
                         net (fo=4, routed)           0.670    11.016    adc1/filter2/d_round[2]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.295    11.311 r  adc1/filter2/trigged_i_221/O
                         net (fo=1, routed)           0.000    11.311    adc1/filter2/simple_trigger/p_0_in[2]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.861 r  adc1/filter2/trigged_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    11.861    adc1/filter2/trigged_reg_i_148_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  adc1/filter2/trigged_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.975    adc1/filter2/trigged_reg_i_80_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  adc1/filter2/trigged_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.089    adc1/filter2/avg_binning1/CO[0]
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.423 r  adc1/filter2/avg_binning1/trigged_reg_i_76/O[1]
                         net (fo=2, routed)           0.792    13.215    adc1/filter2/avg_binning1/simple_trigger/out0[14]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.303    13.518 r  adc1/filter2/avg_binning1/trigged_i_17/O
                         net (fo=1, routed)           0.644    14.162    adc1/filter2/avg_binning1/trigged_i_17_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.547 r  adc1/filter2/avg_binning1/trigged_reg_i_4/CO[3]
                         net (fo=1, routed)           1.180    15.727    adc2/filter1/avg_binning1/trigged_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.851 f  adc2/filter1/avg_binning1/trigged_i_2/O
                         net (fo=1, routed)           0.519    16.370    simple_trigger/trigged_reg_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.117    16.487 r  simple_trigger/trigged_i_1/O
                         net (fo=2, routed)           0.000    16.487    simple_trigger/trigged_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  simple_trigger/trigged_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.433    15.827    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  simple_trigger/trigged_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.467    16.294    
                         clock uncertainty           -0.039    16.255    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.070    16.325    simple_trigger/trigged_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.325    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 adc1/filter2/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            simple_trigger/trigged_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 3.531ns (44.353%)  route 4.430ns (55.647%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.015ns = ( 15.827 - 7.813 ) 
    Source Clock Delay      (SCD):    8.526ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.557     8.526    adc1/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  adc1/filter2/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     8.982 r  adc1/filter2/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.625     9.607    adc1/filter2/avg_binning1_n_34
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.127 r  adc1/filter2/genblk1[0].fifo_departure_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.127    adc1/filter2/genblk1[0].fifo_departure_inst_i_17_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.346 f  adc1/filter2/genblk1[0].fifo_departure_inst_i_16/O[0]
                         net (fo=4, routed)           0.670    11.016    adc1/filter2/d_round[2]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.295    11.311 r  adc1/filter2/trigged_i_221/O
                         net (fo=1, routed)           0.000    11.311    adc1/filter2/simple_trigger/p_0_in[2]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.861 r  adc1/filter2/trigged_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    11.861    adc1/filter2/trigged_reg_i_148_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  adc1/filter2/trigged_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.975    adc1/filter2/trigged_reg_i_80_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  adc1/filter2/trigged_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.089    adc1/filter2/avg_binning1/CO[0]
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.423 r  adc1/filter2/avg_binning1/trigged_reg_i_76/O[1]
                         net (fo=2, routed)           0.792    13.215    adc1/filter2/avg_binning1/simple_trigger/out0[14]
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.303    13.518 r  adc1/filter2/avg_binning1/trigged_i_17/O
                         net (fo=1, routed)           0.644    14.162    adc1/filter2/avg_binning1/trigged_i_17_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.547 r  adc1/filter2/avg_binning1/trigged_reg_i_4/CO[3]
                         net (fo=1, routed)           1.180    15.727    adc2/filter1/avg_binning1/trigged_reg[0]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.851 f  adc2/filter1/avg_binning1/trigged_i_2/O
                         net (fo=1, routed)           0.519    16.370    simple_trigger/trigged_reg_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.117    16.487 r  simple_trigger/trigged_i_1/O
                         net (fo=2, routed)           0.000    16.487    simple_trigger/trigged_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  simple_trigger/trigged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.433    15.827    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  simple_trigger/trigged_reg/C  (IS_INVERTED)
                         clock pessimism              0.467    16.294    
                         clock uncertainty           -0.039    16.255    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.083    16.338    simple_trigger/trigged_reg
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/genblk1[1].adc_data_inst/R
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.642ns (11.555%)  route 4.914ns (88.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.103ns = ( 15.916 - 7.813 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 r  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.900     9.945    reset_inst/rst_0
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.069 r  reset_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=146, routed)         4.014    14.083    adc2/rst
    ILOGIC_X0Y93         IDDR                                         r  adc2/genblk1[1].adc_data_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.522    15.916    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y93         IDDR                                         f  adc2/genblk1[1].adc_data_inst/C
                         clock pessimism              0.387    16.303    
                         clock uncertainty           -0.039    16.264    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_R)       -1.121    15.143    adc2/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/genblk1[2].adc_data_inst/R
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.642ns (11.569%)  route 4.907ns (88.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 15.917 - 7.813 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 r  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.900     9.945    reset_inst/rst_0
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.069 r  reset_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=146, routed)         4.007    14.076    adc2/rst
    ILOGIC_X0Y95         IDDR                                         r  adc2/genblk1[2].adc_data_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.523    15.917    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y95         IDDR                                         f  adc2/genblk1[2].adc_data_inst/C
                         clock pessimism              0.387    16.304    
                         clock uncertainty           -0.039    16.265    
    ILOGIC_X0Y95         IDDR (Setup_iddr_C_R)       -1.121    15.144    adc2/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.190ns (43.334%)  route 0.248ns (56.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.558     2.579    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  adc1/filter1/m_filter1/d_reg[2][6]/Q
                         net (fo=10, routed)          0.248     2.969    adc1/filter1/m_filter1/s1_1/Q[6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.049     3.018 r  adc1/filter1/m_filter1/s1_1/pipeline1[4][6]_i_1/O
                         net (fo=1, routed)           0.000     3.018    adc1/filter1/m_filter1/stage2[4]_11[6]
    SLICE_X37Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.826     3.411    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][6]/C
                         clock pessimism             -0.569     2.842    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.107     2.949    adc1/filter1/m_filter1/pipeline1_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/cSDA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.419%)  route 0.257ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.554     2.575    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  poten_i2c/byte_controller/bit_controller/cSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     2.716 r  poten_i2c/byte_controller/bit_controller/cSDA_reg[1]/Q
                         net (fo=1, routed)           0.257     2.973    poten_i2c/byte_controller/bit_controller/cSDA_reg_n_0_[1]
    SLICE_X31Y28         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.820     3.405    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X31Y28         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism             -0.569     2.836    
    SLICE_X31Y28         FDSE (Hold_fdse_C_D)         0.066     2.902    poten_i2c/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/d_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.134%)  route 0.260ns (64.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.556     2.577    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  adc1/filter1/m_filter1/d_reg[3][13]/Q
                         net (fo=9, routed)           0.260     2.979    adc1/filter1/m_filter1/d_reg[3]_1[13]
    SLICE_X36Y16         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.825     3.410    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][13]/C
                         clock pessimism             -0.569     2.841    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.060     2.901    adc1/filter1/m_filter1/d_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.812%)  route 0.248ns (57.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.558     2.579    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  adc1/filter1/m_filter1/d_reg[2][6]/Q
                         net (fo=10, routed)          0.248     2.969    adc1/filter1/m_filter1/s1_1/Q[6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.045     3.014 r  adc1/filter1/m_filter1/s1_1/pipeline1[3][6]_i_1/O
                         net (fo=1, routed)           0.000     3.014    adc1/filter1/m_filter1/stage2[3]_10[6]
    SLICE_X37Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.826     3.411    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][6]/C
                         clock pessimism             -0.569     2.842    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     2.934    adc1/filter1/m_filter1/pipeline1_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/d_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.999%)  route 0.274ns (66.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.559     2.580    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  adc1/filter1/m_filter1/d_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  adc1/filter1/m_filter1/d_reg[3][5]/Q
                         net (fo=9, routed)           0.274     2.995    adc1/filter1/m_filter1/d_reg[3]_1[5]
    SLICE_X34Y15         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.825     3.410    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][5]/C
                         clock pessimism             -0.569     2.841    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.063     2.904    adc1/filter1/m_filter1/d_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/d_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.780%)  route 0.276ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.559     2.580    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  adc1/filter1/m_filter1/d_reg[2][4]/Q
                         net (fo=10, routed)          0.276     2.998    adc1/filter1/m_filter1/d_reg[2]_2[4]
    SLICE_X34Y14         FDRE                                         r  adc1/filter1/m_filter1/d_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.826     3.411    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  adc1/filter1/m_filter1/d_reg[1][4]/C
                         clock pessimism             -0.569     2.842    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.063     2.905    adc1/filter1/m_filter1/d_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.189ns (40.996%)  route 0.272ns (59.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.556     2.577    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  adc1/filter1/m_filter1/d_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  adc1/filter1/m_filter1/d_reg[3][12]/Q
                         net (fo=10, routed)          0.272     2.990    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13][12]
    SLICE_X33Y20         LUT5 (Prop_lut5_I1_O)        0.048     3.038 r  adc1/filter1/m_filter1/s1_1/pipeline1[4][12]_i_1/O
                         net (fo=1, routed)           0.000     3.038    adc1/filter1/m_filter1/stage2[4]_11[12]
    SLICE_X33Y20         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.821     3.406    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][12]/C
                         clock pessimism             -0.569     2.837    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.107     2.944    adc1/filter1/m_filter1/pipeline1_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.610%)  route 0.272ns (59.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.556     2.577    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  adc1/filter1/m_filter1/d_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  adc1/filter1/m_filter1/d_reg[3][12]/Q
                         net (fo=10, routed)          0.272     2.990    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13][12]
    SLICE_X33Y20         LUT5 (Prop_lut5_I2_O)        0.045     3.035 r  adc1/filter1/m_filter1/s1_1/pipeline1[3][12]_i_1/O
                         net (fo=1, routed)           0.000     3.035    adc1/filter1/m_filter1/stage2[3]_10[12]
    SLICE_X33Y20         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.821     3.406    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][12]/C
                         clock pessimism             -0.569     2.837    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.091     2.928    adc1/filter1/m_filter1/pipeline1_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.556     2.577    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X15Y28         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDSE (Prop_fdse_C_Q)         0.141     2.718 r  poten_i2c/byte_controller/bit_controller/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.056     2.774    poten_i2c/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.819 r  poten_i2c/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000     2.819    poten_i2c/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.824     3.409    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism             -0.819     2.590    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.120     2.710    poten_i2c/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.432%)  route 0.288ns (57.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.557     2.578    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  adc1/filter1/m_filter1/d_reg[4][13]/Q
                         net (fo=5, routed)           0.288     3.030    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13]_0[13]
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.048     3.078 r  adc1/filter1/m_filter1/s1_1/pipeline1[4][13]_i_1/O
                         net (fo=1, routed)           0.000     3.078    adc1/filter1/m_filter1/stage2[4]_11[13]
    SLICE_X34Y19         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.821     3.406    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][13]/C
                         clock pessimism             -0.569     2.837    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.131     2.968    adc1/filter1/m_filter1/pipeline1_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y1     slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y1     slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y8     trigger_backlog/backlog/genblk1[12].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X2Y8     trigger_backlog/backlog/genblk1[12].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     trigger_backlog/backlog/genblk1[16].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     trigger_backlog/backlog/genblk1[16].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y2     trigger_backlog/backlog/genblk1[1].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y2     trigger_backlog/backlog/genblk1[1].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y3     trigger_backlog/backlog/genblk1[5].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y3     trigger_backlog/backlog/genblk1[5].fifo_departure_inst/WRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y17    slave_fifo/rst_4d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y17    slave_fifo/rst_7d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X13Y17    slave_fifo/rst_9d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y34    poten_i2c/byte_controller/bit_controller/filter_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y32    poten_i2c/byte_controller/bit_controller/filter_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y32    poten_i2c/byte_controller/bit_controller/filter_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y32    poten_i2c/byte_controller/bit_controller/filter_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y32    poten_i2c/byte_controller/bit_controller/filter_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc1/filter1/avg_binning1/d_acc_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc1/filter1/avg_binning1/d_acc_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y17    trigger_backlog/strb_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y17    simple_trigger/strb_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y16    packetizer_inst/seq_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y16    packetizer_inst/seq_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y16    packetizer_inst/seq_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y16    packetizer_inst/seq_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y17    packetizer_inst/seq_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y17    packetizer_inst/seq_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y17    packetizer_inst/seq_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X56Y17    packetizer_inst/seq_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 D_2[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.483ns  (logic 0.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A16                                               0.000     9.664 r  D_2[3] (IN)
                         net (fo=0)                   0.000     9.664    D_2[3]
    A16                  IBUF (Prop_ibuf_I_O)         0.483    10.146 r  D_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    10.146    adc2/d_in[3]
    ILOGIC_X0Y83         IDDR                                         r  adc2/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y83         IDDR                                         f  adc2/genblk1[3].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y83         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 D_2[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 10.416 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A14                                               0.000     9.664 r  D_2[0] (IN)
                         net (fo=0)                   0.000     9.664    D_2[0]
    A14                  IBUF (Prop_ibuf_I_O)         0.478    10.142 r  D_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.142    adc2/d_in[0]
    ILOGIC_X0Y81         IDDR                                         r  adc2/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.582    10.416    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y81         IDDR                                         f  adc2/genblk1[0].adc_data_inst/C
                         clock pessimism              0.516    10.932    
                         clock uncertainty           -0.159    10.773    
    ILOGIC_X0Y81         IDDR (Setup_iddr_C_D)       -0.002    10.771    adc2/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 D_2[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.469ns  (logic 0.469ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 10.414 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A18                                               0.000     9.664 r  D_2[8] (IN)
                         net (fo=0)                   0.000     9.664    D_2[8]
    A18                  IBUF (Prop_ibuf_I_O)         0.469    10.133 r  D_2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    10.133    adc2/d_in[8]
    ILOGIC_X0Y79         IDDR                                         r  adc2/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.580    10.414    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y79         IDDR                                         f  adc2/genblk1[8].adc_data_inst/C
                         clock pessimism              0.516    10.930    
                         clock uncertainty           -0.159    10.771    
    ILOGIC_X0Y79         IDDR (Setup_iddr_C_D)       -0.002    10.769    adc2/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 D_2[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 10.413 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E16                                               0.000     9.664 r  D_2[10] (IN)
                         net (fo=0)                   0.000     9.664    D_2[10]
    E16                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  D_2_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/d_in[10]
    ILOGIC_X0Y77         IDDR                                         r  adc2/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.579    10.413    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y77         IDDR                                         f  adc2/genblk1[10].adc_data_inst/C
                         clock pessimism              0.516    10.929    
                         clock uncertainty           -0.159    10.770    
    ILOGIC_X0Y77         IDDR (Setup_iddr_C_D)       -0.002    10.768    adc2/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 D_2[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 10.412 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C15                                               0.000     9.664 r  D_2[7] (IN)
                         net (fo=0)                   0.000     9.664    D_2[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.463    10.126 r  D_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    10.126    adc2/d_in[7]
    ILOGIC_X0Y75         IDDR                                         r  adc2/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.578    10.412    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y75         IDDR                                         f  adc2/genblk1[7].adc_data_inst/C
                         clock pessimism              0.516    10.928    
                         clock uncertainty           -0.159    10.769    
    ILOGIC_X0Y75         IDDR (Setup_iddr_C_D)       -0.002    10.767    adc2/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 D_2[9]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[9].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.468ns  (logic 0.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C17                                               0.000     9.664 r  D_2[9] (IN)
                         net (fo=0)                   0.000     9.664    D_2[9]
    C17                  IBUF (Prop_ibuf_I_O)         0.468    10.132 r  D_2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000    10.132    adc2/d_in[9]
    ILOGIC_X0Y59         IDDR                                         r  adc2/genblk1[9].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y59         IDDR                                         f  adc2/genblk1[9].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y59         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[9].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 D_2[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B17                                               0.000     9.664 r  D_2[6] (IN)
                         net (fo=0)                   0.000     9.664    D_2[6]
    B17                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[6]
    ILOGIC_X0Y85         IDDR                                         r  adc2/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y85         IDDR                                         f  adc2/genblk1[6].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y85         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 OTR_2
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E18                                               0.000     9.664 r  OTR_2 (IN)
                         net (fo=0)                   0.000     9.664    OTR_2
    E18                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  OTR_2_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/overflow
    ILOGIC_X0Y58         IDDR                                         r  adc2/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y58         IDDR                                         f  adc2/IDDR_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y58         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/IDDR_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 D_2[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B12                                               0.000     9.664 r  D_2[1] (IN)
                         net (fo=0)                   0.000     9.664    D_2[1]
    B12                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[1]
    ILOGIC_X0Y93         IDDR                                         r  adc2/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y93         IDDR                                         f  adc2/genblk1[1].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 D_1[13]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[13].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.461ns  (logic 0.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 10.418 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    V2                                                0.000     9.664 r  D_1[13] (IN)
                         net (fo=0)                   0.000     9.664    D_1[13]
    V2                   IBUF (Prop_ibuf_I_O)         0.461    10.124 r  D_1_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000    10.124    adc1/d_in[13]
    ILOGIC_X1Y31         IDDR                                         r  adc1/genblk1[13].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.584    10.418    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y31         IDDR                                         f  adc1/genblk1[13].adc_data_inst/C
                         clock pessimism              0.516    10.934    
                         clock uncertainty           -0.159    10.775    
    ILOGIC_X1Y31         IDDR (Setup_iddr_C_D)       -0.002    10.773    adc1/genblk1[13].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 D_1[11]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[11].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 16.462 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K6                                                0.000    16.379 r  D_1[11] (IN)
                         net (fo=0)                   0.000    16.379    D_1[11]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    17.747 r  D_1_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000    17.747    adc1/d_in[11]
    ILOGIC_X1Y49         IDDR                                         r  adc1/genblk1[11].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.681    16.462    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         f  adc1/genblk1[11].adc_data_inst/C
                         clock pessimism             -0.303    16.159    
                         clock uncertainty            0.159    16.318    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    16.509    adc1/genblk1[11].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.747    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 D_1[2]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[2].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.388ns  (logic 1.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K5                                                0.000    16.379 r  D_1[2] (IN)
                         net (fo=0)                   0.000    16.379    D_1[2]
    K5                   IBUF (Prop_ibuf_I_O)         1.388    17.767 r  D_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[2]
    ILOGIC_X1Y40         IDDR                                         r  adc1/genblk1[2].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y40         IDDR                                         f  adc1/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y40         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 D_1[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L6                                                0.000    16.379 r  D_1[8] (IN)
                         net (fo=0)                   0.000    16.379    D_1[8]
    L6                   IBUF (Prop_ibuf_I_O)         1.389    17.768 r  D_1_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    17.768    adc1/d_in[8]
    ILOGIC_X1Y38         IDDR                                         r  adc1/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y38         IDDR                                         f  adc1/genblk1[8].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y38         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.768    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[4]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[4].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M3                                                0.000    16.379 r  D_1[4] (IN)
                         net (fo=0)                   0.000    16.379    D_1[4]
    M3                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[4]
    ILOGIC_X1Y42         IDDR                                         r  adc1/genblk1[4].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y42         IDDR                                         f  adc1/genblk1[4].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y42         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[4].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.390ns  (logic 1.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L5                                                0.000    16.379 r  D_1[7] (IN)
                         net (fo=0)                   0.000    16.379    D_1[7]
    L5                   IBUF (Prop_ibuf_I_O)         1.390    17.769 r  D_1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    17.769    adc1/d_in[7]
    ILOGIC_X1Y37         IDDR                                         r  adc1/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y37         IDDR                                         f  adc1/genblk1[7].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y37         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.769    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M2                                                0.000    16.379 r  D_1[3] (IN)
                         net (fo=0)                   0.000    16.379    D_1[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.391    17.771 r  D_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    17.771    adc1/d_in[3]
    ILOGIC_X1Y41         IDDR                                         r  adc1/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y41         IDDR                                         f  adc1/genblk1[3].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y41         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.771    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 16.456 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    N6                                                0.000    16.379 r  D_1[10] (IN)
                         net (fo=0)                   0.000    16.379    D_1[10]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    17.767 r  D_1_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[10]
    ILOGIC_X1Y13         IDDR                                         r  adc1/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.675    16.456    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y13         IDDR                                         f  adc1/genblk1[10].adc_data_inst/C
                         clock pessimism             -0.303    16.153    
                         clock uncertainty            0.159    16.312    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    16.503    adc1/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.503    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L4                                                0.000    16.379 r  D_1[1] (IN)
                         net (fo=0)                   0.000    16.379    D_1[1]
    L4                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[1]
    ILOGIC_X1Y39         IDDR                                         r  adc1/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y39         IDDR                                         f  adc1/genblk1[1].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y39         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.393ns  (logic 1.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 16.461 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L3                                                0.000    16.379 r  D_1[0] (IN)
                         net (fo=0)                   0.000    16.379    D_1[0]
    L3                   IBUF (Prop_ibuf_I_O)         1.393    17.772 r  D_1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    17.772    adc1/d_in[0]
    ILOGIC_X1Y45         IDDR                                         r  adc1/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.680    16.461    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y45         IDDR                                         f  adc1/genblk1[0].adc_data_inst/C
                         clock pessimism             -0.303    16.158    
                         clock uncertainty            0.159    16.317    
    ILOGIC_X1Y45         IDDR (Hold_iddr_C_D)         0.191    16.508    adc1/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.508    
                         arrival time                          17.772    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 D_1[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk rise@0.000ns - adc_clk fall@1.653ns)
  Data Path Delay:        1.386ns  (logic 1.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.640ns
    Source Clock Delay      (SCD):    4.914ns = ( 6.567 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     3.045 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     4.913    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.004 f  clock_buf/O
                         net (fo=1, routed)           1.479     6.484    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.567 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     8.567    
    N4                                                0.000     8.567 r  D_1[6] (IN)
                         net (fo=0)                   0.000     8.567    D_1[6]
    N4                   IBUF (Prop_ibuf_I_O)         1.386     9.953 r  D_1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     9.953    adc1/d_in[6]
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.672     8.640    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/C
                         clock pessimism             -0.303     8.337    
                         clock uncertainty            0.159     8.496    
    ILOGIC_X1Y17         IDDR (Hold_iddr_C_D)         0.191     8.687    adc1/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -8.687    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[10].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.766ns (13.867%)  route 4.758ns (86.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.060ns = ( 23.685 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.509    14.051    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y10         FIFO36E1                                     f  trigger_backlog/backlog/genblk1[10].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.479    23.685    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y10         FIFO36E1                                     r  trigger_backlog/backlog/genblk1[10].fifo_departure_inst/RDCLK
                         clock pessimism              0.387    24.073    
                         clock uncertainty           -0.039    24.033    
    RAMB36_X2Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.665    trigger_backlog/backlog/genblk1[10].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[11].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.766ns (14.015%)  route 4.700ns (85.985%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 23.697 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.450    13.992    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y9          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[11].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.491    23.697    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y9          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[11].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.092    
                         clock uncertainty           -0.039    24.053    
    RAMB36_X2Y9          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.685    trigger_backlog/backlog/genblk1[11].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[9].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.766ns (14.115%)  route 4.661ns (85.885%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 23.683 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.412    13.954    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y10         FIFO36E1                                     f  trigger_backlog/backlog/genblk1[9].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.477    23.683    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y10         FIFO36E1                                     r  trigger_backlog/backlog/genblk1[9].fifo_departure_inst/RDCLK
                         clock pessimism              0.387    24.071    
                         clock uncertainty           -0.039    24.031    
    RAMB36_X1Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.663    trigger_backlog/backlog/genblk1[9].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[12].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.766ns (14.206%)  route 4.626ns (85.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 23.696 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.377    13.919    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y8          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[12].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.490    23.696    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y8          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[12].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.091    
                         clock uncertainty           -0.039    24.052    
    RAMB36_X2Y8          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.684    trigger_backlog/backlog/genblk1[12].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[8].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 0.766ns (14.271%)  route 4.602ns (85.729%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 23.695 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.352    13.894    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y9          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[8].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.489    23.695    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y9          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[8].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.090    
                         clock uncertainty           -0.039    24.051    
    RAMB36_X1Y9          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.683    trigger_backlog/backlog/genblk1[8].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[13].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.766ns (15.004%)  route 4.339ns (84.996%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 23.694 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.090    13.632    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y7          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[13].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.488    23.694    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y7          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[13].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.089    
                         clock uncertainty           -0.039    24.050    
    RAMB36_X2Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.682    trigger_backlog/backlog/genblk1[13].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.075ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[7].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.766ns (15.076%)  route 4.315ns (84.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 23.694 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          3.066    13.607    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y8          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[7].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.488    23.694    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y8          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[7].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.089    
                         clock uncertainty           -0.039    24.050    
    RAMB36_X1Y8          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.682    trigger_backlog/backlog/genblk1[7].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  8.075    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.766ns (15.697%)  route 4.114ns (84.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 23.691 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.578    10.408    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.532 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=5, routed)           2.875    13.407    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X2Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.485    23.691    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X2Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.086    
                         clock uncertainty           -0.039    24.047    
    RAMB36_X2Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.679    slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[14].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.766ns (16.140%)  route 3.980ns (83.860%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 23.690 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          2.731    13.273    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y6          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[14].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.484    23.690    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y6          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[14].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.085    
                         clock uncertainty           -0.039    24.046    
    RAMB36_X2Y6          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.678    trigger_backlog/backlog/genblk1[14].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.678    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[6].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.766ns (16.224%)  route 3.955ns (83.776%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 23.692 - 15.625 ) 
    Source Clock Delay      (SCD):    8.527ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.558     8.527    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     9.045 f  reset_inst/rst_reg/Q
                         net (fo=36, routed)          0.661     9.706    reset_inst/rst_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=20, routed)          0.588    10.418    simple_trigger/LED_GREEN_OBUF
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.542 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          2.706    13.248    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y7          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[6].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        1.486    23.692    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[6].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.087    
                         clock uncertainty           -0.039    24.048    
    RAMB36_X1Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.680    trigger_backlog/backlog/genblk1[6].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.680    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  8.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[0].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.369     3.344    trigger_backlog/backlog/p_0_in
    RAMB36_X0Y3          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[0].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.871     3.457    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X0Y3          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[0].fifo_departure_inst/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X0Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.070    trigger_backlog/backlog/genblk1[0].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[4].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.596%)  route 0.915ns (81.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.730     3.705    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y2          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[4].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.876     3.462    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y2          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[4].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.893    
    RAMB36_X1Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.304    trigger_backlog/backlog/genblk1[4].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.785%)  route 0.708ns (77.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.194     2.940    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.985 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=5, routed)           0.514     3.499    slave_fifo/fifo_rst_internal
    RAMB36_X0Y6          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y6          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X0Y6          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.070    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[5].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.209ns (17.041%)  route 1.017ns (82.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.832     3.808    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y3          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[5].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.871     3.457    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[5].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.888    
    RAMB36_X1Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.299    trigger_backlog/backlog/genblk1[5].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[3].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.545%)  route 1.054ns (83.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.869     3.844    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y1          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[3].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.878     3.464    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y1          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[3].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.895    
    RAMB36_X1Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.306    trigger_backlog/backlog/genblk1[3].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.209ns (16.313%)  route 1.072ns (83.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.194     2.940    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.985 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=5, routed)           0.878     3.862    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X1Y0          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.879     3.465    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X1Y0          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.896    
    RAMB36_X1Y0          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.307    slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[19].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.209ns (15.466%)  route 1.142ns (84.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.957     3.933    trigger_backlog/backlog/p_0_in
    RAMB36_X2Y3          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[19].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.872     3.458    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X2Y3          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[19].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.889    
    RAMB36_X2Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.300    trigger_backlog/backlog/genblk1[19].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[1].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.209ns (18.274%)  route 0.935ns (81.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          0.749     3.725    trigger_backlog/backlog/p_0_in
    RAMB36_X0Y2          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[1].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.876     3.462    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X0Y2          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[1].fifo_departure_inst/WRCLK
                         clock pessimism             -0.798     2.664    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.075    trigger_backlog/backlog/genblk1[1].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[17].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.209ns (14.894%)  route 1.194ns (85.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          1.009     3.984    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y4          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[17].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.866     3.452    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y4          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[17].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.883    
    RAMB36_X1Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.294    trigger_backlog/backlog/genblk1[17].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 simple_trigger/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger_backlog/backlog/genblk1[16].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.209ns (14.234%)  route 1.259ns (85.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.560     2.581    simple_trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  simple_trigger/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     2.745 f  simple_trigger/rst_3d_reg/Q
                         net (fo=6, routed)           0.185     2.931    simple_trigger/rst_3d
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.976 f  simple_trigger/genblk1[0].fifo_departure_inst_i_2__0/O
                         net (fo=21, routed)          1.074     4.050    trigger_backlog/backlog/p_0_in
    RAMB36_X1Y5          FIFO36E1                                     f  trigger_backlog/backlog/genblk1[16].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1278, routed)        0.866     3.452    trigger_backlog/backlog/ifclk_out_OBUF_BUFG
    RAMB36_X1Y5          FIFO36E1                                     r  trigger_backlog/backlog/genblk1[16].fifo_departure_inst/RDCLK
                         clock pessimism             -0.569     2.883    
    RAMB36_X1Y5          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.294    trigger_backlog/backlog/genblk1[16].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  1.756    





