set_db port:riscv_top/clk .original_name {clk}
set_db port:riscv_top/reset .original_name {reset}
set_db port:riscv_top/mem_req_ready .original_name {mem_req_ready}
set_db port:riscv_top/mem_req_data_ready .original_name {mem_req_data_ready}
set_db port:riscv_top/mem_resp_valid .original_name {mem_resp_valid}
set_db {port:riscv_top/mem_resp_tag[4]} .original_name {mem_resp_tag[4]}
set_db {port:riscv_top/mem_resp_tag[3]} .original_name {mem_resp_tag[3]}
set_db {port:riscv_top/mem_resp_tag[2]} .original_name {mem_resp_tag[2]}
set_db {port:riscv_top/mem_resp_tag[1]} .original_name {mem_resp_tag[1]}
set_db {port:riscv_top/mem_resp_tag[0]} .original_name {mem_resp_tag[0]}
set_db {port:riscv_top/mem_resp_data[127]} .original_name {mem_resp_data[127]}
set_db {port:riscv_top/mem_resp_data[126]} .original_name {mem_resp_data[126]}
set_db {port:riscv_top/mem_resp_data[125]} .original_name {mem_resp_data[125]}
set_db {port:riscv_top/mem_resp_data[124]} .original_name {mem_resp_data[124]}
set_db {port:riscv_top/mem_resp_data[123]} .original_name {mem_resp_data[123]}
set_db {port:riscv_top/mem_resp_data[122]} .original_name {mem_resp_data[122]}
set_db {port:riscv_top/mem_resp_data[121]} .original_name {mem_resp_data[121]}
set_db {port:riscv_top/mem_resp_data[120]} .original_name {mem_resp_data[120]}
set_db {port:riscv_top/mem_resp_data[119]} .original_name {mem_resp_data[119]}
set_db {port:riscv_top/mem_resp_data[118]} .original_name {mem_resp_data[118]}
set_db {port:riscv_top/mem_resp_data[117]} .original_name {mem_resp_data[117]}
set_db {port:riscv_top/mem_resp_data[116]} .original_name {mem_resp_data[116]}
set_db {port:riscv_top/mem_resp_data[115]} .original_name {mem_resp_data[115]}
set_db {port:riscv_top/mem_resp_data[114]} .original_name {mem_resp_data[114]}
set_db {port:riscv_top/mem_resp_data[113]} .original_name {mem_resp_data[113]}
set_db {port:riscv_top/mem_resp_data[112]} .original_name {mem_resp_data[112]}
set_db {port:riscv_top/mem_resp_data[111]} .original_name {mem_resp_data[111]}
set_db {port:riscv_top/mem_resp_data[110]} .original_name {mem_resp_data[110]}
set_db {port:riscv_top/mem_resp_data[109]} .original_name {mem_resp_data[109]}
set_db {port:riscv_top/mem_resp_data[108]} .original_name {mem_resp_data[108]}
set_db {port:riscv_top/mem_resp_data[107]} .original_name {mem_resp_data[107]}
set_db {port:riscv_top/mem_resp_data[106]} .original_name {mem_resp_data[106]}
set_db {port:riscv_top/mem_resp_data[105]} .original_name {mem_resp_data[105]}
set_db {port:riscv_top/mem_resp_data[104]} .original_name {mem_resp_data[104]}
set_db {port:riscv_top/mem_resp_data[103]} .original_name {mem_resp_data[103]}
set_db {port:riscv_top/mem_resp_data[102]} .original_name {mem_resp_data[102]}
set_db {port:riscv_top/mem_resp_data[101]} .original_name {mem_resp_data[101]}
set_db {port:riscv_top/mem_resp_data[100]} .original_name {mem_resp_data[100]}
set_db {port:riscv_top/mem_resp_data[99]} .original_name {mem_resp_data[99]}
set_db {port:riscv_top/mem_resp_data[98]} .original_name {mem_resp_data[98]}
set_db {port:riscv_top/mem_resp_data[97]} .original_name {mem_resp_data[97]}
set_db {port:riscv_top/mem_resp_data[96]} .original_name {mem_resp_data[96]}
set_db {port:riscv_top/mem_resp_data[95]} .original_name {mem_resp_data[95]}
set_db {port:riscv_top/mem_resp_data[94]} .original_name {mem_resp_data[94]}
set_db {port:riscv_top/mem_resp_data[93]} .original_name {mem_resp_data[93]}
set_db {port:riscv_top/mem_resp_data[92]} .original_name {mem_resp_data[92]}
set_db {port:riscv_top/mem_resp_data[91]} .original_name {mem_resp_data[91]}
set_db {port:riscv_top/mem_resp_data[90]} .original_name {mem_resp_data[90]}
set_db {port:riscv_top/mem_resp_data[89]} .original_name {mem_resp_data[89]}
set_db {port:riscv_top/mem_resp_data[88]} .original_name {mem_resp_data[88]}
set_db {port:riscv_top/mem_resp_data[87]} .original_name {mem_resp_data[87]}
set_db {port:riscv_top/mem_resp_data[86]} .original_name {mem_resp_data[86]}
set_db {port:riscv_top/mem_resp_data[85]} .original_name {mem_resp_data[85]}
set_db {port:riscv_top/mem_resp_data[84]} .original_name {mem_resp_data[84]}
set_db {port:riscv_top/mem_resp_data[83]} .original_name {mem_resp_data[83]}
set_db {port:riscv_top/mem_resp_data[82]} .original_name {mem_resp_data[82]}
set_db {port:riscv_top/mem_resp_data[81]} .original_name {mem_resp_data[81]}
set_db {port:riscv_top/mem_resp_data[80]} .original_name {mem_resp_data[80]}
set_db {port:riscv_top/mem_resp_data[79]} .original_name {mem_resp_data[79]}
set_db {port:riscv_top/mem_resp_data[78]} .original_name {mem_resp_data[78]}
set_db {port:riscv_top/mem_resp_data[77]} .original_name {mem_resp_data[77]}
set_db {port:riscv_top/mem_resp_data[76]} .original_name {mem_resp_data[76]}
set_db {port:riscv_top/mem_resp_data[75]} .original_name {mem_resp_data[75]}
set_db {port:riscv_top/mem_resp_data[74]} .original_name {mem_resp_data[74]}
set_db {port:riscv_top/mem_resp_data[73]} .original_name {mem_resp_data[73]}
set_db {port:riscv_top/mem_resp_data[72]} .original_name {mem_resp_data[72]}
set_db {port:riscv_top/mem_resp_data[71]} .original_name {mem_resp_data[71]}
set_db {port:riscv_top/mem_resp_data[70]} .original_name {mem_resp_data[70]}
set_db {port:riscv_top/mem_resp_data[69]} .original_name {mem_resp_data[69]}
set_db {port:riscv_top/mem_resp_data[68]} .original_name {mem_resp_data[68]}
set_db {port:riscv_top/mem_resp_data[67]} .original_name {mem_resp_data[67]}
set_db {port:riscv_top/mem_resp_data[66]} .original_name {mem_resp_data[66]}
set_db {port:riscv_top/mem_resp_data[65]} .original_name {mem_resp_data[65]}
set_db {port:riscv_top/mem_resp_data[64]} .original_name {mem_resp_data[64]}
set_db {port:riscv_top/mem_resp_data[63]} .original_name {mem_resp_data[63]}
set_db {port:riscv_top/mem_resp_data[62]} .original_name {mem_resp_data[62]}
set_db {port:riscv_top/mem_resp_data[61]} .original_name {mem_resp_data[61]}
set_db {port:riscv_top/mem_resp_data[60]} .original_name {mem_resp_data[60]}
set_db {port:riscv_top/mem_resp_data[59]} .original_name {mem_resp_data[59]}
set_db {port:riscv_top/mem_resp_data[58]} .original_name {mem_resp_data[58]}
set_db {port:riscv_top/mem_resp_data[57]} .original_name {mem_resp_data[57]}
set_db {port:riscv_top/mem_resp_data[56]} .original_name {mem_resp_data[56]}
set_db {port:riscv_top/mem_resp_data[55]} .original_name {mem_resp_data[55]}
set_db {port:riscv_top/mem_resp_data[54]} .original_name {mem_resp_data[54]}
set_db {port:riscv_top/mem_resp_data[53]} .original_name {mem_resp_data[53]}
set_db {port:riscv_top/mem_resp_data[52]} .original_name {mem_resp_data[52]}
set_db {port:riscv_top/mem_resp_data[51]} .original_name {mem_resp_data[51]}
set_db {port:riscv_top/mem_resp_data[50]} .original_name {mem_resp_data[50]}
set_db {port:riscv_top/mem_resp_data[49]} .original_name {mem_resp_data[49]}
set_db {port:riscv_top/mem_resp_data[48]} .original_name {mem_resp_data[48]}
set_db {port:riscv_top/mem_resp_data[47]} .original_name {mem_resp_data[47]}
set_db {port:riscv_top/mem_resp_data[46]} .original_name {mem_resp_data[46]}
set_db {port:riscv_top/mem_resp_data[45]} .original_name {mem_resp_data[45]}
set_db {port:riscv_top/mem_resp_data[44]} .original_name {mem_resp_data[44]}
set_db {port:riscv_top/mem_resp_data[43]} .original_name {mem_resp_data[43]}
set_db {port:riscv_top/mem_resp_data[42]} .original_name {mem_resp_data[42]}
set_db {port:riscv_top/mem_resp_data[41]} .original_name {mem_resp_data[41]}
set_db {port:riscv_top/mem_resp_data[40]} .original_name {mem_resp_data[40]}
set_db {port:riscv_top/mem_resp_data[39]} .original_name {mem_resp_data[39]}
set_db {port:riscv_top/mem_resp_data[38]} .original_name {mem_resp_data[38]}
set_db {port:riscv_top/mem_resp_data[37]} .original_name {mem_resp_data[37]}
set_db {port:riscv_top/mem_resp_data[36]} .original_name {mem_resp_data[36]}
set_db {port:riscv_top/mem_resp_data[35]} .original_name {mem_resp_data[35]}
set_db {port:riscv_top/mem_resp_data[34]} .original_name {mem_resp_data[34]}
set_db {port:riscv_top/mem_resp_data[33]} .original_name {mem_resp_data[33]}
set_db {port:riscv_top/mem_resp_data[32]} .original_name {mem_resp_data[32]}
set_db {port:riscv_top/mem_resp_data[31]} .original_name {mem_resp_data[31]}
set_db {port:riscv_top/mem_resp_data[30]} .original_name {mem_resp_data[30]}
set_db {port:riscv_top/mem_resp_data[29]} .original_name {mem_resp_data[29]}
set_db {port:riscv_top/mem_resp_data[28]} .original_name {mem_resp_data[28]}
set_db {port:riscv_top/mem_resp_data[27]} .original_name {mem_resp_data[27]}
set_db {port:riscv_top/mem_resp_data[26]} .original_name {mem_resp_data[26]}
set_db {port:riscv_top/mem_resp_data[25]} .original_name {mem_resp_data[25]}
set_db {port:riscv_top/mem_resp_data[24]} .original_name {mem_resp_data[24]}
set_db {port:riscv_top/mem_resp_data[23]} .original_name {mem_resp_data[23]}
set_db {port:riscv_top/mem_resp_data[22]} .original_name {mem_resp_data[22]}
set_db {port:riscv_top/mem_resp_data[21]} .original_name {mem_resp_data[21]}
set_db {port:riscv_top/mem_resp_data[20]} .original_name {mem_resp_data[20]}
set_db {port:riscv_top/mem_resp_data[19]} .original_name {mem_resp_data[19]}
set_db {port:riscv_top/mem_resp_data[18]} .original_name {mem_resp_data[18]}
set_db {port:riscv_top/mem_resp_data[17]} .original_name {mem_resp_data[17]}
set_db {port:riscv_top/mem_resp_data[16]} .original_name {mem_resp_data[16]}
set_db {port:riscv_top/mem_resp_data[15]} .original_name {mem_resp_data[15]}
set_db {port:riscv_top/mem_resp_data[14]} .original_name {mem_resp_data[14]}
set_db {port:riscv_top/mem_resp_data[13]} .original_name {mem_resp_data[13]}
set_db {port:riscv_top/mem_resp_data[12]} .original_name {mem_resp_data[12]}
set_db {port:riscv_top/mem_resp_data[11]} .original_name {mem_resp_data[11]}
set_db {port:riscv_top/mem_resp_data[10]} .original_name {mem_resp_data[10]}
set_db {port:riscv_top/mem_resp_data[9]} .original_name {mem_resp_data[9]}
set_db {port:riscv_top/mem_resp_data[8]} .original_name {mem_resp_data[8]}
set_db {port:riscv_top/mem_resp_data[7]} .original_name {mem_resp_data[7]}
set_db {port:riscv_top/mem_resp_data[6]} .original_name {mem_resp_data[6]}
set_db {port:riscv_top/mem_resp_data[5]} .original_name {mem_resp_data[5]}
set_db {port:riscv_top/mem_resp_data[4]} .original_name {mem_resp_data[4]}
set_db {port:riscv_top/mem_resp_data[3]} .original_name {mem_resp_data[3]}
set_db {port:riscv_top/mem_resp_data[2]} .original_name {mem_resp_data[2]}
set_db {port:riscv_top/mem_resp_data[1]} .original_name {mem_resp_data[1]}
set_db {port:riscv_top/mem_resp_data[0]} .original_name {mem_resp_data[0]}
set_db port:riscv_top/mem_req_valid .original_name {mem_req_valid}
set_db port:riscv_top/mem_req_rw .original_name {mem_req_rw}
set_db {port:riscv_top/mem_req_addr[27]} .original_name {mem_req_addr[27]}
set_db {port:riscv_top/mem_req_addr[26]} .original_name {mem_req_addr[26]}
set_db {port:riscv_top/mem_req_addr[25]} .original_name {mem_req_addr[25]}
set_db {port:riscv_top/mem_req_addr[24]} .original_name {mem_req_addr[24]}
set_db {port:riscv_top/mem_req_addr[23]} .original_name {mem_req_addr[23]}
set_db {port:riscv_top/mem_req_addr[22]} .original_name {mem_req_addr[22]}
set_db {port:riscv_top/mem_req_addr[21]} .original_name {mem_req_addr[21]}
set_db {port:riscv_top/mem_req_addr[20]} .original_name {mem_req_addr[20]}
set_db {port:riscv_top/mem_req_addr[19]} .original_name {mem_req_addr[19]}
set_db {port:riscv_top/mem_req_addr[18]} .original_name {mem_req_addr[18]}
set_db {port:riscv_top/mem_req_addr[17]} .original_name {mem_req_addr[17]}
set_db {port:riscv_top/mem_req_addr[16]} .original_name {mem_req_addr[16]}
set_db {port:riscv_top/mem_req_addr[15]} .original_name {mem_req_addr[15]}
set_db {port:riscv_top/mem_req_addr[14]} .original_name {mem_req_addr[14]}
set_db {port:riscv_top/mem_req_addr[13]} .original_name {mem_req_addr[13]}
set_db {port:riscv_top/mem_req_addr[12]} .original_name {mem_req_addr[12]}
set_db {port:riscv_top/mem_req_addr[11]} .original_name {mem_req_addr[11]}
set_db {port:riscv_top/mem_req_addr[10]} .original_name {mem_req_addr[10]}
set_db {port:riscv_top/mem_req_addr[9]} .original_name {mem_req_addr[9]}
set_db {port:riscv_top/mem_req_addr[8]} .original_name {mem_req_addr[8]}
set_db {port:riscv_top/mem_req_addr[7]} .original_name {mem_req_addr[7]}
set_db {port:riscv_top/mem_req_addr[6]} .original_name {mem_req_addr[6]}
set_db {port:riscv_top/mem_req_addr[5]} .original_name {mem_req_addr[5]}
set_db {port:riscv_top/mem_req_addr[4]} .original_name {mem_req_addr[4]}
set_db {port:riscv_top/mem_req_addr[3]} .original_name {mem_req_addr[3]}
set_db {port:riscv_top/mem_req_addr[2]} .original_name {mem_req_addr[2]}
set_db {port:riscv_top/mem_req_addr[1]} .original_name {mem_req_addr[1]}
set_db {port:riscv_top/mem_req_addr[0]} .original_name {mem_req_addr[0]}
set_db {port:riscv_top/mem_req_tag[4]} .original_name {mem_req_tag[4]}
set_db {port:riscv_top/mem_req_tag[3]} .original_name {mem_req_tag[3]}
set_db {port:riscv_top/mem_req_tag[2]} .original_name {mem_req_tag[2]}
set_db {port:riscv_top/mem_req_tag[1]} .original_name {mem_req_tag[1]}
set_db {port:riscv_top/mem_req_tag[0]} .original_name {mem_req_tag[0]}
set_db port:riscv_top/mem_req_data_valid .original_name {mem_req_data_valid}
set_db {port:riscv_top/mem_req_data_bits[127]} .original_name {mem_req_data_bits[127]}
set_db {port:riscv_top/mem_req_data_bits[126]} .original_name {mem_req_data_bits[126]}
set_db {port:riscv_top/mem_req_data_bits[125]} .original_name {mem_req_data_bits[125]}
set_db {port:riscv_top/mem_req_data_bits[124]} .original_name {mem_req_data_bits[124]}
set_db {port:riscv_top/mem_req_data_bits[123]} .original_name {mem_req_data_bits[123]}
set_db {port:riscv_top/mem_req_data_bits[122]} .original_name {mem_req_data_bits[122]}
set_db {port:riscv_top/mem_req_data_bits[121]} .original_name {mem_req_data_bits[121]}
set_db {port:riscv_top/mem_req_data_bits[120]} .original_name {mem_req_data_bits[120]}
set_db {port:riscv_top/mem_req_data_bits[119]} .original_name {mem_req_data_bits[119]}
set_db {port:riscv_top/mem_req_data_bits[118]} .original_name {mem_req_data_bits[118]}
set_db {port:riscv_top/mem_req_data_bits[117]} .original_name {mem_req_data_bits[117]}
set_db {port:riscv_top/mem_req_data_bits[116]} .original_name {mem_req_data_bits[116]}
set_db {port:riscv_top/mem_req_data_bits[115]} .original_name {mem_req_data_bits[115]}
set_db {port:riscv_top/mem_req_data_bits[114]} .original_name {mem_req_data_bits[114]}
set_db {port:riscv_top/mem_req_data_bits[113]} .original_name {mem_req_data_bits[113]}
set_db {port:riscv_top/mem_req_data_bits[112]} .original_name {mem_req_data_bits[112]}
set_db {port:riscv_top/mem_req_data_bits[111]} .original_name {mem_req_data_bits[111]}
set_db {port:riscv_top/mem_req_data_bits[110]} .original_name {mem_req_data_bits[110]}
set_db {port:riscv_top/mem_req_data_bits[109]} .original_name {mem_req_data_bits[109]}
set_db {port:riscv_top/mem_req_data_bits[108]} .original_name {mem_req_data_bits[108]}
set_db {port:riscv_top/mem_req_data_bits[107]} .original_name {mem_req_data_bits[107]}
set_db {port:riscv_top/mem_req_data_bits[106]} .original_name {mem_req_data_bits[106]}
set_db {port:riscv_top/mem_req_data_bits[105]} .original_name {mem_req_data_bits[105]}
set_db {port:riscv_top/mem_req_data_bits[104]} .original_name {mem_req_data_bits[104]}
set_db {port:riscv_top/mem_req_data_bits[103]} .original_name {mem_req_data_bits[103]}
set_db {port:riscv_top/mem_req_data_bits[102]} .original_name {mem_req_data_bits[102]}
set_db {port:riscv_top/mem_req_data_bits[101]} .original_name {mem_req_data_bits[101]}
set_db {port:riscv_top/mem_req_data_bits[100]} .original_name {mem_req_data_bits[100]}
set_db {port:riscv_top/mem_req_data_bits[99]} .original_name {mem_req_data_bits[99]}
set_db {port:riscv_top/mem_req_data_bits[98]} .original_name {mem_req_data_bits[98]}
set_db {port:riscv_top/mem_req_data_bits[97]} .original_name {mem_req_data_bits[97]}
set_db {port:riscv_top/mem_req_data_bits[96]} .original_name {mem_req_data_bits[96]}
set_db {port:riscv_top/mem_req_data_bits[95]} .original_name {mem_req_data_bits[95]}
set_db {port:riscv_top/mem_req_data_bits[94]} .original_name {mem_req_data_bits[94]}
set_db {port:riscv_top/mem_req_data_bits[93]} .original_name {mem_req_data_bits[93]}
set_db {port:riscv_top/mem_req_data_bits[92]} .original_name {mem_req_data_bits[92]}
set_db {port:riscv_top/mem_req_data_bits[91]} .original_name {mem_req_data_bits[91]}
set_db {port:riscv_top/mem_req_data_bits[90]} .original_name {mem_req_data_bits[90]}
set_db {port:riscv_top/mem_req_data_bits[89]} .original_name {mem_req_data_bits[89]}
set_db {port:riscv_top/mem_req_data_bits[88]} .original_name {mem_req_data_bits[88]}
set_db {port:riscv_top/mem_req_data_bits[87]} .original_name {mem_req_data_bits[87]}
set_db {port:riscv_top/mem_req_data_bits[86]} .original_name {mem_req_data_bits[86]}
set_db {port:riscv_top/mem_req_data_bits[85]} .original_name {mem_req_data_bits[85]}
set_db {port:riscv_top/mem_req_data_bits[84]} .original_name {mem_req_data_bits[84]}
set_db {port:riscv_top/mem_req_data_bits[83]} .original_name {mem_req_data_bits[83]}
set_db {port:riscv_top/mem_req_data_bits[82]} .original_name {mem_req_data_bits[82]}
set_db {port:riscv_top/mem_req_data_bits[81]} .original_name {mem_req_data_bits[81]}
set_db {port:riscv_top/mem_req_data_bits[80]} .original_name {mem_req_data_bits[80]}
set_db {port:riscv_top/mem_req_data_bits[79]} .original_name {mem_req_data_bits[79]}
set_db {port:riscv_top/mem_req_data_bits[78]} .original_name {mem_req_data_bits[78]}
set_db {port:riscv_top/mem_req_data_bits[77]} .original_name {mem_req_data_bits[77]}
set_db {port:riscv_top/mem_req_data_bits[76]} .original_name {mem_req_data_bits[76]}
set_db {port:riscv_top/mem_req_data_bits[75]} .original_name {mem_req_data_bits[75]}
set_db {port:riscv_top/mem_req_data_bits[74]} .original_name {mem_req_data_bits[74]}
set_db {port:riscv_top/mem_req_data_bits[73]} .original_name {mem_req_data_bits[73]}
set_db {port:riscv_top/mem_req_data_bits[72]} .original_name {mem_req_data_bits[72]}
set_db {port:riscv_top/mem_req_data_bits[71]} .original_name {mem_req_data_bits[71]}
set_db {port:riscv_top/mem_req_data_bits[70]} .original_name {mem_req_data_bits[70]}
set_db {port:riscv_top/mem_req_data_bits[69]} .original_name {mem_req_data_bits[69]}
set_db {port:riscv_top/mem_req_data_bits[68]} .original_name {mem_req_data_bits[68]}
set_db {port:riscv_top/mem_req_data_bits[67]} .original_name {mem_req_data_bits[67]}
set_db {port:riscv_top/mem_req_data_bits[66]} .original_name {mem_req_data_bits[66]}
set_db {port:riscv_top/mem_req_data_bits[65]} .original_name {mem_req_data_bits[65]}
set_db {port:riscv_top/mem_req_data_bits[64]} .original_name {mem_req_data_bits[64]}
set_db {port:riscv_top/mem_req_data_bits[63]} .original_name {mem_req_data_bits[63]}
set_db {port:riscv_top/mem_req_data_bits[62]} .original_name {mem_req_data_bits[62]}
set_db {port:riscv_top/mem_req_data_bits[61]} .original_name {mem_req_data_bits[61]}
set_db {port:riscv_top/mem_req_data_bits[60]} .original_name {mem_req_data_bits[60]}
set_db {port:riscv_top/mem_req_data_bits[59]} .original_name {mem_req_data_bits[59]}
set_db {port:riscv_top/mem_req_data_bits[58]} .original_name {mem_req_data_bits[58]}
set_db {port:riscv_top/mem_req_data_bits[57]} .original_name {mem_req_data_bits[57]}
set_db {port:riscv_top/mem_req_data_bits[56]} .original_name {mem_req_data_bits[56]}
set_db {port:riscv_top/mem_req_data_bits[55]} .original_name {mem_req_data_bits[55]}
set_db {port:riscv_top/mem_req_data_bits[54]} .original_name {mem_req_data_bits[54]}
set_db {port:riscv_top/mem_req_data_bits[53]} .original_name {mem_req_data_bits[53]}
set_db {port:riscv_top/mem_req_data_bits[52]} .original_name {mem_req_data_bits[52]}
set_db {port:riscv_top/mem_req_data_bits[51]} .original_name {mem_req_data_bits[51]}
set_db {port:riscv_top/mem_req_data_bits[50]} .original_name {mem_req_data_bits[50]}
set_db {port:riscv_top/mem_req_data_bits[49]} .original_name {mem_req_data_bits[49]}
set_db {port:riscv_top/mem_req_data_bits[48]} .original_name {mem_req_data_bits[48]}
set_db {port:riscv_top/mem_req_data_bits[47]} .original_name {mem_req_data_bits[47]}
set_db {port:riscv_top/mem_req_data_bits[46]} .original_name {mem_req_data_bits[46]}
set_db {port:riscv_top/mem_req_data_bits[45]} .original_name {mem_req_data_bits[45]}
set_db {port:riscv_top/mem_req_data_bits[44]} .original_name {mem_req_data_bits[44]}
set_db {port:riscv_top/mem_req_data_bits[43]} .original_name {mem_req_data_bits[43]}
set_db {port:riscv_top/mem_req_data_bits[42]} .original_name {mem_req_data_bits[42]}
set_db {port:riscv_top/mem_req_data_bits[41]} .original_name {mem_req_data_bits[41]}
set_db {port:riscv_top/mem_req_data_bits[40]} .original_name {mem_req_data_bits[40]}
set_db {port:riscv_top/mem_req_data_bits[39]} .original_name {mem_req_data_bits[39]}
set_db {port:riscv_top/mem_req_data_bits[38]} .original_name {mem_req_data_bits[38]}
set_db {port:riscv_top/mem_req_data_bits[37]} .original_name {mem_req_data_bits[37]}
set_db {port:riscv_top/mem_req_data_bits[36]} .original_name {mem_req_data_bits[36]}
set_db {port:riscv_top/mem_req_data_bits[35]} .original_name {mem_req_data_bits[35]}
set_db {port:riscv_top/mem_req_data_bits[34]} .original_name {mem_req_data_bits[34]}
set_db {port:riscv_top/mem_req_data_bits[33]} .original_name {mem_req_data_bits[33]}
set_db {port:riscv_top/mem_req_data_bits[32]} .original_name {mem_req_data_bits[32]}
set_db {port:riscv_top/mem_req_data_bits[31]} .original_name {mem_req_data_bits[31]}
set_db {port:riscv_top/mem_req_data_bits[30]} .original_name {mem_req_data_bits[30]}
set_db {port:riscv_top/mem_req_data_bits[29]} .original_name {mem_req_data_bits[29]}
set_db {port:riscv_top/mem_req_data_bits[28]} .original_name {mem_req_data_bits[28]}
set_db {port:riscv_top/mem_req_data_bits[27]} .original_name {mem_req_data_bits[27]}
set_db {port:riscv_top/mem_req_data_bits[26]} .original_name {mem_req_data_bits[26]}
set_db {port:riscv_top/mem_req_data_bits[25]} .original_name {mem_req_data_bits[25]}
set_db {port:riscv_top/mem_req_data_bits[24]} .original_name {mem_req_data_bits[24]}
set_db {port:riscv_top/mem_req_data_bits[23]} .original_name {mem_req_data_bits[23]}
set_db {port:riscv_top/mem_req_data_bits[22]} .original_name {mem_req_data_bits[22]}
set_db {port:riscv_top/mem_req_data_bits[21]} .original_name {mem_req_data_bits[21]}
set_db {port:riscv_top/mem_req_data_bits[20]} .original_name {mem_req_data_bits[20]}
set_db {port:riscv_top/mem_req_data_bits[19]} .original_name {mem_req_data_bits[19]}
set_db {port:riscv_top/mem_req_data_bits[18]} .original_name {mem_req_data_bits[18]}
set_db {port:riscv_top/mem_req_data_bits[17]} .original_name {mem_req_data_bits[17]}
set_db {port:riscv_top/mem_req_data_bits[16]} .original_name {mem_req_data_bits[16]}
set_db {port:riscv_top/mem_req_data_bits[15]} .original_name {mem_req_data_bits[15]}
set_db {port:riscv_top/mem_req_data_bits[14]} .original_name {mem_req_data_bits[14]}
set_db {port:riscv_top/mem_req_data_bits[13]} .original_name {mem_req_data_bits[13]}
set_db {port:riscv_top/mem_req_data_bits[12]} .original_name {mem_req_data_bits[12]}
set_db {port:riscv_top/mem_req_data_bits[11]} .original_name {mem_req_data_bits[11]}
set_db {port:riscv_top/mem_req_data_bits[10]} .original_name {mem_req_data_bits[10]}
set_db {port:riscv_top/mem_req_data_bits[9]} .original_name {mem_req_data_bits[9]}
set_db {port:riscv_top/mem_req_data_bits[8]} .original_name {mem_req_data_bits[8]}
set_db {port:riscv_top/mem_req_data_bits[7]} .original_name {mem_req_data_bits[7]}
set_db {port:riscv_top/mem_req_data_bits[6]} .original_name {mem_req_data_bits[6]}
set_db {port:riscv_top/mem_req_data_bits[5]} .original_name {mem_req_data_bits[5]}
set_db {port:riscv_top/mem_req_data_bits[4]} .original_name {mem_req_data_bits[4]}
set_db {port:riscv_top/mem_req_data_bits[3]} .original_name {mem_req_data_bits[3]}
set_db {port:riscv_top/mem_req_data_bits[2]} .original_name {mem_req_data_bits[2]}
set_db {port:riscv_top/mem_req_data_bits[1]} .original_name {mem_req_data_bits[1]}
set_db {port:riscv_top/mem_req_data_bits[0]} .original_name {mem_req_data_bits[0]}
set_db {port:riscv_top/mem_req_data_mask[15]} .original_name {mem_req_data_mask[15]}
set_db {port:riscv_top/mem_req_data_mask[14]} .original_name {mem_req_data_mask[14]}
set_db {port:riscv_top/mem_req_data_mask[13]} .original_name {mem_req_data_mask[13]}
set_db {port:riscv_top/mem_req_data_mask[12]} .original_name {mem_req_data_mask[12]}
set_db {port:riscv_top/mem_req_data_mask[11]} .original_name {mem_req_data_mask[11]}
set_db {port:riscv_top/mem_req_data_mask[10]} .original_name {mem_req_data_mask[10]}
set_db {port:riscv_top/mem_req_data_mask[9]} .original_name {mem_req_data_mask[9]}
set_db {port:riscv_top/mem_req_data_mask[8]} .original_name {mem_req_data_mask[8]}
set_db {port:riscv_top/mem_req_data_mask[7]} .original_name {mem_req_data_mask[7]}
set_db {port:riscv_top/mem_req_data_mask[6]} .original_name {mem_req_data_mask[6]}
set_db {port:riscv_top/mem_req_data_mask[5]} .original_name {mem_req_data_mask[5]}
set_db {port:riscv_top/mem_req_data_mask[4]} .original_name {mem_req_data_mask[4]}
set_db {port:riscv_top/mem_req_data_mask[3]} .original_name {mem_req_data_mask[3]}
set_db {port:riscv_top/mem_req_data_mask[2]} .original_name {mem_req_data_mask[2]}
set_db {port:riscv_top/mem_req_data_mask[1]} .original_name {mem_req_data_mask[1]}
set_db {port:riscv_top/mem_req_data_mask[0]} .original_name {mem_req_data_mask[0]}
set_db {port:riscv_top/csr[31]} .original_name {csr[31]}
set_db {port:riscv_top/csr[30]} .original_name {csr[30]}
set_db {port:riscv_top/csr[29]} .original_name {csr[29]}
set_db {port:riscv_top/csr[28]} .original_name {csr[28]}
set_db {port:riscv_top/csr[27]} .original_name {csr[27]}
set_db {port:riscv_top/csr[26]} .original_name {csr[26]}
set_db {port:riscv_top/csr[25]} .original_name {csr[25]}
set_db {port:riscv_top/csr[24]} .original_name {csr[24]}
set_db {port:riscv_top/csr[23]} .original_name {csr[23]}
set_db {port:riscv_top/csr[22]} .original_name {csr[22]}
set_db {port:riscv_top/csr[21]} .original_name {csr[21]}
set_db {port:riscv_top/csr[20]} .original_name {csr[20]}
set_db {port:riscv_top/csr[19]} .original_name {csr[19]}
set_db {port:riscv_top/csr[18]} .original_name {csr[18]}
set_db {port:riscv_top/csr[17]} .original_name {csr[17]}
set_db {port:riscv_top/csr[16]} .original_name {csr[16]}
set_db {port:riscv_top/csr[15]} .original_name {csr[15]}
set_db {port:riscv_top/csr[14]} .original_name {csr[14]}
set_db {port:riscv_top/csr[13]} .original_name {csr[13]}
set_db {port:riscv_top/csr[12]} .original_name {csr[12]}
set_db {port:riscv_top/csr[11]} .original_name {csr[11]}
set_db {port:riscv_top/csr[10]} .original_name {csr[10]}
set_db {port:riscv_top/csr[9]} .original_name {csr[9]}
set_db {port:riscv_top/csr[8]} .original_name {csr[8]}
set_db {port:riscv_top/csr[7]} .original_name {csr[7]}
set_db {port:riscv_top/csr[6]} .original_name {csr[6]}
set_db {port:riscv_top/csr[5]} .original_name {csr[5]}
set_db {port:riscv_top/csr[4]} .original_name {csr[4]}
set_db {port:riscv_top/csr[3]} .original_name {csr[3]}
set_db {port:riscv_top/csr[2]} .original_name {csr[2]}
set_db {port:riscv_top/csr[1]} .original_name {csr[1]}
set_db {port:riscv_top/csr[0]} .original_name {csr[0]}



set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[13]/Q} .original_name {cpu/alu_X_WB/q[13]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[1]/Q} .original_name {cpu/alu_X_WB/q[1]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[2]/Q} .original_name {cpu/alu_X_WB/q[2]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[30]/Q} .original_name {cpu/alu_X_WB/q[30]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[31]/Q} .original_name {cpu/alu_X_WB/q[31]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[3]/Q} .original_name {cpu/alu_X_WB/q[3]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[4]/Q} .original_name {cpu/alu_X_WB/q[4]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[5]/Q} .original_name {cpu/alu_X_WB/q[5]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[6]/Q} .original_name {cpu/alu_X_WB/q[6]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[7]/Q} .original_name {cpu/alu_X_WB/q[7]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[8]/Q} .original_name {cpu/alu_X_WB/q[8]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[9]/Q} .original_name {cpu/alu_X_WB/q[9]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[10]/Q} .original_name {cpu/alu_X_WB/q[10]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[11]/Q} .original_name {cpu/alu_X_WB/q[11]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[12]/Q} .original_name {cpu/alu_X_WB/q[12]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[0]/Q} .original_name {cpu/alu_X_WB/q[0]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[29]/Q} .original_name {cpu/alu_X_WB/q[29]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[15]/Q} .original_name {cpu/alu_X_WB/q[15]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[16]/Q} .original_name {cpu/alu_X_WB/q[16]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[17]/Q} .original_name {cpu/alu_X_WB/q[17]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[18]/Q} .original_name {cpu/alu_X_WB/q[18]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[19]/Q} .original_name {cpu/alu_X_WB/q[19]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[20]/Q} .original_name {cpu/alu_X_WB/q[20]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[21]/Q} .original_name {cpu/alu_X_WB/q[21]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[22]/Q} .original_name {cpu/alu_X_WB/q[22]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[23]/Q} .original_name {cpu/alu_X_WB/q[23]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[24]/Q} .original_name {cpu/alu_X_WB/q[24]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[25]/Q} .original_name {cpu/alu_X_WB/q[25]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[26]/Q} .original_name {cpu/alu_X_WB/q[26]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[27]/Q} .original_name {cpu/alu_X_WB/q[27]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[28]/Q} .original_name {cpu/alu_X_WB/q[28]/q}
set_db {pin:riscv_top/cpu/alu_X_WB/q_reg[14]/Q} .original_name {cpu/alu_X_WB/q[14]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[10]/Q} .original_name {cpu/csr_reg/q[10]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[30]/Q} .original_name {cpu/csr_reg/q[30]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[28]/Q} .original_name {cpu/csr_reg/q[28]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[24]/Q} .original_name {cpu/csr_reg/q[24]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[16]/Q} .original_name {cpu/csr_reg/q[16]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[0]/Q} .original_name {cpu/csr_reg/q[0]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[15]/Q} .original_name {cpu/csr_reg/q[15]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[23]/Q} .original_name {cpu/csr_reg/q[23]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[14]/Q} .original_name {cpu/csr_reg/q[14]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[13]/Q} .original_name {cpu/csr_reg/q[13]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[27]/Q} .original_name {cpu/csr_reg/q[27]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[22]/Q} .original_name {cpu/csr_reg/q[22]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[12]/Q} .original_name {cpu/csr_reg/q[12]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[11]/Q} .original_name {cpu/csr_reg/q[11]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[21]/Q} .original_name {cpu/csr_reg/q[21]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[31]/Q} .original_name {cpu/csr_reg/q[31]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[1]/Q} .original_name {cpu/csr_reg/q[1]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[29]/Q} .original_name {cpu/csr_reg/q[29]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[26]/Q} .original_name {cpu/csr_reg/q[26]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[20]/Q} .original_name {cpu/csr_reg/q[20]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[8]/Q} .original_name {cpu/csr_reg/q[8]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[7]/Q} .original_name {cpu/csr_reg/q[7]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[19]/Q} .original_name {cpu/csr_reg/q[19]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[6]/Q} .original_name {cpu/csr_reg/q[6]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[5]/Q} .original_name {cpu/csr_reg/q[5]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[25]/Q} .original_name {cpu/csr_reg/q[25]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[18]/Q} .original_name {cpu/csr_reg/q[18]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[4]/Q} .original_name {cpu/csr_reg/q[4]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[3]/Q} .original_name {cpu/csr_reg/q[3]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[17]/Q} .original_name {cpu/csr_reg/q[17]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[2]/Q} .original_name {cpu/csr_reg/q[2]/q}
set_db {pin:riscv_top/cpu/csr_reg/q_reg[9]/Q} .original_name {cpu/csr_reg/q[9]/q}
set_db {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]/Q} .original_name {cpu/csr_uImm_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]/Q} .original_name {cpu/csr_uImm_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]/Q} .original_name {cpu/csr_uImm_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]/Q} .original_name {cpu/csr_uImm_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]/Q} .original_name {cpu/csr_uImm_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[7]/Q} .original_name {cpu/ctrl_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[9]/Q} .original_name {cpu/ctrl_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[10]/Q} .original_name {cpu/ctrl_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[8]/Q} .original_name {cpu/ctrl_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[0]/Q} .original_name {cpu/ctrl_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[4]/Q} .original_name {cpu/ctrl_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[5]/Q} .original_name {cpu/ctrl_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[12]/Q} .original_name {cpu/ctrl_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[11]/Q} .original_name {cpu/ctrl_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[6]/Q} .original_name {cpu/ctrl_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/ctrl_ID_X/q_reg[13]/Q} .original_name {cpu/ctrl_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/ctrl_X_WB/q_reg[0]/Q} .original_name {cpu/ctrl_X_WB/q[0]/q}
set_db {pin:riscv_top/cpu/ctrl_X_WB/q_reg[12]/Q} .original_name {cpu/ctrl_X_WB/q[12]/q}
set_db {pin:riscv_top/cpu/ctrl_X_WB/q_reg[13]/Q} .original_name {cpu/ctrl_X_WB/q[13]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[13]/Q} .original_name {cpu/imm_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[1]/Q} .original_name {cpu/imm_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[2]/Q} .original_name {cpu/imm_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[30]/Q} .original_name {cpu/imm_ID_X/q[30]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[31]/Q} .original_name {cpu/imm_ID_X/q[31]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[3]/Q} .original_name {cpu/imm_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[4]/Q} .original_name {cpu/imm_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[5]/Q} .original_name {cpu/imm_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[6]/Q} .original_name {cpu/imm_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[7]/Q} .original_name {cpu/imm_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[8]/Q} .original_name {cpu/imm_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[9]/Q} .original_name {cpu/imm_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[10]/Q} .original_name {cpu/imm_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[11]/Q} .original_name {cpu/imm_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[12]/Q} .original_name {cpu/imm_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[0]/Q} .original_name {cpu/imm_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[29]/Q} .original_name {cpu/imm_ID_X/q[29]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[15]/Q} .original_name {cpu/imm_ID_X/q[15]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[16]/Q} .original_name {cpu/imm_ID_X/q[16]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[17]/Q} .original_name {cpu/imm_ID_X/q[17]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[18]/Q} .original_name {cpu/imm_ID_X/q[18]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[19]/Q} .original_name {cpu/imm_ID_X/q[19]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[20]/Q} .original_name {cpu/imm_ID_X/q[20]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[21]/Q} .original_name {cpu/imm_ID_X/q[21]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[22]/Q} .original_name {cpu/imm_ID_X/q[22]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[23]/Q} .original_name {cpu/imm_ID_X/q[23]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[24]/Q} .original_name {cpu/imm_ID_X/q[24]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[25]/Q} .original_name {cpu/imm_ID_X/q[25]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[26]/Q} .original_name {cpu/imm_ID_X/q[26]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[27]/Q} .original_name {cpu/imm_ID_X/q[27]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[28]/Q} .original_name {cpu/imm_ID_X/q[28]/q}
set_db {pin:riscv_top/cpu/imm_ID_X/q_reg[14]/Q} .original_name {cpu/imm_ID_X/q[14]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[5]/Q} .original_name {cpu/instr_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[7]/Q} .original_name {cpu/instr_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[8]/Q} .original_name {cpu/instr_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[9]/Q} .original_name {cpu/instr_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[10]/Q} .original_name {cpu/instr_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[11]/Q} .original_name {cpu/instr_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[12]/Q} .original_name {cpu/instr_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[21]/Q} .original_name {cpu/instr_ID_X/q[21]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[22]/Q} .original_name {cpu/instr_ID_X/q[22]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[6]/Q} .original_name {cpu/instr_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[23]/Q} .original_name {cpu/instr_ID_X/q[23]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[24]/Q} .original_name {cpu/instr_ID_X/q[24]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[0]/Q} .original_name {cpu/instr_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[1]/Q} .original_name {cpu/instr_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[2]/Q} .original_name {cpu/instr_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[3]/Q} .original_name {cpu/instr_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[4]/Q} .original_name {cpu/instr_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[13]/Q} .original_name {cpu/instr_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[20]/Q} .original_name {cpu/instr_ID_X/q[20]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[15]/Q} .original_name {cpu/instr_ID_X/q[15]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[16]/Q} .original_name {cpu/instr_ID_X/q[16]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[17]/Q} .original_name {cpu/instr_ID_X/q[17]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[18]/Q} .original_name {cpu/instr_ID_X/q[18]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[19]/Q} .original_name {cpu/instr_ID_X/q[19]/q}
set_db {pin:riscv_top/cpu/instr_ID_X/q_reg[14]/Q} .original_name {cpu/instr_ID_X/q[14]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[5]/Q} .original_name {cpu/instr_X_WB/q[5]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[6]/Q} .original_name {cpu/instr_X_WB/q[6]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[7]/Q} .original_name {cpu/instr_X_WB/q[7]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[10]/Q} .original_name {cpu/instr_X_WB/q[10]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[9]/Q} .original_name {cpu/instr_X_WB/q[9]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[8]/Q} .original_name {cpu/instr_X_WB/q[8]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[11]/Q} .original_name {cpu/instr_X_WB/q[11]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[13]/Q} .original_name {cpu/instr_X_WB/q[13]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[1]/Q} .original_name {cpu/instr_X_WB/q[1]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[0]/Q} .original_name {cpu/instr_X_WB/q[0]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[14]/Q} .original_name {cpu/instr_X_WB/q[14]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[4]/Q} .original_name {cpu/instr_X_WB/q[4]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[3]/Q} .original_name {cpu/instr_X_WB/q[3]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[2]/Q} .original_name {cpu/instr_X_WB/q[2]/q}
set_db {pin:riscv_top/cpu/instr_X_WB/q_reg[12]/Q} .original_name {cpu/instr_X_WB/q[12]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[13]/Q} .original_name {cpu/pc_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[1]/Q} .original_name {cpu/pc_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[2]/Q} .original_name {cpu/pc_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[30]/Q} .original_name {cpu/pc_ID_X/q[30]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[31]/Q} .original_name {cpu/pc_ID_X/q[31]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[3]/Q} .original_name {cpu/pc_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[4]/Q} .original_name {cpu/pc_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[5]/Q} .original_name {cpu/pc_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[6]/Q} .original_name {cpu/pc_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[7]/Q} .original_name {cpu/pc_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[8]/Q} .original_name {cpu/pc_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[9]/Q} .original_name {cpu/pc_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[10]/Q} .original_name {cpu/pc_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[11]/Q} .original_name {cpu/pc_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[12]/Q} .original_name {cpu/pc_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[0]/Q} .original_name {cpu/pc_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[29]/Q} .original_name {cpu/pc_ID_X/q[29]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[15]/Q} .original_name {cpu/pc_ID_X/q[15]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[16]/Q} .original_name {cpu/pc_ID_X/q[16]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[17]/Q} .original_name {cpu/pc_ID_X/q[17]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[18]/Q} .original_name {cpu/pc_ID_X/q[18]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[19]/Q} .original_name {cpu/pc_ID_X/q[19]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[20]/Q} .original_name {cpu/pc_ID_X/q[20]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[21]/Q} .original_name {cpu/pc_ID_X/q[21]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[22]/Q} .original_name {cpu/pc_ID_X/q[22]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[23]/Q} .original_name {cpu/pc_ID_X/q[23]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[24]/Q} .original_name {cpu/pc_ID_X/q[24]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[25]/Q} .original_name {cpu/pc_ID_X/q[25]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[26]/Q} .original_name {cpu/pc_ID_X/q[26]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[27]/Q} .original_name {cpu/pc_ID_X/q[27]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[28]/Q} .original_name {cpu/pc_ID_X/q[28]/q}
set_db {pin:riscv_top/cpu/pc_ID_X/q_reg[14]/Q} .original_name {cpu/pc_ID_X/q[14]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[6]/Q} .original_name {cpu/pc_IF_ID/q[6]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[30]/Q} .original_name {cpu/pc_IF_ID/q[30]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[28]/Q} .original_name {cpu/pc_IF_ID/q[28]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[22]/Q} .original_name {cpu/pc_IF_ID/q[22]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[7]/Q} .original_name {cpu/pc_IF_ID/q[7]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[31]/Q} .original_name {cpu/pc_IF_ID/q[31]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[19]/Q} .original_name {cpu/pc_IF_ID/q[19]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[5]/Q} .original_name {cpu/pc_IF_ID/q[5]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[4]/Q} .original_name {cpu/pc_IF_ID/q[4]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[27]/Q} .original_name {cpu/pc_IF_ID/q[27]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[17]/Q} .original_name {cpu/pc_IF_ID/q[17]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[26]/Q} .original_name {cpu/pc_IF_ID/q[26]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[2]/Q} .original_name {cpu/pc_IF_ID/q[2]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[13]/Q} .original_name {cpu/pc_IF_ID/q[13]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[1]/Q} .original_name {cpu/pc_IF_ID/q[1]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[0]/Q} .original_name {cpu/pc_IF_ID/q[0]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[29]/Q} .original_name {cpu/pc_IF_ID/q[29]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[3]/Q} .original_name {cpu/pc_IF_ID/q[3]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[11]/Q} .original_name {cpu/pc_IF_ID/q[11]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[10]/Q} .original_name {cpu/pc_IF_ID/q[10]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[23]/Q} .original_name {cpu/pc_IF_ID/q[23]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[9]/Q} .original_name {cpu/pc_IF_ID/q[9]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[8]/Q} .original_name {cpu/pc_IF_ID/q[8]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[21]/Q} .original_name {cpu/pc_IF_ID/q[21]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[20]/Q} .original_name {cpu/pc_IF_ID/q[20]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[12]/Q} .original_name {cpu/pc_IF_ID/q[12]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[24]/Q} .original_name {cpu/pc_IF_ID/q[24]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[15]/Q} .original_name {cpu/pc_IF_ID/q[15]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[14]/Q} .original_name {cpu/pc_IF_ID/q[14]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[25]/Q} .original_name {cpu/pc_IF_ID/q[25]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[16]/Q} .original_name {cpu/pc_IF_ID/q[16]/q}
set_db {pin:riscv_top/cpu/pc_IF_ID/q_reg[18]/Q} .original_name {cpu/pc_IF_ID/q[18]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[13]/Q} .original_name {cpu/pc_X_WB/q[13]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[1]/Q} .original_name {cpu/pc_X_WB/q[1]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[2]/Q} .original_name {cpu/pc_X_WB/q[2]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[30]/Q} .original_name {cpu/pc_X_WB/q[30]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[31]/Q} .original_name {cpu/pc_X_WB/q[31]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[3]/Q} .original_name {cpu/pc_X_WB/q[3]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[4]/Q} .original_name {cpu/pc_X_WB/q[4]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[5]/Q} .original_name {cpu/pc_X_WB/q[5]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[6]/Q} .original_name {cpu/pc_X_WB/q[6]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[7]/Q} .original_name {cpu/pc_X_WB/q[7]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[8]/Q} .original_name {cpu/pc_X_WB/q[8]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[9]/Q} .original_name {cpu/pc_X_WB/q[9]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[10]/Q} .original_name {cpu/pc_X_WB/q[10]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[11]/Q} .original_name {cpu/pc_X_WB/q[11]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[12]/Q} .original_name {cpu/pc_X_WB/q[12]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[0]/Q} .original_name {cpu/pc_X_WB/q[0]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[29]/Q} .original_name {cpu/pc_X_WB/q[29]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[15]/Q} .original_name {cpu/pc_X_WB/q[15]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[16]/Q} .original_name {cpu/pc_X_WB/q[16]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[17]/Q} .original_name {cpu/pc_X_WB/q[17]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[18]/Q} .original_name {cpu/pc_X_WB/q[18]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[19]/Q} .original_name {cpu/pc_X_WB/q[19]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[20]/Q} .original_name {cpu/pc_X_WB/q[20]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[21]/Q} .original_name {cpu/pc_X_WB/q[21]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[22]/Q} .original_name {cpu/pc_X_WB/q[22]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[23]/Q} .original_name {cpu/pc_X_WB/q[23]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[24]/Q} .original_name {cpu/pc_X_WB/q[24]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[25]/Q} .original_name {cpu/pc_X_WB/q[25]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[26]/Q} .original_name {cpu/pc_X_WB/q[26]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[27]/Q} .original_name {cpu/pc_X_WB/q[27]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[28]/Q} .original_name {cpu/pc_X_WB/q[28]/q}
set_db {pin:riscv_top/cpu/pc_X_WB/q_reg[14]/Q} .original_name {cpu/pc_X_WB/q[14]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[12]/Q} .original_name {cpu/pc_reg/q[12]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[0]/Q} .original_name {cpu/pc_reg/q[0]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[2]/Q} .original_name {cpu/pc_reg/q[2]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[30]/Q} .original_name {cpu/pc_reg/q[30]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[31]/Q} .original_name {cpu/pc_reg/q[31]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[3]/Q} .original_name {cpu/pc_reg/q[3]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[4]/Q} .original_name {cpu/pc_reg/q[4]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[5]/Q} .original_name {cpu/pc_reg/q[5]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[1]/Q} .original_name {cpu/pc_reg/q[1]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[7]/Q} .original_name {cpu/pc_reg/q[7]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[8]/Q} .original_name {cpu/pc_reg/q[8]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[9]/Q} .original_name {cpu/pc_reg/q[9]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[6]/Q} .original_name {cpu/pc_reg/q[6]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[11]/Q} .original_name {cpu/pc_reg/q[11]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[10]/Q} .original_name {cpu/pc_reg/q[10]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[13]/Q} .original_name {cpu/pc_reg/q[13]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[29]/Q} .original_name {cpu/pc_reg/q[29]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[15]/Q} .original_name {cpu/pc_reg/q[15]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[16]/Q} .original_name {cpu/pc_reg/q[16]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[17]/Q} .original_name {cpu/pc_reg/q[17]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[18]/Q} .original_name {cpu/pc_reg/q[18]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[19]/Q} .original_name {cpu/pc_reg/q[19]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[20]/Q} .original_name {cpu/pc_reg/q[20]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[21]/Q} .original_name {cpu/pc_reg/q[21]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[22]/Q} .original_name {cpu/pc_reg/q[22]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[23]/Q} .original_name {cpu/pc_reg/q[23]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[24]/Q} .original_name {cpu/pc_reg/q[24]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[25]/Q} .original_name {cpu/pc_reg/q[25]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[26]/Q} .original_name {cpu/pc_reg/q[26]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[27]/Q} .original_name {cpu/pc_reg/q[27]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[28]/Q} .original_name {cpu/pc_reg/q[28]/q}
set_db {pin:riscv_top/cpu/pc_reg/q_reg[14]/Q} .original_name {cpu/pc_reg/q[14]/q}
set_db {pin:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]/Q} .original_name {cpu/pc_sel_jal_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/pc_select_X_WB/q_reg[1]/Q} .original_name {cpu/pc_select_X_WB/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[12]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[1]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[2]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[3]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[28]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[4]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[5]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[6]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[24]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[7]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[8]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[9]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[20]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[10]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[11]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[0]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[31]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[14]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[15]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[16]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[17]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[18]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[19]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[21]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[22]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[23]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[25]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[26]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[27]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[29]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[30]/q}
set_db {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[13]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[13]/Q} .original_name {cpu/rs1_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[1]/Q} .original_name {cpu/rs1_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[2]/Q} .original_name {cpu/rs1_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[30]/Q} .original_name {cpu/rs1_ID_X/q[30]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[31]/Q} .original_name {cpu/rs1_ID_X/q[31]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[3]/Q} .original_name {cpu/rs1_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[4]/Q} .original_name {cpu/rs1_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[5]/Q} .original_name {cpu/rs1_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[6]/Q} .original_name {cpu/rs1_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[7]/Q} .original_name {cpu/rs1_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[8]/Q} .original_name {cpu/rs1_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[9]/Q} .original_name {cpu/rs1_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[10]/Q} .original_name {cpu/rs1_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[11]/Q} .original_name {cpu/rs1_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[12]/Q} .original_name {cpu/rs1_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[0]/Q} .original_name {cpu/rs1_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[29]/Q} .original_name {cpu/rs1_ID_X/q[29]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[15]/Q} .original_name {cpu/rs1_ID_X/q[15]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[16]/Q} .original_name {cpu/rs1_ID_X/q[16]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[17]/Q} .original_name {cpu/rs1_ID_X/q[17]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[18]/Q} .original_name {cpu/rs1_ID_X/q[18]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[19]/Q} .original_name {cpu/rs1_ID_X/q[19]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[20]/Q} .original_name {cpu/rs1_ID_X/q[20]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[21]/Q} .original_name {cpu/rs1_ID_X/q[21]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[22]/Q} .original_name {cpu/rs1_ID_X/q[22]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[23]/Q} .original_name {cpu/rs1_ID_X/q[23]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[24]/Q} .original_name {cpu/rs1_ID_X/q[24]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[25]/Q} .original_name {cpu/rs1_ID_X/q[25]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[26]/Q} .original_name {cpu/rs1_ID_X/q[26]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[27]/Q} .original_name {cpu/rs1_ID_X/q[27]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[28]/Q} .original_name {cpu/rs1_ID_X/q[28]/q}
set_db {pin:riscv_top/cpu/rs1_ID_X/q_reg[14]/Q} .original_name {cpu/rs1_ID_X/q[14]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[13]/Q} .original_name {cpu/rs2_ID_X/q[13]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[1]/Q} .original_name {cpu/rs2_ID_X/q[1]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[2]/Q} .original_name {cpu/rs2_ID_X/q[2]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[30]/Q} .original_name {cpu/rs2_ID_X/q[30]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[31]/Q} .original_name {cpu/rs2_ID_X/q[31]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[3]/Q} .original_name {cpu/rs2_ID_X/q[3]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[4]/Q} .original_name {cpu/rs2_ID_X/q[4]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[5]/Q} .original_name {cpu/rs2_ID_X/q[5]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[6]/Q} .original_name {cpu/rs2_ID_X/q[6]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[7]/Q} .original_name {cpu/rs2_ID_X/q[7]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[8]/Q} .original_name {cpu/rs2_ID_X/q[8]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[9]/Q} .original_name {cpu/rs2_ID_X/q[9]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[10]/Q} .original_name {cpu/rs2_ID_X/q[10]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[11]/Q} .original_name {cpu/rs2_ID_X/q[11]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[12]/Q} .original_name {cpu/rs2_ID_X/q[12]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[0]/Q} .original_name {cpu/rs2_ID_X/q[0]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[29]/Q} .original_name {cpu/rs2_ID_X/q[29]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[15]/Q} .original_name {cpu/rs2_ID_X/q[15]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[16]/Q} .original_name {cpu/rs2_ID_X/q[16]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[17]/Q} .original_name {cpu/rs2_ID_X/q[17]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[18]/Q} .original_name {cpu/rs2_ID_X/q[18]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[19]/Q} .original_name {cpu/rs2_ID_X/q[19]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[20]/Q} .original_name {cpu/rs2_ID_X/q[20]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[21]/Q} .original_name {cpu/rs2_ID_X/q[21]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[22]/Q} .original_name {cpu/rs2_ID_X/q[22]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[23]/Q} .original_name {cpu/rs2_ID_X/q[23]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[24]/Q} .original_name {cpu/rs2_ID_X/q[24]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[25]/Q} .original_name {cpu/rs2_ID_X/q[25]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[26]/Q} .original_name {cpu/rs2_ID_X/q[26]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[27]/Q} .original_name {cpu/rs2_ID_X/q[27]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[28]/Q} .original_name {cpu/rs2_ID_X/q[28]/q}
set_db {pin:riscv_top/cpu/rs2_ID_X/q_reg[14]/Q} .original_name {cpu/rs2_ID_X/q[14]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]/Q} .original_name {mem/dcache/hold_instr_reg/q[13]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]/Q} .original_name {mem/dcache/hold_instr_reg/q[1]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]/Q} .original_name {mem/dcache/hold_instr_reg/q[2]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]/Q} .original_name {mem/dcache/hold_instr_reg/q[30]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]/Q} .original_name {mem/dcache/hold_instr_reg/q[31]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]/Q} .original_name {mem/dcache/hold_instr_reg/q[3]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]/Q} .original_name {mem/dcache/hold_instr_reg/q[4]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]/Q} .original_name {mem/dcache/hold_instr_reg/q[5]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]/Q} .original_name {mem/dcache/hold_instr_reg/q[6]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]/Q} .original_name {mem/dcache/hold_instr_reg/q[7]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]/Q} .original_name {mem/dcache/hold_instr_reg/q[8]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]/Q} .original_name {mem/dcache/hold_instr_reg/q[9]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]/Q} .original_name {mem/dcache/hold_instr_reg/q[10]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]/Q} .original_name {mem/dcache/hold_instr_reg/q[11]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]/Q} .original_name {mem/dcache/hold_instr_reg/q[12]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]/Q} .original_name {mem/dcache/hold_instr_reg/q[0]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]/Q} .original_name {mem/dcache/hold_instr_reg/q[29]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]/Q} .original_name {mem/dcache/hold_instr_reg/q[15]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]/Q} .original_name {mem/dcache/hold_instr_reg/q[16]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]/Q} .original_name {mem/dcache/hold_instr_reg/q[17]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]/Q} .original_name {mem/dcache/hold_instr_reg/q[18]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]/Q} .original_name {mem/dcache/hold_instr_reg/q[19]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]/Q} .original_name {mem/dcache/hold_instr_reg/q[20]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]/Q} .original_name {mem/dcache/hold_instr_reg/q[21]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]/Q} .original_name {mem/dcache/hold_instr_reg/q[22]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]/Q} .original_name {mem/dcache/hold_instr_reg/q[23]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]/Q} .original_name {mem/dcache/hold_instr_reg/q[24]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]/Q} .original_name {mem/dcache/hold_instr_reg/q[25]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]/Q} .original_name {mem/dcache/hold_instr_reg/q[26]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]/Q} .original_name {mem/dcache/hold_instr_reg/q[27]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]/Q} .original_name {mem/dcache/hold_instr_reg/q[28]/q}
set_db {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]/Q} .original_name {mem/dcache/hold_instr_reg/q[14]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[0]/Q} .original_name {mem/dcache/sram_00_din[0]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[1]/Q} .original_name {mem/dcache/sram_00_din[1]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[2]/Q} .original_name {mem/dcache/sram_00_din[2]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[3]/Q} .original_name {mem/dcache/sram_00_din[3]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[4]/Q} .original_name {mem/dcache/sram_00_din[4]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[5]/Q} .original_name {mem/dcache/sram_00_din[5]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[6]/Q} .original_name {mem/dcache/sram_00_din[6]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[7]/Q} .original_name {mem/dcache/sram_00_din[7]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[8]/Q} .original_name {mem/dcache/sram_00_din[8]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[9]/Q} .original_name {mem/dcache/sram_00_din[9]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[10]/Q} .original_name {mem/dcache/sram_00_din[10]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[11]/Q} .original_name {mem/dcache/sram_00_din[11]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[12]/Q} .original_name {mem/dcache/sram_00_din[12]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[13]/Q} .original_name {mem/dcache/sram_00_din[13]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[14]/Q} .original_name {mem/dcache/sram_00_din[14]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[15]/Q} .original_name {mem/dcache/sram_00_din[15]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[16]/Q} .original_name {mem/dcache/sram_00_din[16]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[17]/Q} .original_name {mem/dcache/sram_00_din[17]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[18]/Q} .original_name {mem/dcache/sram_00_din[18]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[19]/Q} .original_name {mem/dcache/sram_00_din[19]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[20]/Q} .original_name {mem/dcache/sram_00_din[20]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[21]/Q} .original_name {mem/dcache/sram_00_din[21]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[22]/Q} .original_name {mem/dcache/sram_00_din[22]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[23]/Q} .original_name {mem/dcache/sram_00_din[23]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[24]/Q} .original_name {mem/dcache/sram_00_din[24]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[25]/Q} .original_name {mem/dcache/sram_00_din[25]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[26]/Q} .original_name {mem/dcache/sram_00_din[26]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[27]/Q} .original_name {mem/dcache/sram_00_din[27]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[28]/Q} .original_name {mem/dcache/sram_00_din[28]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[29]/Q} .original_name {mem/dcache/sram_00_din[29]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[30]/Q} .original_name {mem/dcache/sram_00_din[30]/q}
set_db {pin:riscv_top/mem/dcache/sram_00_din_reg[31]/Q} .original_name {mem/dcache/sram_00_din[31]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[0]/Q} .original_name {mem/dcache/sram_01_din[0]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[1]/Q} .original_name {mem/dcache/sram_01_din[1]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[2]/Q} .original_name {mem/dcache/sram_01_din[2]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[3]/Q} .original_name {mem/dcache/sram_01_din[3]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[4]/Q} .original_name {mem/dcache/sram_01_din[4]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[5]/Q} .original_name {mem/dcache/sram_01_din[5]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[6]/Q} .original_name {mem/dcache/sram_01_din[6]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[7]/Q} .original_name {mem/dcache/sram_01_din[7]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[8]/Q} .original_name {mem/dcache/sram_01_din[8]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[9]/Q} .original_name {mem/dcache/sram_01_din[9]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[10]/Q} .original_name {mem/dcache/sram_01_din[10]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[11]/Q} .original_name {mem/dcache/sram_01_din[11]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[12]/Q} .original_name {mem/dcache/sram_01_din[12]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[13]/Q} .original_name {mem/dcache/sram_01_din[13]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[14]/Q} .original_name {mem/dcache/sram_01_din[14]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[15]/Q} .original_name {mem/dcache/sram_01_din[15]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[16]/Q} .original_name {mem/dcache/sram_01_din[16]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[17]/Q} .original_name {mem/dcache/sram_01_din[17]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[18]/Q} .original_name {mem/dcache/sram_01_din[18]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[19]/Q} .original_name {mem/dcache/sram_01_din[19]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[20]/Q} .original_name {mem/dcache/sram_01_din[20]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[21]/Q} .original_name {mem/dcache/sram_01_din[21]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[22]/Q} .original_name {mem/dcache/sram_01_din[22]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[23]/Q} .original_name {mem/dcache/sram_01_din[23]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[24]/Q} .original_name {mem/dcache/sram_01_din[24]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[25]/Q} .original_name {mem/dcache/sram_01_din[25]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[26]/Q} .original_name {mem/dcache/sram_01_din[26]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[27]/Q} .original_name {mem/dcache/sram_01_din[27]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[28]/Q} .original_name {mem/dcache/sram_01_din[28]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[29]/Q} .original_name {mem/dcache/sram_01_din[29]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[30]/Q} .original_name {mem/dcache/sram_01_din[30]/q}
set_db {pin:riscv_top/mem/dcache/sram_01_din_reg[31]/Q} .original_name {mem/dcache/sram_01_din[31]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[0]/Q} .original_name {mem/dcache/sram_10_din[0]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[1]/Q} .original_name {mem/dcache/sram_10_din[1]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[2]/Q} .original_name {mem/dcache/sram_10_din[2]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[3]/Q} .original_name {mem/dcache/sram_10_din[3]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[4]/Q} .original_name {mem/dcache/sram_10_din[4]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[5]/Q} .original_name {mem/dcache/sram_10_din[5]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[6]/Q} .original_name {mem/dcache/sram_10_din[6]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[7]/Q} .original_name {mem/dcache/sram_10_din[7]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[8]/Q} .original_name {mem/dcache/sram_10_din[8]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[9]/Q} .original_name {mem/dcache/sram_10_din[9]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[10]/Q} .original_name {mem/dcache/sram_10_din[10]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[11]/Q} .original_name {mem/dcache/sram_10_din[11]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[12]/Q} .original_name {mem/dcache/sram_10_din[12]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[13]/Q} .original_name {mem/dcache/sram_10_din[13]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[14]/Q} .original_name {mem/dcache/sram_10_din[14]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[15]/Q} .original_name {mem/dcache/sram_10_din[15]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[16]/Q} .original_name {mem/dcache/sram_10_din[16]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[17]/Q} .original_name {mem/dcache/sram_10_din[17]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[18]/Q} .original_name {mem/dcache/sram_10_din[18]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[19]/Q} .original_name {mem/dcache/sram_10_din[19]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[20]/Q} .original_name {mem/dcache/sram_10_din[20]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[21]/Q} .original_name {mem/dcache/sram_10_din[21]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[22]/Q} .original_name {mem/dcache/sram_10_din[22]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[23]/Q} .original_name {mem/dcache/sram_10_din[23]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[24]/Q} .original_name {mem/dcache/sram_10_din[24]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[25]/Q} .original_name {mem/dcache/sram_10_din[25]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[26]/Q} .original_name {mem/dcache/sram_10_din[26]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[27]/Q} .original_name {mem/dcache/sram_10_din[27]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[28]/Q} .original_name {mem/dcache/sram_10_din[28]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[29]/Q} .original_name {mem/dcache/sram_10_din[29]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[30]/Q} .original_name {mem/dcache/sram_10_din[30]/q}
set_db {pin:riscv_top/mem/dcache/sram_10_din_reg[31]/Q} .original_name {mem/dcache/sram_10_din[31]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[0]/Q} .original_name {mem/dcache/sram_11_din[0]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[1]/Q} .original_name {mem/dcache/sram_11_din[1]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[2]/Q} .original_name {mem/dcache/sram_11_din[2]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[3]/Q} .original_name {mem/dcache/sram_11_din[3]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[4]/Q} .original_name {mem/dcache/sram_11_din[4]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[5]/Q} .original_name {mem/dcache/sram_11_din[5]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[6]/Q} .original_name {mem/dcache/sram_11_din[6]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[7]/Q} .original_name {mem/dcache/sram_11_din[7]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[8]/Q} .original_name {mem/dcache/sram_11_din[8]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[9]/Q} .original_name {mem/dcache/sram_11_din[9]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[10]/Q} .original_name {mem/dcache/sram_11_din[10]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[11]/Q} .original_name {mem/dcache/sram_11_din[11]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[12]/Q} .original_name {mem/dcache/sram_11_din[12]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[13]/Q} .original_name {mem/dcache/sram_11_din[13]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[14]/Q} .original_name {mem/dcache/sram_11_din[14]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[15]/Q} .original_name {mem/dcache/sram_11_din[15]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[16]/Q} .original_name {mem/dcache/sram_11_din[16]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[17]/Q} .original_name {mem/dcache/sram_11_din[17]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[18]/Q} .original_name {mem/dcache/sram_11_din[18]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[19]/Q} .original_name {mem/dcache/sram_11_din[19]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[20]/Q} .original_name {mem/dcache/sram_11_din[20]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[21]/Q} .original_name {mem/dcache/sram_11_din[21]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[22]/Q} .original_name {mem/dcache/sram_11_din[22]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[23]/Q} .original_name {mem/dcache/sram_11_din[23]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[24]/Q} .original_name {mem/dcache/sram_11_din[24]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[25]/Q} .original_name {mem/dcache/sram_11_din[25]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[26]/Q} .original_name {mem/dcache/sram_11_din[26]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[27]/Q} .original_name {mem/dcache/sram_11_din[27]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[28]/Q} .original_name {mem/dcache/sram_11_din[28]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[29]/Q} .original_name {mem/dcache/sram_11_din[29]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[30]/Q} .original_name {mem/dcache/sram_11_din[30]/q}
set_db {pin:riscv_top/mem/dcache/sram_11_din_reg[31]/Q} .original_name {mem/dcache/sram_11_din[31]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[0]/Q} .original_name {mem/dcache/store_data[0]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[1]/Q} .original_name {mem/dcache/store_data[1]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[2]/Q} .original_name {mem/dcache/store_data[2]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[3]/Q} .original_name {mem/dcache/store_data[3]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[4]/Q} .original_name {mem/dcache/store_data[4]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[5]/Q} .original_name {mem/dcache/store_data[5]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[6]/Q} .original_name {mem/dcache/store_data[6]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[7]/Q} .original_name {mem/dcache/store_data[7]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[8]/Q} .original_name {mem/dcache/store_data[8]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[9]/Q} .original_name {mem/dcache/store_data[9]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[10]/Q} .original_name {mem/dcache/store_data[10]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[11]/Q} .original_name {mem/dcache/store_data[11]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[12]/Q} .original_name {mem/dcache/store_data[12]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[13]/Q} .original_name {mem/dcache/store_data[13]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[14]/Q} .original_name {mem/dcache/store_data[14]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[15]/Q} .original_name {mem/dcache/store_data[15]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[16]/Q} .original_name {mem/dcache/store_data[16]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[17]/Q} .original_name {mem/dcache/store_data[17]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[18]/Q} .original_name {mem/dcache/store_data[18]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[19]/Q} .original_name {mem/dcache/store_data[19]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[20]/Q} .original_name {mem/dcache/store_data[20]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[21]/Q} .original_name {mem/dcache/store_data[21]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[22]/Q} .original_name {mem/dcache/store_data[22]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[23]/Q} .original_name {mem/dcache/store_data[23]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[24]/Q} .original_name {mem/dcache/store_data[24]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[25]/Q} .original_name {mem/dcache/store_data[25]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[26]/Q} .original_name {mem/dcache/store_data[26]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[27]/Q} .original_name {mem/dcache/store_data[27]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[28]/Q} .original_name {mem/dcache/store_data[28]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[29]/Q} .original_name {mem/dcache/store_data[29]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[30]/Q} .original_name {mem/dcache/store_data[30]/q}
set_db {pin:riscv_top/mem/dcache/store_data_reg[31]/Q} .original_name {mem/dcache/store_data[31]/q}
set_db {pin:riscv_top/mem/dcache/store_word_mask_reg[0]/Q} .original_name {mem/dcache/store_word_mask[0]/q}
set_db {pin:riscv_top/mem/dcache/store_word_mask_reg[1]/Q} .original_name {mem/dcache/store_word_mask[1]/q}
set_db {pin:riscv_top/mem/dcache/store_word_mask_reg[2]/Q} .original_name {mem/dcache/store_word_mask[2]/q}
set_db {pin:riscv_top/mem/dcache/store_word_mask_reg[3]/Q} .original_name {mem/dcache/store_word_mask[3]/q}
set_db {pin:riscv_top/mem/dcache/block_service_reg[1]/Q} .original_name {mem/dcache/block_service[1]/q}
set_db {pin:riscv_top/mem/dcache/block_service_reg[0]/Q} .original_name {mem/dcache/block_service[0]/q}
set_db pin:riscv_top/mem/dcache/flush_done_reg/Q .original_name {mem/dcache/flush_done/q}
set_db pin:riscv_top/mem/dcache/store_write_req_reg/Q .original_name {mem/dcache/store_write_req/q}
set_db {pin:riscv_top/mem/dcache/state_reg[0]/Q} .original_name {mem/dcache/state[0]/q}
set_db {pin:riscv_top/mem/dcache/state_reg[1]/Q} .original_name {mem/dcache/state[1]/q}
set_db {pin:riscv_top/mem/dcache/state_reg[2]/Q} .original_name {mem/dcache/state[2]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[12]/Q} .original_name {mem/icache/hold_instr_reg/q[12]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[7]/Q} .original_name {mem/icache/hold_instr_reg/q[7]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[8]/Q} .original_name {mem/icache/hold_instr_reg/q[8]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[9]/Q} .original_name {mem/icache/hold_instr_reg/q[9]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[10]/Q} .original_name {mem/icache/hold_instr_reg/q[10]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[11]/Q} .original_name {mem/icache/hold_instr_reg/q[11]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[6]/Q} .original_name {mem/icache/hold_instr_reg/q[6]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[31]/Q} .original_name {mem/icache/hold_instr_reg/q[31]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[19]/Q} .original_name {mem/icache/hold_instr_reg/q[19]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[21]/Q} .original_name {mem/icache/hold_instr_reg/q[21]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[22]/Q} .original_name {mem/icache/hold_instr_reg/q[22]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[23]/Q} .original_name {mem/icache/hold_instr_reg/q[23]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[24]/Q} .original_name {mem/icache/hold_instr_reg/q[24]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[16]/Q} .original_name {mem/icache/hold_instr_reg/q[16]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[2]/Q} .original_name {mem/icache/hold_instr_reg/q[2]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[1]/Q} .original_name {mem/icache/hold_instr_reg/q[1]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[25]/Q} .original_name {mem/icache/hold_instr_reg/q[25]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[26]/Q} .original_name {mem/icache/hold_instr_reg/q[26]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[27]/Q} .original_name {mem/icache/hold_instr_reg/q[27]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[28]/Q} .original_name {mem/icache/hold_instr_reg/q[28]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[29]/Q} .original_name {mem/icache/hold_instr_reg/q[29]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[30]/Q} .original_name {mem/icache/hold_instr_reg/q[30]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[0]/Q} .original_name {mem/icache/hold_instr_reg/q[0]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[20]/Q} .original_name {mem/icache/hold_instr_reg/q[20]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[4]/Q} .original_name {mem/icache/hold_instr_reg/q[4]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[5]/Q} .original_name {mem/icache/hold_instr_reg/q[5]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[13]/Q} .original_name {mem/icache/hold_instr_reg/q[13]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[14]/Q} .original_name {mem/icache/hold_instr_reg/q[14]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[15]/Q} .original_name {mem/icache/hold_instr_reg/q[15]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[17]/Q} .original_name {mem/icache/hold_instr_reg/q[17]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[18]/Q} .original_name {mem/icache/hold_instr_reg/q[18]/q}
set_db {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[3]/Q} .original_name {mem/icache/hold_instr_reg/q[3]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[0]/Q} .original_name {mem/icache/sram_00_din[0]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[1]/Q} .original_name {mem/icache/sram_00_din[1]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[2]/Q} .original_name {mem/icache/sram_00_din[2]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[3]/Q} .original_name {mem/icache/sram_00_din[3]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[4]/Q} .original_name {mem/icache/sram_00_din[4]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[5]/Q} .original_name {mem/icache/sram_00_din[5]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[6]/Q} .original_name {mem/icache/sram_00_din[6]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[7]/Q} .original_name {mem/icache/sram_00_din[7]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[8]/Q} .original_name {mem/icache/sram_00_din[8]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[9]/Q} .original_name {mem/icache/sram_00_din[9]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[10]/Q} .original_name {mem/icache/sram_00_din[10]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[11]/Q} .original_name {mem/icache/sram_00_din[11]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[12]/Q} .original_name {mem/icache/sram_00_din[12]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[13]/Q} .original_name {mem/icache/sram_00_din[13]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[14]/Q} .original_name {mem/icache/sram_00_din[14]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[15]/Q} .original_name {mem/icache/sram_00_din[15]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[16]/Q} .original_name {mem/icache/sram_00_din[16]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[17]/Q} .original_name {mem/icache/sram_00_din[17]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[18]/Q} .original_name {mem/icache/sram_00_din[18]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[19]/Q} .original_name {mem/icache/sram_00_din[19]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[20]/Q} .original_name {mem/icache/sram_00_din[20]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[21]/Q} .original_name {mem/icache/sram_00_din[21]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[22]/Q} .original_name {mem/icache/sram_00_din[22]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[23]/Q} .original_name {mem/icache/sram_00_din[23]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[24]/Q} .original_name {mem/icache/sram_00_din[24]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[25]/Q} .original_name {mem/icache/sram_00_din[25]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[26]/Q} .original_name {mem/icache/sram_00_din[26]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[27]/Q} .original_name {mem/icache/sram_00_din[27]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[28]/Q} .original_name {mem/icache/sram_00_din[28]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[29]/Q} .original_name {mem/icache/sram_00_din[29]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[30]/Q} .original_name {mem/icache/sram_00_din[30]/q}
set_db {pin:riscv_top/mem/icache/sram_00_din_reg[31]/Q} .original_name {mem/icache/sram_00_din[31]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[0]/Q} .original_name {mem/icache/sram_01_din[0]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[1]/Q} .original_name {mem/icache/sram_01_din[1]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[2]/Q} .original_name {mem/icache/sram_01_din[2]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[3]/Q} .original_name {mem/icache/sram_01_din[3]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[4]/Q} .original_name {mem/icache/sram_01_din[4]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[5]/Q} .original_name {mem/icache/sram_01_din[5]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[6]/Q} .original_name {mem/icache/sram_01_din[6]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[7]/Q} .original_name {mem/icache/sram_01_din[7]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[8]/Q} .original_name {mem/icache/sram_01_din[8]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[9]/Q} .original_name {mem/icache/sram_01_din[9]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[10]/Q} .original_name {mem/icache/sram_01_din[10]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[11]/Q} .original_name {mem/icache/sram_01_din[11]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[12]/Q} .original_name {mem/icache/sram_01_din[12]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[13]/Q} .original_name {mem/icache/sram_01_din[13]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[14]/Q} .original_name {mem/icache/sram_01_din[14]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[15]/Q} .original_name {mem/icache/sram_01_din[15]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[16]/Q} .original_name {mem/icache/sram_01_din[16]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[17]/Q} .original_name {mem/icache/sram_01_din[17]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[18]/Q} .original_name {mem/icache/sram_01_din[18]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[19]/Q} .original_name {mem/icache/sram_01_din[19]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[20]/Q} .original_name {mem/icache/sram_01_din[20]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[21]/Q} .original_name {mem/icache/sram_01_din[21]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[22]/Q} .original_name {mem/icache/sram_01_din[22]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[23]/Q} .original_name {mem/icache/sram_01_din[23]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[24]/Q} .original_name {mem/icache/sram_01_din[24]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[25]/Q} .original_name {mem/icache/sram_01_din[25]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[26]/Q} .original_name {mem/icache/sram_01_din[26]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[27]/Q} .original_name {mem/icache/sram_01_din[27]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[28]/Q} .original_name {mem/icache/sram_01_din[28]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[29]/Q} .original_name {mem/icache/sram_01_din[29]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[30]/Q} .original_name {mem/icache/sram_01_din[30]/q}
set_db {pin:riscv_top/mem/icache/sram_01_din_reg[31]/Q} .original_name {mem/icache/sram_01_din[31]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[0]/Q} .original_name {mem/icache/sram_10_din[0]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[1]/Q} .original_name {mem/icache/sram_10_din[1]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[2]/Q} .original_name {mem/icache/sram_10_din[2]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[3]/Q} .original_name {mem/icache/sram_10_din[3]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[4]/Q} .original_name {mem/icache/sram_10_din[4]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[5]/Q} .original_name {mem/icache/sram_10_din[5]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[6]/Q} .original_name {mem/icache/sram_10_din[6]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[7]/Q} .original_name {mem/icache/sram_10_din[7]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[8]/Q} .original_name {mem/icache/sram_10_din[8]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[9]/Q} .original_name {mem/icache/sram_10_din[9]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[10]/Q} .original_name {mem/icache/sram_10_din[10]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[11]/Q} .original_name {mem/icache/sram_10_din[11]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[12]/Q} .original_name {mem/icache/sram_10_din[12]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[13]/Q} .original_name {mem/icache/sram_10_din[13]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[14]/Q} .original_name {mem/icache/sram_10_din[14]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[15]/Q} .original_name {mem/icache/sram_10_din[15]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[16]/Q} .original_name {mem/icache/sram_10_din[16]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[17]/Q} .original_name {mem/icache/sram_10_din[17]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[18]/Q} .original_name {mem/icache/sram_10_din[18]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[19]/Q} .original_name {mem/icache/sram_10_din[19]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[20]/Q} .original_name {mem/icache/sram_10_din[20]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[21]/Q} .original_name {mem/icache/sram_10_din[21]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[22]/Q} .original_name {mem/icache/sram_10_din[22]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[23]/Q} .original_name {mem/icache/sram_10_din[23]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[24]/Q} .original_name {mem/icache/sram_10_din[24]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[25]/Q} .original_name {mem/icache/sram_10_din[25]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[26]/Q} .original_name {mem/icache/sram_10_din[26]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[27]/Q} .original_name {mem/icache/sram_10_din[27]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[28]/Q} .original_name {mem/icache/sram_10_din[28]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[29]/Q} .original_name {mem/icache/sram_10_din[29]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[30]/Q} .original_name {mem/icache/sram_10_din[30]/q}
set_db {pin:riscv_top/mem/icache/sram_10_din_reg[31]/Q} .original_name {mem/icache/sram_10_din[31]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[0]/Q} .original_name {mem/icache/sram_11_din[0]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[1]/Q} .original_name {mem/icache/sram_11_din[1]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[2]/Q} .original_name {mem/icache/sram_11_din[2]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[3]/Q} .original_name {mem/icache/sram_11_din[3]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[4]/Q} .original_name {mem/icache/sram_11_din[4]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[5]/Q} .original_name {mem/icache/sram_11_din[5]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[6]/Q} .original_name {mem/icache/sram_11_din[6]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[7]/Q} .original_name {mem/icache/sram_11_din[7]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[8]/Q} .original_name {mem/icache/sram_11_din[8]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[9]/Q} .original_name {mem/icache/sram_11_din[9]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[10]/Q} .original_name {mem/icache/sram_11_din[10]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[11]/Q} .original_name {mem/icache/sram_11_din[11]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[12]/Q} .original_name {mem/icache/sram_11_din[12]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[13]/Q} .original_name {mem/icache/sram_11_din[13]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[14]/Q} .original_name {mem/icache/sram_11_din[14]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[15]/Q} .original_name {mem/icache/sram_11_din[15]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[16]/Q} .original_name {mem/icache/sram_11_din[16]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[17]/Q} .original_name {mem/icache/sram_11_din[17]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[18]/Q} .original_name {mem/icache/sram_11_din[18]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[19]/Q} .original_name {mem/icache/sram_11_din[19]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[20]/Q} .original_name {mem/icache/sram_11_din[20]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[21]/Q} .original_name {mem/icache/sram_11_din[21]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[22]/Q} .original_name {mem/icache/sram_11_din[22]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[23]/Q} .original_name {mem/icache/sram_11_din[23]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[24]/Q} .original_name {mem/icache/sram_11_din[24]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[25]/Q} .original_name {mem/icache/sram_11_din[25]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[26]/Q} .original_name {mem/icache/sram_11_din[26]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[27]/Q} .original_name {mem/icache/sram_11_din[27]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[28]/Q} .original_name {mem/icache/sram_11_din[28]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[29]/Q} .original_name {mem/icache/sram_11_din[29]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[30]/Q} .original_name {mem/icache/sram_11_din[30]/q}
set_db {pin:riscv_top/mem/icache/sram_11_din_reg[31]/Q} .original_name {mem/icache/sram_11_din[31]/q}
set_db pin:riscv_top/mem/icache/flush_done_reg/Q .original_name {mem/icache/flush_done/q}
set_db {pin:riscv_top/mem/icache/state_reg[0]/Q} .original_name {mem/icache/state[0]/q}
set_db {pin:riscv_top/mem/icache/state_reg[1]/Q} .original_name {mem/icache/state[1]/q}
set_db {pin:riscv_top/mem/icache/state_reg[2]/Q} .original_name {mem/icache/state[2]/q}
set_db {pin:riscv_top/mem/icache/block_service_reg[1]/Q} .original_name {mem/icache/block_service[1]/q}
set_db {pin:riscv_top/mem/icache/block_service_reg[0]/Q} .original_name {mem/icache/block_service[0]/q}
