"{\"results\": [{\"label\": \"Velocity-Bench Hashtable\", \"value\": 133.67656, \"command\": [\"/home/test-user/ur_bench_workdir/hashtable/hashtable_sycl\", \"--no-verify\"], \"env\": {}, \"stdout\": \"hashtable - total time for whole calculation: 1.00405 s\\n133.676560 million keys/second\\n\", \"passed\": true, \"unit\": \"M keys/sec\", \"explicit_group\": \"\", \"stddev\": 0.6650772935074558, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Hashtable\", \"lower_is_better\": false, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench CudaSift\", \"value\": 335.31, \"command\": [\"/home/test-user/ur_bench_workdir/cudaSift/cudaSift\"], \"env\": {}, \"stdout\": \"UNKN: \\n\\nUNKN: ==================================================\\nUNKN: User input parameters:\\nUNKN: Trace:                             ../../inputData\\nUNKN: ==================================================\\nUNKN: \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1120 1259 30.41% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1230 1264 33.3967% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1099 1255 29.8398% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1233 1266 33.4781% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1016 1265 27.5862% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1062 1262 28.8352% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1070 1263 29.0524% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1061 1271 28.808% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1095 1255 29.7312% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1215 1257 32.9894% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1087 1257 29.514% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1052 1262 28.5637% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1114 1266 30.2471% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1112 1278 30.1928% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1067 1256 28.9709% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1112 1262 30.1928% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1046 1258 28.4008% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1113 1267 30.2199% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1226 1261 33.2881% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1092 1261 29.6497% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1217 1255 33.0437% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1082 1260 29.3782% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1190 1250 32.3106% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1111 1271 30.1656% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1091 1265 29.6226% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1063 1261 28.8623% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1083 1251 29.4054% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1232 1265 33.451% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1064 1258 28.8895% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1101 1263 29.8941% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1226 1264 33.2881% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1213 1257 32.9351% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1060 1268 28.7809% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1102 1272 29.9213% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1211 1263 32.8808% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1217 1251 33.0437% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1104 1255 29.9756% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1115 1253 30.2742% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1049 1255 28.4822% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1116 1264 30.3014% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1050 1263 28.5094% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1123 1268 30.4914% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1109 1275 30.1113% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1063 1260 28.8623% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1217 1250 33.0437% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1139 1263 30.9259% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1043 1252 28.3193% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1223 1257 33.2066% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1092 1261 29.6497% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1077 1254 29.2425% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nAvg workload time = 335.31 ms\\n\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.7244117153479197, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench CudaSift\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Easywave\", \"value\": 546, \"command\": [\"/home/test-user/ur_bench_workdir/easywave/easyWave_sycl\", \"-grid\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/e2Asean.grd\", \"-source\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/BengkuluSept2007.flt\", \"-time\", \"120\"], \"env\": {}, \"stdout\": \"MAIN: Starting SYCL main program\\nMAIN: Attempting to clean up previous eWave tsunami files\\nMAIN: Clean up completed\\nSYCL: SYCL Queue initialization successful \\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nMAIN: Program successfully completed\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 3.511884584284246, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Easywave\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Sobel Filter\", \"value\": 2031.46, \"command\": [\"/home/test-user/ur_bench_workdir/sobel_filter/sobel_filter\", \"-i\", \"/home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\", \"-n\", \"5\"], \"env\": {\"OPENCV_IO_MAX_IMAGE_PIXELS\": \"1677721600\"}, \"stdout\": \"SYMN: Welcome to the SYCL version of Sobel filter workload.\\nSYMN: Input image file: /home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\\nSYMN: Launching SYCL kernel with # of iterations: 5\\ntime to subtract from total: 6.2207 s\\nsobelfilter - total time for whole calculation: 2.03146 s\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 39.13024789085815, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Sobel Filter\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench dl-mnist\", \"value\": 2.81, \"command\": [\"/home/test-user/ur_bench_workdir/dl-mnist/dl-mnist-sycl\", \"-conv_algo\", \"ONEDNN_AUTO\"], \"env\": {\"NEOReadDebugKeys\": \"1\", \"DisableScratchPages\": \"0\"}, \"stdout\": \"\\n\\t\\tWelcome to DL-MNIST workload: SYCL version.\\n\\n=======================================================================\\nSYCL: SYCL Queue initialization successful\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.32961)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\n=======================================================================\\n\\nWL PARAMS: \\n\\nWL PARAMS: ==================================================\\nWL PARAMS: User input parameters:\\nWL PARAMS: Trace:                             notrace\\nWL PARAMS: Tensor management policy:          per_layer\\nWL PARAMS: Convolution algorithm:             ONEDNN_AUTO\\nWL PARAMS: Dataset reader format:             NCHW\\nWL PARAMS: Dry run:                           YES\\nWL PARAMS: OneDNN Conv PD memory format:      ONEDNN_CONVPD_ANY\\nWL PARAMS: No of iterations for inference:    400\\nWL PARAMS: ==================================================\\nWL PARAMS: \\n\\ndl-mnist - total time for whole calculation: 2.81 s\\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.011547005383792526, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench dl-mnist\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench svm\", \"value\": 0.3506, \"command\": [\"/home/test-user/ur_bench_workdir/svm/svm_sycl\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a9a\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a.m\"], \"env\": {}, \"stdout\": \"Number of args 3\\nUsing cuSVM (Carpenter)...\\n\\nBuffering input text file (6989624 B).\\nLoad Done \\nStarting Training \\n_C 1.000000\\nWorkgroup Size: 1024\\nnbrCtas 80 \\nelemsPerCta 1248 \\nthreadsPerCta 128 \\nTotal run time: 0.285813 seconds\\nIter:100\\nM:97683\\nN:123\\nTrain done. Calulate Vector counts \\nTraining done \\n\\nLoading    elapsed time : 0.0582 s\\nProcessing elapsed time : 0.2902 s\\nStoring    elapsed time : 0.0023 s\\nTotal      elapsed time : 0.3506 s\\nResult's are correct: 0.0551 \\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.0037269290307168504, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench svm\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"value\": 182.225, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.195328\", \"0.182225\", \"0.179672\", \"0.179672 0.182225 0.224088\", \"0.024939\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.6868379236277968, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"value\": 181.15, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.180671\", \"0.181150\", \"0.179485\", \"0.179485 0.181150 0.181378\", \"0.001033\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.6064333163875733, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"value\": 182.60899999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.182567\", \"0.182609\", \"0.182042\", \"0.182042 0.182609 0.183049\", \"0.000505\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.544979072134425, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"value\": 178.51500000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.177802\", \"0.178515\", \"0.176252\", \"0.176252 0.178515 0.178639\", \"0.001344\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.210047133735677, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"value\": 1008.8349999999999, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.010059\", \"1.008835\", \"1.003045\", \"1.003045 1.008835 1.018297\", \"0.007700\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.9580779795896555, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"value\": 1025.334, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.025159\", \"1.025334\", \"1.023387\", \"1.023387 1.025334 1.026757\", \"0.001692\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.7974568145021188, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"value\": 1048.9299999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.047426\", \"1.048930\", \"1.040633\", \"1.040633 1.048930 1.052714\", \"0.006179\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 4.868602503114598, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"value\": 1020.647, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"1.022496\", \"1.020647\", \"1.018128\", \"1.018128 1.020647 1.028713\", \"0.005530\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 11.768574595081482, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"value\": 21.253999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022000\", \"0.021254\", \"0.021143\", \"0.021143 0.021254 0.023603\", \"0.001389\", \"5.912221\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.23013626398288495, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"value\": 21.183, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021379\", \"0.021183\", \"0.021108\", \"0.021108 0.021183 0.021847\", \"0.000407\", \"5.922012\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.17490645118653114, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"value\": 21.346, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021381\", \"0.021346\", \"0.021098\", \"0.021098 0.021346 0.021701\", \"0.000303\", \"5.924759\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.23570779933355201, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"value\": 17.603, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017566\", \"0.017603\", \"0.017491\", \"0.017491 0.017603 0.017605\", \"0.000066\", \"7.146644\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.29914054667775636, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"value\": 19.751, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019813\", \"0.019751\", \"0.019610\", \"0.019610 0.019751 0.020079\", \"0.000241\", \"6.374164\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.20844447701966187, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"value\": 19.877, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.020001\", \"0.019877\", \"0.019812\", \"0.019812 0.019877 0.020316\", \"0.000274\", \"6.309412\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3026507337950239, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"value\": 22.233, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022139\", \"0.022233\", \"0.021757\", \"0.021757 0.022233 0.022425\", \"0.000344\", \"5.745170\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.08600000000000013, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"value\": 21.044, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021145\", \"0.021044\", \"0.020992\", \"0.020992 0.021044 0.021400\", \"0.000222\", \"5.954661\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.239230781185588, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"value\": 21.479000000000003, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021678\", \"0.021479\", \"0.021441\", \"0.021441 0.021479 0.022114\", \"0.000378\", \"5.830053\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.1996911782394674, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"value\": 17.645, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017592\", \"0.017645\", \"0.017330\", \"0.017330 0.017645 0.017800\", \"0.000240\", \"7.212949\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.13465635274034946, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"value\": 19.762999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019764\", \"0.019763\", \"0.019757\", \"0.019757 0.019763 0.019772\", \"0.000007\", \"6.326729\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.18904320493827156, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"value\": 19.45, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019484\", \"0.019450\", \"0.019447\", \"0.019447 0.019450 0.019556\", \"0.000062\", \"6.427806\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.45818045935344454, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"value\": 85.131, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_int32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085122\", \"0.085131\", \"0.085067\", \"0.085067 0.085131 0.085168\", \"0.000051\", \"3667.716025\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0720277724214808, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"value\": 85.068, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_fp32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085054\", \"0.085068\", \"0.084983\", \"0.084983 0.085068 0.085112\", \"0.000066\", \"3671.322197\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.017897858344883135, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"value\": 6.678, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006575\", \"0.006678\", \"0.005892\", \"0.005892 0.006678 0.007154\", \"0.000637\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.0818745548264606, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"value\": 9.386000000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.009183\", \"0.009386\", \"0.006028\", \"0.006028 0.009386 0.012134\", \"0.003058\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.0728652472684597, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"value\": 18.231, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.019132\", \"0.018231\", \"0.016164\", \"0.016164 0.018231 0.022999\", \"0.003505\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 5.547311588250912, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"value\": 20.127, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.034932\", \"0.020127\", \"0.017156\", \"0.017156 0.020127 0.067514\", \"0.028256\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.6410840892767574, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"value\": 34.028000000000006, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.035900\", \"0.034028\", \"0.026917\", \"0.026917 0.034028 0.046756\", \"0.010051\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 8.63506151088128, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"value\": 56.400999999999996, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.053153\", \"0.056401\", \"0.046645\", \"0.046645 0.056401 0.056413\", \"0.005636\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 18.759412303719763, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"value\": 12.827, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.013019\", \"0.012827\", \"0.011930\", \"0.011930 0.012827 0.014298\", \"0.001195\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.0537826558234322, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"value\": 6.096, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006674\", \"0.006096\", \"0.004583\", \"0.004583 0.006096 0.009342\", \"0.002431\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.8536406152474239, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"value\": 13.679, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.014251\", \"0.013679\", \"0.008770\", \"0.008770 0.013679 0.020305\", \"0.005788\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 6.761466628601887, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"value\": 18.356, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.018356\", \"0.018356\", \"0.018350\", \"0.018350 0.018356 0.018361\", \"0.000005\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.01475578982411086, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"value\": 41.519, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.058361\", \"0.041519\", \"0.023600\", \"0.023600 0.041519 0.109965\", \"0.045579\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.6968348441345334, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"value\": 18.464000000000002, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.019812\", \"0.018464\", \"0.017468\", \"0.017468 0.018464 0.023505\", \"0.003236\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 42.873455610668934, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"value\": 66.133, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.069717\", \"0.066133\", \"0.041106\", \"0.041106 0.066133 0.101912\", \"0.030561\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 22.765949611102062, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"value\": 102.36399999999999, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.099695\", \"0.102364\", \"0.092650\", \"0.092650 0.102364 0.104071\", \"0.006161\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 11.972823944249745, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"value\": 34.93, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_device\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.037874\", \"0.034930\", \"0.033974\", \"0.033974 0.034930 0.044717\", \"0.005946\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.8455744849058592, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"value\": 306.136, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_host\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306048\", \"0.306136\", \"0.305723\", \"0.305723 0.306136 0.306284\", \"0.000291\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5567676441064044, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"value\": 306.585, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_shared\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.306551\", \"0.306585\", \"0.306357\", \"0.306357 0.306585 0.306712\", \"0.000180\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3575667370276169, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"value\": 3.09, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.003090\", \"0.003090\", \"0.003068\", \"0.003068 0.003090 0.003113\", \"0.000022\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.018547236990991405, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"value\": 4.1370000000000005, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004147\", \"0.004137\", \"0.004081\", \"0.004081 0.004137 0.004224\", \"0.000072\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.02672077843177469, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"value\": 3.856, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004242\", \"0.003856\", \"0.003550\", \"0.003550 0.003856 0.005319\", \"0.000945\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.3869099623226244, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 2mm Polybench_2mm\", \"value\": 8.472, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/2mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/2mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_2mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.008476\", \"0.008472\", \"0.008440\", \"0.008440 0.008472 0.008515\", \"0.000038\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.004041451884328217, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 2mm Polybench_2mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 3mm Polybench_3mm\", \"value\": 11.235, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/3mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/3mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_3mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.011616\", \"0.011235\", \"0.011176\", \"0.011176 0.011235 0.012437\", \"0.000712\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.07503554713156532, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 3mm Polybench_3mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Atax Polybench_Atax\", \"value\": 9.658, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/atax\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Atax.csv\", \"--size=8192\"], \"env\": {}, \"stdout\": [\"Polybench_Atax\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8192\", \"0.010154\", \"0.009658\", \"0.009638\", \"0.009638 0.009658 0.011167\", \"0.000877\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.490322342889043, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Atax Polybench_Atax\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"value\": 0.023, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/mol_dyn\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/MolecularDynamics.csv\", \"--size=8196\"], \"env\": {}, \"stdout\": [\"MolecularDynamics\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8196\", \"0.000033\", \"0.000023\", \"0.000022\", \"0.000022 0.000023 0.000055\", \"0.000019\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0009856107606091625, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"value\": 3344.059925, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-11T01:13:13Z\\\",\\\"153107524\\\",\\\"205976\\\",\\\"3344.059925\\\",\\\"4.485734\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-11T01:13:14Z\\\",\\\"1031035282\\\",\\\"15684267\\\",\\\"124.170368\\\",\\\"1.915274\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 4.142922100207727, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"value\": 124.75124, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-04-11T01:13:27Z\\\",\\\"153277044\\\",\\\"173840\\\",\\\"3340.360129\\\",\\\"3.785772\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-04-11T01:13:28Z\\\",\\\"1027236408\\\",\\\"40113680\\\",\\\"124.751240\\\",\\\"4.643978\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 2.4048664006383382, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}], \"name\": \"Baseline_BMG_L0v2\", \"hostname\": \"sdp\", \"git_hash\": \"ec303183bd\", \"github_repo\": \"intel/llvm\", \"date\": \"2025-04-11T01:13:35.069310+00:00\", \"compute_runtime\": \"25.09.32961.8\"}"