

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Tue May 27 19:57:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.062 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln7 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 10 'store' 'store_ln7' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 11 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.57ns)   --->   "%icmp_ln7 = icmp_eq  i3 %indvar_flatten_load, i3 6" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 14 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.57ns)   --->   "%add_ln7_1 = add i3 %indvar_flatten_load, i3 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 15 'add' 'add_ln7_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc11.i, void %for.inc.0.i.preheader.exitStub" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 16 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln7 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 19 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.43ns)   --->   "%icmp_ln8 = icmp_eq  i2 %j_load, i2 3" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i2 0, i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 21 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i2 %add_ln7, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 22 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 23 'zext' 'zext_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 24 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln9, i2 0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i2 %select_ln7_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 26 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln8 = sub i3 %tmp_2, i3 %zext_ln9_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 27 'sub' 'sub_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i2 %select_ln7" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 28 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.26ns) (root node of TernaryAdder)   --->   "%add_ln9_1 = add i3 %sub_ln8, i3 %zext_ln9_2" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 29 'add' 'add_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i3 %add_ln9_1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 30 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i32 %k, i64 0, i64 %zext_ln9_3" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 31 'getelementptr' 'k_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln7, i1 0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln9 = add i3 %tmp, i3 %zext_ln9" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 33 'add' 'add_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [2/2] (0.69ns)   --->   "%k_load = load i3 %k_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln8 = add i2 %select_ln7, i2 1" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 35 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln7 = store i3 %add_ln7_1, i3 %indvar_flatten" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 36 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln7 = store i2 %select_ln7_1, i2 %i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 37 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %j" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 38 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i3 %add_ln9" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 41 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%k_t_addr = getelementptr i32 %k_t, i64 0, i64 %zext_ln9_4" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 42 'getelementptr' 'k_t_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 43 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_load = load i3 %k_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 44 'load' 'k_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln9 = store i32 %k_load, i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc.i" [C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21]   --->   Operation 46 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 2.062ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln7', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) of constant 0 on local variable 'i', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21 [8]  (0.387 ns)
	'load' operation 2 bit ('i_load', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) on local variable 'i', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21 [18]  (0.000 ns)
	'add' operation 2 bit ('add_ln7', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) [19]  (0.436 ns)
	'select' operation 2 bit ('select_ln7_1', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) [24]  (0.278 ns)
	'sub' operation 3 bit ('sub_ln8', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) [29]  (0.000 ns)
	'add' operation 3 bit ('add_ln9_1', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) [31]  (0.262 ns)
	'getelementptr' operation 3 bit ('k_addr', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) [33]  (0.000 ns)
	'load' operation 32 bit ('k_load', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) on array 'k' [39]  (0.699 ns)

 <State 2>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('k_load', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) on array 'k' [39]  (0.699 ns)
	'store' operation 0 bit ('store_ln9', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21) of variable 'k_load', C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:21 on array 'k_t' [40]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
