GAS LISTING /tmp/cc4LQsba.s 			page 1


   1              		.file	"riscv.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	_ZN5Riscv13obradaprekidaEmmmmm
   9              	_ZN5Riscv13obradaprekidaEmmmmm:
  10              	.LFB41:
  11              		.file 1 "src/riscv.cpp"
   1:src/riscv.cpp **** #include "../h/riscv.hpp"
   2:src/riscv.cpp **** #include "../h/MemoryAllocator.hpp"
   3:src/riscv.cpp **** #include "../lib/hw.h"
   4:src/riscv.cpp **** #include "../lib/console.h"
   5:src/riscv.cpp **** #include "../h/syscall_c.hpp"
   6:src/riscv.cpp **** #include "../h/TCB.hpp"
   7:src/riscv.cpp **** #include "../h/_sem.hpp"
   8:src/riscv.cpp **** 
   9:src/riscv.cpp **** enum scause {
  10:src/riscv.cpp ****     SYSCALL_U = 8,
  11:src/riscv.cpp ****     SYSCALL_S = 9,
  12:src/riscv.cpp ****     TIMER = 0x8000000000000001,
  13:src/riscv.cpp ****     CONSOLE = 0x8000000000000009,
  14:src/riscv.cpp ****     ILLEGAL_INSTRTUCION = 2,
  15:src/riscv.cpp ****     ILLEGAL_READ_ADDRESS = 5,
  16:src/riscv.cpp ****     ILLEGAL_WRITE_ADDRESS = 7,
  17:src/riscv.cpp **** };
  18:src/riscv.cpp **** 
  19:src/riscv.cpp **** void Riscv::obradaprekida(uint64 code, uint64 arg1, uint64 arg2, uint64 arg3, uint64 arg4) {
  12              		.loc 1 19 92
  13              		.cfi_startproc
  14              	.LVL0:
  15 0000 130101FC 		addi	sp,sp,-64
  16              		.cfi_def_cfa_offset 64
  17 0004 233C1102 		sd	ra,56(sp)
  18 0008 23388102 		sd	s0,48(sp)
  19 000c 23349102 		sd	s1,40(sp)
  20 0010 23302103 		sd	s2,32(sp)
  21              		.cfi_offset 1, -8
  22              		.cfi_offset 8, -16
  23              		.cfi_offset 9, -24
  24              		.cfi_offset 18, -32
  25 0014 13040104 		addi	s0,sp,64
  26              		.cfi_def_cfa 8, 0
  27 0018 93070500 		mv	a5,a0
  28 001c 13850500 		mv	a0,a1
  29              	.LVL1:
  30 0020 93050600 		mv	a1,a2
  31              	.LVL2:
  32 0024 13860600 		mv	a2,a3
  33              	.LVL3:
  20:src/riscv.cpp ****     uint64 scause = r_scause();
  34              		.loc 1 20 5
  35              	.LBB16:
  36              	.LBB17:
  37              		.file 2 "src/../h/riscv.hpp"
   1:src/../h/riscv.hpp **** #ifndef RISCV_HPP
GAS LISTING /tmp/cc4LQsba.s 			page 2


   2:src/../h/riscv.hpp **** #define RISCV_HPP
   3:src/../h/riscv.hpp **** 
   4:src/../h/riscv.hpp **** #include "../lib/hw.h"
   5:src/../h/riscv.hpp **** 
   6:src/../h/riscv.hpp **** class Riscv{
   7:src/../h/riscv.hpp **** 
   8:src/../h/riscv.hpp ****     static void obradaprekida(uint64 code, uint64 arg1, uint64 arg2, uint64 arg3, uint64 arg4);
   9:src/../h/riscv.hpp **** public:
  10:src/../h/riscv.hpp **** 
  11:src/../h/riscv.hpp ****   static void pushRegisters();
  12:src/../h/riscv.hpp ****   static void popRegisters();
  13:src/../h/riscv.hpp **** 
  14:src/../h/riscv.hpp ****     // pop sstatus.spp and sstatus.spie bits (has to be a non inline function)
  15:src/../h/riscv.hpp ****     static void popSppSpie();
  16:src/../h/riscv.hpp **** 
  17:src/../h/riscv.hpp ****     // read register scause
  18:src/../h/riscv.hpp ****     static uint64 r_scause();
  19:src/../h/riscv.hpp **** 
  20:src/../h/riscv.hpp ****     // write register scause
  21:src/../h/riscv.hpp ****     static void w_scause(uint64 scause);
  22:src/../h/riscv.hpp **** 
  23:src/../h/riscv.hpp ****     // read register sepc
  24:src/../h/riscv.hpp ****     static uint64 r_sepc();
  25:src/../h/riscv.hpp **** 
  26:src/../h/riscv.hpp ****     // write register sepc
  27:src/../h/riscv.hpp ****     static void w_sepc(uint64 sepc);
  28:src/../h/riscv.hpp **** 
  29:src/../h/riscv.hpp ****     // read register stvec
  30:src/../h/riscv.hpp ****     static uint64 r_stvec();
  31:src/../h/riscv.hpp **** 
  32:src/../h/riscv.hpp ****     // write register stvec
  33:src/../h/riscv.hpp ****     static void w_stvec(uint64 stvec);
  34:src/../h/riscv.hpp **** 
  35:src/../h/riscv.hpp ****     // read register stval
  36:src/../h/riscv.hpp ****     static uint64 r_stval();
  37:src/../h/riscv.hpp **** 
  38:src/../h/riscv.hpp ****     // write register stval
  39:src/../h/riscv.hpp ****     static void w_stval(uint64 stval);
  40:src/../h/riscv.hpp **** 
  41:src/../h/riscv.hpp ****     enum BitMaskSip
  42:src/../h/riscv.hpp ****     {
  43:src/../h/riscv.hpp ****         SIP_SSIE = (1 << 1),
  44:src/../h/riscv.hpp ****         SIP_STIP = (1 << 5),
  45:src/../h/riscv.hpp ****         SIP_SEIP = (1 << 9),
  46:src/../h/riscv.hpp ****     };
  47:src/../h/riscv.hpp **** 
  48:src/../h/riscv.hpp ****     // mask set register sip
  49:src/../h/riscv.hpp ****     static void ms_sip(uint64 mask);
  50:src/../h/riscv.hpp **** 
  51:src/../h/riscv.hpp ****     // mask clear register sip
  52:src/../h/riscv.hpp ****     static void mc_sip(uint64 mask);
  53:src/../h/riscv.hpp **** 
  54:src/../h/riscv.hpp ****     // read register sip
  55:src/../h/riscv.hpp ****     static uint64 r_sip();
  56:src/../h/riscv.hpp **** 
  57:src/../h/riscv.hpp ****     // write register sip
  58:src/../h/riscv.hpp ****     static void w_sip(uint64 sip);
GAS LISTING /tmp/cc4LQsba.s 			page 3


  59:src/../h/riscv.hpp **** 
  60:src/../h/riscv.hpp ****     enum BitMaskSstatus
  61:src/../h/riscv.hpp ****     {
  62:src/../h/riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  63:src/../h/riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  64:src/../h/riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  65:src/../h/riscv.hpp ****     };
  66:src/../h/riscv.hpp **** 
  67:src/../h/riscv.hpp ****     // mask set register sstatus
  68:src/../h/riscv.hpp ****     static void ms_sstatus(uint64 mask);
  69:src/../h/riscv.hpp **** 
  70:src/../h/riscv.hpp ****     // mask clear register sstatus
  71:src/../h/riscv.hpp ****     static void mc_sstatus(uint64 mask);
  72:src/../h/riscv.hpp **** 
  73:src/../h/riscv.hpp ****     // read register sstatus
  74:src/../h/riscv.hpp ****     static uint64 r_sstatus();
  75:src/../h/riscv.hpp **** 
  76:src/../h/riscv.hpp ****     // write register sstatus
  77:src/../h/riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  78:src/../h/riscv.hpp **** 
  79:src/../h/riscv.hpp ****     // supervisor trap
  80:src/../h/riscv.hpp ****     static void supervisorTrap();
  81:src/../h/riscv.hpp **** 
  82:src/../h/riscv.hpp ****     //stvec Vector "table"
  83:src/../h/riscv.hpp ****     static void stvecVectorTable();
  84:src/../h/riscv.hpp **** 
  85:src/../h/riscv.hpp ****     //read a0 register
  86:src/../h/riscv.hpp ****     static uint64 r_a0();
  87:src/../h/riscv.hpp **** 
  88:src/../h/riscv.hpp ****     //write to a0 register
  89:src/../h/riscv.hpp ****     static void w_a0(uint64 writeValue);
  90:src/../h/riscv.hpp **** 
  91:src/../h/riscv.hpp **** 
  92:src/../h/riscv.hpp **** private:
  93:src/../h/riscv.hpp **** 
  94:src/../h/riscv.hpp ****     // supervisor trap handler
  95:src/../h/riscv.hpp ****     static void handleSupervisorTrap();
  96:src/../h/riscv.hpp **** 
  97:src/../h/riscv.hpp ****     static void handleTimerInterrupt();
  98:src/../h/riscv.hpp **** 
  99:src/../h/riscv.hpp ****     static void handleConsoleInterrupt();
 100:src/../h/riscv.hpp **** };
 101:src/../h/riscv.hpp **** 
 102:src/../h/riscv.hpp **** 
 103:src/../h/riscv.hpp **** inline uint64 Riscv::r_scause()
 104:src/../h/riscv.hpp **** {
 105:src/../h/riscv.hpp ****     uint64 volatile scause;
  38              		.loc 2 105 5
 106:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  39              		.loc 2 106 5
  40              		.loc 2 106 72 is_stmt 0
  41              	#APP
  42              	# 106 "src/../h/riscv.hpp" 1
 107              	    return scause;
  43              		csrr a3, scause
  44              	# 0 "" 2
  45              	.LVL4:
GAS LISTING /tmp/cc4LQsba.s 			page 4


  46              	#NO_APP
  47 002c 233CD4FC 		sd	a3,-40(s0)
  48              		.loc 2 107 5 is_stmt 1
  49              		.loc 2 107 12 is_stmt 0
  50 0030 833684FD 		ld	a3,-40(s0)
  51              	.LVL5:
  52              	.LBE17:
  53              	.LBE16:
  21:src/riscv.cpp ****     uint64 sepc = r_sepc(); //cita pc
  54              		.loc 1 21 5 is_stmt 1
  55              	.LBB18:
  56              	.LBB19:
 108:src/../h/riscv.hpp **** }
 109:src/../h/riscv.hpp **** 
 110:src/../h/riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 111:src/../h/riscv.hpp **** {
 112:src/../h/riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 113:src/../h/riscv.hpp **** }
 114:src/../h/riscv.hpp **** 
 115:src/../h/riscv.hpp **** inline uint64 Riscv::r_sepc()
 116:src/../h/riscv.hpp **** {
 117:src/../h/riscv.hpp ****     uint64 volatile sepc;
  57              		.loc 2 117 5
 118:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
  58              		.loc 2 118 5
  59              		.loc 2 118 64 is_stmt 0
  60              	#APP
  61              	# 118 "src/../h/riscv.hpp" 1
 119              	    return sepc;
  62              		csrr a6, sepc
  63              	# 0 "" 2
  64              	#NO_APP
  65 0038 233804FD 		sd	a6,-48(s0)
  66              		.loc 2 119 5 is_stmt 1
  67              		.loc 2 119 12 is_stmt 0
  68 003c 833404FD 		ld	s1,-48(s0)
  69              	.LVL6:
  70              	.LBE19:
  71              	.LBE18:
  22:src/riscv.cpp ****     uint64 sstatus = r_sstatus();//cita status registar
  72              		.loc 1 22 5 is_stmt 1
  73              	.LBB20:
  74              	.LBB21:
 120:src/../h/riscv.hpp **** }
 121:src/../h/riscv.hpp **** 
 122:src/../h/riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 123:src/../h/riscv.hpp **** {
 124:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 125:src/../h/riscv.hpp **** }
 126:src/../h/riscv.hpp **** 
 127:src/../h/riscv.hpp **** inline uint64 Riscv::r_stvec()
 128:src/../h/riscv.hpp **** {
 129:src/../h/riscv.hpp ****     uint64 volatile stvec;
 130:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 131:src/../h/riscv.hpp ****     return stvec;
 132:src/../h/riscv.hpp **** }
 133:src/../h/riscv.hpp **** 
GAS LISTING /tmp/cc4LQsba.s 			page 5


 134:src/../h/riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 135:src/../h/riscv.hpp **** {
 136:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 137:src/../h/riscv.hpp **** }
 138:src/../h/riscv.hpp **** 
 139:src/../h/riscv.hpp **** inline uint64 Riscv::r_stval()
 140:src/../h/riscv.hpp **** {
 141:src/../h/riscv.hpp ****     uint64 volatile stval;
 142:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 143:src/../h/riscv.hpp ****     return stval;
 144:src/../h/riscv.hpp **** }
 145:src/../h/riscv.hpp **** 
 146:src/../h/riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 147:src/../h/riscv.hpp **** {
 148:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 149:src/../h/riscv.hpp **** }
 150:src/../h/riscv.hpp **** 
 151:src/../h/riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 152:src/../h/riscv.hpp **** {
 153:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 154:src/../h/riscv.hpp **** }
 155:src/../h/riscv.hpp **** 
 156:src/../h/riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 157:src/../h/riscv.hpp **** {
 158:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 159:src/../h/riscv.hpp **** }
 160:src/../h/riscv.hpp **** 
 161:src/../h/riscv.hpp **** inline uint64 Riscv::r_sip()
 162:src/../h/riscv.hpp **** {
 163:src/../h/riscv.hpp ****     uint64 volatile sip;
 164:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 165:src/../h/riscv.hpp ****     return sip;
 166:src/../h/riscv.hpp **** }
 167:src/../h/riscv.hpp **** 
 168:src/../h/riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 169:src/../h/riscv.hpp **** {
 170:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 171:src/../h/riscv.hpp **** }
 172:src/../h/riscv.hpp **** 
 173:src/../h/riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 174:src/../h/riscv.hpp **** {
 175:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
 176:src/../h/riscv.hpp **** }
 177:src/../h/riscv.hpp **** 
 178:src/../h/riscv.hpp **** inline void Riscv::mc_sstatus(uint64 mask)
 179:src/../h/riscv.hpp **** {
 180:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sstatus, %[mask]" : : [mask] "r"(mask));
 181:src/../h/riscv.hpp **** }
 182:src/../h/riscv.hpp **** 
 183:src/../h/riscv.hpp **** inline uint64 Riscv::r_sstatus()
 184:src/../h/riscv.hpp **** {
 185:src/../h/riscv.hpp ****     uint64 volatile sstatus;
  75              		.loc 2 185 5
 186:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
  76              		.loc 2 186 5
  77              		.loc 2 186 76 is_stmt 0
  78              	#APP
GAS LISTING /tmp/cc4LQsba.s 			page 6


  79              	# 186 "src/../h/riscv.hpp" 1
 187              	    return sstatus;
  80              		csrr a6, sstatus
  81              	# 0 "" 2
  82              	#NO_APP
  83 0044 233404FD 		sd	a6,-56(s0)
  84              		.loc 2 187 5 is_stmt 1
  85              		.loc 2 187 12 is_stmt 0
  86 0048 033984FC 		ld	s2,-56(s0)
  87              	.LVL7:
  88              	.LBE21:
  89              	.LBE20:
  23:src/riscv.cpp **** 
  24:src/riscv.cpp ****     if (scause == SYSCALL_S or scause == SYSCALL_U) {
  90              		.loc 1 24 5 is_stmt 1
  91              		.loc 1 24 29 is_stmt 0
  92 004c 938886FF 		addi	a7,a3,-8
  93              		.loc 1 24 5
  94 0050 13081000 		li	a6,1
  95 0054 63781803 		bleu	a7,a6,.L20
  25:src/riscv.cpp ****         switch (code) {
  26:src/riscv.cpp ****             case MEM_ALLOC:
  27:src/riscv.cpp ****                 MemoryAllocator::mem_alloc(arg1);
  28:src/riscv.cpp ****             break;
  29:src/riscv.cpp ****             case MEM_FREE:
  30:src/riscv.cpp ****                 MemoryAllocator::mem_free((void *) arg1);
  31:src/riscv.cpp ****             break;
  32:src/riscv.cpp ****             case GETC:
  33:src/riscv.cpp ****                 __getc();
  34:src/riscv.cpp ****             break;
  35:src/riscv.cpp ****             case PUTC:
  36:src/riscv.cpp ****                 __putc(arg1);
  37:src/riscv.cpp ****             break;
  38:src/riscv.cpp ****             case THREAD_CREATE:
  39:src/riscv.cpp ****                 TCB::createThread((thread_t*) arg1, (TCB::Body) arg2, (void *) arg3,(void *) arg4);
  40:src/riscv.cpp ****             break;
  41:src/riscv.cpp ****             case THREAD_EXIT:
  42:src/riscv.cpp ****                 TCB::thread_exit();
  43:src/riscv.cpp ****             break;
  44:src/riscv.cpp ****             case THREAD_DISPATCH:
  45:src/riscv.cpp ****                 TCB::dispatch();
  46:src/riscv.cpp ****             break;
  47:src/riscv.cpp ****             case SEM_OPEN:
  48:src/riscv.cpp ****                 _sem::sem_open((sem_t*) arg1, arg2);
  49:src/riscv.cpp ****             break;
  50:src/riscv.cpp ****             case SEM_CLOSE:
  51:src/riscv.cpp ****                 _sem::sem_close((sem_t) arg1);
  52:src/riscv.cpp ****             break;
  53:src/riscv.cpp ****             case SEM_WAIT:
  54:src/riscv.cpp ****                 _sem::sem_wait((sem_t) arg1);
  55:src/riscv.cpp ****             break;
  56:src/riscv.cpp ****             case SEM_SIGNAL:
  57:src/riscv.cpp ****                 _sem::sem_signal((sem_t) arg1);
  58:src/riscv.cpp ****             break;
  59:src/riscv.cpp ****             case SEM_TRYWAIT:
  60:src/riscv.cpp ****                 _sem::sem_trywait((sem_t) arg1);
  61:src/riscv.cpp ****             break;
GAS LISTING /tmp/cc4LQsba.s 			page 7


  62:src/riscv.cpp ****         }
  63:src/riscv.cpp **** 
  64:src/riscv.cpp ****         w_sstatus(sstatus);
  65:src/riscv.cpp ****         w_sepc(sepc + 4);
  66:src/riscv.cpp ****     } else if (scause == TIMER) {
  96              		.loc 1 66 12 is_stmt 1
  97 0058 9307F0FF 		li	a5,-1
  98              	.LVL8:
  99 005c 9397F703 		slli	a5,a5,63
 100 0060 93871700 		addi	a5,a5,1
 101 0064 6380F610 		beq	a3,a5,.L21
  67:src/riscv.cpp ****         mc_sip(SIP_SSIE);
  68:src/riscv.cpp **** 
  69:src/riscv.cpp ****     } else if (scause == CONSOLE) {
 102              		.loc 1 69 12
 103 0068 9307F0FF 		li	a5,-1
 104 006c 9397F703 		slli	a5,a5,63
 105 0070 93879700 		addi	a5,a5,9
 106 0074 6394F604 		bne	a3,a5,.L1
  70:src/riscv.cpp ****         console_handler();
 107              		.loc 1 70 9
 108              		.loc 1 70 24 is_stmt 0
 109 0078 97000000 		call	console_handler@plt
 109      E7800000 
 110              	.LVL9:
  71:src/riscv.cpp ****     } else if (scause == ILLEGAL_INSTRTUCION) {
  72:src/riscv.cpp ****       //??
  73:src/riscv.cpp ****     } else if (scause == ILLEGAL_READ_ADDRESS) {
  74:src/riscv.cpp ****       //??
  75:src/riscv.cpp ****     } else if (scause == ILLEGAL_WRITE_ADDRESS) {
  76:src/riscv.cpp ****       //??
  77:src/riscv.cpp ****     };
 111              		.loc 1 77 6 is_stmt 1
  78:src/riscv.cpp **** }
 112              		.loc 1 78 1 is_stmt 0
 113 0080 6F00C003 		j	.L1
 114              	.LVL10:
 115              	.L20:
  25:src/riscv.cpp ****             case MEM_ALLOC:
 116              		.loc 1 25 9 is_stmt 1
 117 0084 93062004 		li	a3,66
 118              	.LVL11:
 119 0088 63E4F602 		bgtu	a5,a3,.L3
 120 008c 93972700 		slli	a5,a5,2
 121              	.LVL12:
 122 0090 97060000 		lla	a3,.L5
 122      93860600 
 123 0098 B387D700 		add	a5,a5,a3
 124 009c 83A70700 		lw	a5,0(a5)
 125 00a0 B387D700 		add	a5,a5,a3
 126 00a4 67800700 		jr	a5
 127              		.section	.rodata
 128              		.align	2
 129              		.align	2
 130              	.L5:
 131 0000 00000000 		.word	.L3-.L5
 132 0004 00000000 		.word	.L16-.L5
GAS LISTING /tmp/cc4LQsba.s 			page 8


 133 0008 00000000 		.word	.L15-.L5
 134 000c 00000000 		.word	.L3-.L5
 135 0010 00000000 		.word	.L3-.L5
 136 0014 00000000 		.word	.L3-.L5
 137 0018 00000000 		.word	.L3-.L5
 138 001c 00000000 		.word	.L3-.L5
 139 0020 00000000 		.word	.L3-.L5
 140 0024 00000000 		.word	.L3-.L5
 141 0028 00000000 		.word	.L3-.L5
 142 002c 00000000 		.word	.L3-.L5
 143 0030 00000000 		.word	.L3-.L5
 144 0034 00000000 		.word	.L3-.L5
 145 0038 00000000 		.word	.L3-.L5
 146 003c 00000000 		.word	.L3-.L5
 147 0040 00000000 		.word	.L3-.L5
 148 0044 00000000 		.word	.L14-.L5
 149 0048 00000000 		.word	.L13-.L5
 150 004c 00000000 		.word	.L12-.L5
 151 0050 00000000 		.word	.L3-.L5
 152 0054 00000000 		.word	.L3-.L5
 153 0058 00000000 		.word	.L3-.L5
 154 005c 00000000 		.word	.L3-.L5
 155 0060 00000000 		.word	.L3-.L5
 156 0064 00000000 		.word	.L3-.L5
 157 0068 00000000 		.word	.L3-.L5
 158 006c 00000000 		.word	.L3-.L5
 159 0070 00000000 		.word	.L3-.L5
 160 0074 00000000 		.word	.L3-.L5
 161 0078 00000000 		.word	.L3-.L5
 162 007c 00000000 		.word	.L3-.L5
 163 0080 00000000 		.word	.L3-.L5
 164 0084 00000000 		.word	.L11-.L5
 165 0088 00000000 		.word	.L10-.L5
 166 008c 00000000 		.word	.L9-.L5
 167 0090 00000000 		.word	.L8-.L5
 168 0094 00000000 		.word	.L3-.L5
 169 0098 00000000 		.word	.L7-.L5
 170 009c 00000000 		.word	.L3-.L5
 171 00a0 00000000 		.word	.L3-.L5
 172 00a4 00000000 		.word	.L3-.L5
 173 00a8 00000000 		.word	.L3-.L5
 174 00ac 00000000 		.word	.L3-.L5
 175 00b0 00000000 		.word	.L3-.L5
 176 00b4 00000000 		.word	.L3-.L5
 177 00b8 00000000 		.word	.L3-.L5
 178 00bc 00000000 		.word	.L3-.L5
 179 00c0 00000000 		.word	.L3-.L5
 180 00c4 00000000 		.word	.L3-.L5
 181 00c8 00000000 		.word	.L3-.L5
 182 00cc 00000000 		.word	.L3-.L5
 183 00d0 00000000 		.word	.L3-.L5
 184 00d4 00000000 		.word	.L3-.L5
 185 00d8 00000000 		.word	.L3-.L5
 186 00dc 00000000 		.word	.L3-.L5
 187 00e0 00000000 		.word	.L3-.L5
 188 00e4 00000000 		.word	.L3-.L5
 189 00e8 00000000 		.word	.L3-.L5
GAS LISTING /tmp/cc4LQsba.s 			page 9


 190 00ec 00000000 		.word	.L3-.L5
 191 00f0 00000000 		.word	.L3-.L5
 192 00f4 00000000 		.word	.L3-.L5
 193 00f8 00000000 		.word	.L3-.L5
 194 00fc 00000000 		.word	.L3-.L5
 195 0100 00000000 		.word	.L3-.L5
 196 0104 00000000 		.word	.L6-.L5
 197 0108 00000000 		.word	.L4-.L5
 198              		.text
 199              	.L16:
  26:src/riscv.cpp ****                 MemoryAllocator::mem_alloc(arg1);
 200              		.loc 1 26 13
  27:src/riscv.cpp ****             break;
 201              		.loc 1 27 17
  27:src/riscv.cpp ****             break;
 202              		.loc 1 27 43 is_stmt 0
 203 00a8 97000000 		call	_ZN15MemoryAllocator9mem_allocEm@plt
 203      E7800000 
 204              	.LVL13:
  28:src/riscv.cpp ****             case MEM_FREE:
 205              		.loc 1 28 13 is_stmt 1
 206              	.L3:
  64:src/riscv.cpp ****         w_sepc(sepc + 4);
 207              		.loc 1 64 9
 208              	.LBB22:
 209              	.LBB23:
 188:src/../h/riscv.hpp **** }
 189:src/../h/riscv.hpp **** 
 190:src/../h/riscv.hpp **** inline void Riscv::w_sstatus(uint64 sstatus)
 191:src/../h/riscv.hpp **** {
 192:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sstatus, %[sstatus]" : : [sstatus] "r"(sstatus));
 210              		.loc 2 192 5
 211              		.loc 2 192 77 is_stmt 0
 212              	#APP
 213              	# 192 "src/../h/riscv.hpp" 1
 193              	}
 214              		csrw sstatus, s2
 215              	# 0 "" 2
 216              	.LVL14:
 217              	#NO_APP
 218              	.LBE23:
 219              	.LBE22:
  65:src/riscv.cpp ****     } else if (scause == TIMER) {
 220              		.loc 1 65 9 is_stmt 1
  65:src/riscv.cpp ****     } else if (scause == TIMER) {
 221              		.loc 1 65 15 is_stmt 0
 222 00b4 93844400 		addi	s1,s1,4
 223              	.LVL15:
 224              	.LBB24:
 225              	.LBB25:
 124:src/../h/riscv.hpp **** }
 226              		.loc 2 124 5 is_stmt 1
 124:src/../h/riscv.hpp **** }
 227              		.loc 2 124 65 is_stmt 0
 228              	#APP
 229              	# 124 "src/../h/riscv.hpp" 1
 230              		csrw sepc, s1
GAS LISTING /tmp/cc4LQsba.s 			page 10


 231              	# 0 "" 2
 232              	.LVL16:
 233              	#NO_APP
 234              	.L1:
 235              	.LBE25:
 236              	.LBE24:
 237              		.loc 1 78 1
 238 00bc 83308103 		ld	ra,56(sp)
 239              		.cfi_remember_state
 240              		.cfi_restore 1
 241 00c0 03340103 		ld	s0,48(sp)
 242              		.cfi_restore 8
 243              		.cfi_def_cfa 2, 64
 244 00c4 83348102 		ld	s1,40(sp)
 245              		.cfi_restore 9
 246 00c8 03390102 		ld	s2,32(sp)
 247              		.cfi_restore 18
 248              	.LVL17:
 249 00cc 13010104 		addi	sp,sp,64
 250              		.cfi_def_cfa_offset 0
 251 00d0 67800000 		jr	ra
 252              	.LVL18:
 253              	.L15:
 254              		.cfi_restore_state
  29:src/riscv.cpp ****                 MemoryAllocator::mem_free((void *) arg1);
 255              		.loc 1 29 13 is_stmt 1
  30:src/riscv.cpp ****             break;
 256              		.loc 1 30 17
  30:src/riscv.cpp ****             break;
 257              		.loc 1 30 42 is_stmt 0
 258 00d4 97000000 		call	_ZN15MemoryAllocator8mem_freeEPv@plt
 258      E7800000 
 259              	.LVL19:
  31:src/riscv.cpp ****             case GETC:
 260              		.loc 1 31 13 is_stmt 1
 261 00dc 6FF05FFD 		j	.L3
 262              	.LVL20:
 263              	.L6:
  32:src/riscv.cpp ****                 __getc();
 264              		.loc 1 32 13
  33:src/riscv.cpp ****             break;
 265              		.loc 1 33 17
  33:src/riscv.cpp ****             break;
 266              		.loc 1 33 23 is_stmt 0
 267 00e0 97000000 		call	__getc@plt
 267      E7800000 
 268              	.LVL21:
  34:src/riscv.cpp ****             case PUTC:
 269              		.loc 1 34 13 is_stmt 1
 270 00e8 6FF09FFC 		j	.L3
 271              	.LVL22:
 272              	.L4:
  35:src/riscv.cpp ****                 __putc(arg1);
 273              		.loc 1 35 13
  36:src/riscv.cpp ****             break;
 274              		.loc 1 36 17
  36:src/riscv.cpp ****             break;
GAS LISTING /tmp/cc4LQsba.s 			page 11


 275              		.loc 1 36 23 is_stmt 0
 276 00ec 1375F50F 		andi	a0,a0,0xff
 277              	.LVL23:
 278 00f0 97000000 		call	__putc@plt
 278      E7800000 
 279              	.LVL24:
  37:src/riscv.cpp ****             case THREAD_CREATE:
 280              		.loc 1 37 13 is_stmt 1
 281 00f8 6FF09FFB 		j	.L3
 282              	.LVL25:
 283              	.L14:
  38:src/riscv.cpp ****                 TCB::createThread((thread_t*) arg1, (TCB::Body) arg2, (void *) arg3,(void *) arg4);
 284              		.loc 1 38 13
  39:src/riscv.cpp ****             break;
 285              		.loc 1 39 17
  39:src/riscv.cpp ****             break;
 286              		.loc 1 39 34 is_stmt 0
 287 00fc 93060700 		mv	a3,a4
 288 0100 97000000 		call	_ZN3TCB12createThreadEPPS_PFvPvES2_S2_@plt
 288      E7800000 
 289              	.LVL26:
  40:src/riscv.cpp ****             case THREAD_EXIT:
 290              		.loc 1 40 13 is_stmt 1
 291 0108 6FF09FFA 		j	.L3
 292              	.LVL27:
 293              	.L13:
  41:src/riscv.cpp ****                 TCB::thread_exit();
 294              		.loc 1 41 13
  42:src/riscv.cpp ****             break;
 295              		.loc 1 42 17
  42:src/riscv.cpp ****             break;
 296              		.loc 1 42 33 is_stmt 0
 297 010c 97000000 		call	_ZN3TCB11thread_exitEv@plt
 297      E7800000 
 298              	.LVL28:
  43:src/riscv.cpp ****             case THREAD_DISPATCH:
 299              		.loc 1 43 13 is_stmt 1
 300 0114 6FF0DFF9 		j	.L3
 301              	.LVL29:
 302              	.L12:
  44:src/riscv.cpp ****                 TCB::dispatch();
 303              		.loc 1 44 13
  45:src/riscv.cpp ****             break;
 304              		.loc 1 45 17
  45:src/riscv.cpp ****             break;
 305              		.loc 1 45 30 is_stmt 0
 306 0118 97000000 		call	_ZN3TCB8dispatchEv@plt
 306      E7800000 
 307              	.LVL30:
  46:src/riscv.cpp ****             case SEM_OPEN:
 308              		.loc 1 46 13 is_stmt 1
 309 0120 6FF01FF9 		j	.L3
 310              	.LVL31:
 311              	.L11:
  47:src/riscv.cpp ****                 _sem::sem_open((sem_t*) arg1, arg2);
 312              		.loc 1 47 13
  48:src/riscv.cpp ****             break;
GAS LISTING /tmp/cc4LQsba.s 			page 12


 313              		.loc 1 48 17
  48:src/riscv.cpp ****             break;
 314              		.loc 1 48 31 is_stmt 0
 315 0124 9B850500 		sext.w	a1,a1
 316              	.LVL32:
 317 0128 97000000 		call	_ZN4_sem8sem_openEPPS_j@plt
 317      E7800000 
 318              	.LVL33:
  49:src/riscv.cpp ****             case SEM_CLOSE:
 319              		.loc 1 49 13 is_stmt 1
 320 0130 6FF01FF8 		j	.L3
 321              	.LVL34:
 322              	.L10:
  50:src/riscv.cpp ****                 _sem::sem_close((sem_t) arg1);
 323              		.loc 1 50 13
  51:src/riscv.cpp ****             break;
 324              		.loc 1 51 17
  51:src/riscv.cpp ****             break;
 325              		.loc 1 51 32 is_stmt 0
 326 0134 97000000 		call	_ZN4_sem9sem_closeEPS_@plt
 326      E7800000 
 327              	.LVL35:
  52:src/riscv.cpp ****             case SEM_WAIT:
 328              		.loc 1 52 13 is_stmt 1
 329 013c 6FF05FF7 		j	.L3
 330              	.LVL36:
 331              	.L9:
  53:src/riscv.cpp ****                 _sem::sem_wait((sem_t) arg1);
 332              		.loc 1 53 13
  54:src/riscv.cpp ****             break;
 333              		.loc 1 54 17
  54:src/riscv.cpp ****             break;
 334              		.loc 1 54 31 is_stmt 0
 335 0140 97000000 		call	_ZN4_sem8sem_waitEPS_@plt
 335      E7800000 
 336              	.LVL37:
  55:src/riscv.cpp ****             case SEM_SIGNAL:
 337              		.loc 1 55 13 is_stmt 1
 338 0148 6FF09FF6 		j	.L3
 339              	.LVL38:
 340              	.L8:
  56:src/riscv.cpp ****                 _sem::sem_signal((sem_t) arg1);
 341              		.loc 1 56 13
  57:src/riscv.cpp ****             break;
 342              		.loc 1 57 17
  57:src/riscv.cpp ****             break;
 343              		.loc 1 57 33 is_stmt 0
 344 014c 97000000 		call	_ZN4_sem10sem_signalEPS_@plt
 344      E7800000 
 345              	.LVL39:
  58:src/riscv.cpp ****             case SEM_TRYWAIT:
 346              		.loc 1 58 13 is_stmt 1
 347 0154 6FF0DFF5 		j	.L3
 348              	.LVL40:
 349              	.L7:
  59:src/riscv.cpp ****                 _sem::sem_trywait((sem_t) arg1);
 350              		.loc 1 59 13
GAS LISTING /tmp/cc4LQsba.s 			page 13


  60:src/riscv.cpp ****             break;
 351              		.loc 1 60 17
  60:src/riscv.cpp ****             break;
 352              		.loc 1 60 34 is_stmt 0
 353 0158 97000000 		call	_ZN4_sem11sem_trywaitEPS_@plt
 353      E7800000 
 354              	.LVL41:
  61:src/riscv.cpp ****         }
 355              		.loc 1 61 13 is_stmt 1
 356 0160 6FF01FF5 		j	.L3
 357              	.LVL42:
 358              	.L21:
  67:src/riscv.cpp **** 
 359              		.loc 1 67 9
 360              	.LBB26:
 361              	.LBB27:
 158:src/../h/riscv.hpp **** }
 362              		.loc 2 158 5
 158:src/../h/riscv.hpp **** }
 363              		.loc 2 158 64 is_stmt 0
 364 0164 93072000 		li	a5,2
 365              	#APP
 366              	# 158 "src/../h/riscv.hpp" 1
 159:src/../h/riscv.hpp **** 
 367              		csrc sip, a5
 368              	# 0 "" 2
 369              		.loc 2 159 1
 370              	#NO_APP
 371 016c 6FF01FF5 		j	.L1
 372              	.LBE27:
 373              	.LBE26:
 374              		.cfi_endproc
 375              	.LFE41:
 377              		.align	2
 378              		.globl	_ZN5Riscv10popSppSpieEv
 380              	_ZN5Riscv10popSppSpieEv:
 381              	.LFB42:
  79:src/riscv.cpp **** 
  80:src/riscv.cpp **** void Riscv::popSppSpie() { //--------------help???
 382              		.loc 1 80 26 is_stmt 1
 383              		.cfi_startproc
 384 0170 130101FF 		addi	sp,sp,-16
 385              		.cfi_def_cfa_offset 16
 386 0174 23348100 		sd	s0,8(sp)
 387              		.cfi_offset 8, -8
 388 0178 13040101 		addi	s0,sp,16
 389              		.cfi_def_cfa 8, 0
  81:src/riscv.cpp ****     Riscv::mc_sstatus(Riscv::SSTATUS_SPP);
 390              		.loc 1 81 5
 391              	.LVL43:
 392              	.LBB28:
 393              	.LBB29:
 180:src/../h/riscv.hpp **** }
 394              		.loc 2 180 5
 180:src/../h/riscv.hpp **** }
 395              		.loc 2 180 68 is_stmt 0
 396 017c 93070010 		li	a5,256
GAS LISTING /tmp/cc4LQsba.s 			page 14


 397              	#APP
 398              	# 180 "src/../h/riscv.hpp" 1
 399              		csrc sstatus, a5
 400              	# 0 "" 2
 401              	.LVL44:
 402              	#NO_APP
 403              	.LBE29:
 404              	.LBE28:
  82:src/riscv.cpp ****     __asm__ volatile("csrw sepc, ra");
 405              		.loc 1 82 5 is_stmt 1
 406              		.loc 1 82 38 is_stmt 0
 407              	#APP
 408              	# 82 "src/riscv.cpp" 1
  83              	    __asm__ volatile("sret");
 409              		csrw sepc, ra
 410              	# 0 "" 2
 411              		.loc 1 83 5 is_stmt 1
 412              		.loc 1 83 29 is_stmt 0
 413              	# 83 "src/riscv.cpp" 1
  84              	}...
 414              		sret
 415              	# 0 "" 2
 416              		.loc 1 84 1
 417              	#NO_APP
 418 018c 03348100 		ld	s0,8(sp)
 419              		.cfi_restore 8
 420              		.cfi_def_cfa 2, 16
 421 0190 13010101 		addi	sp,sp,16
 422              		.cfi_def_cfa_offset 0
 423 0194 67800000 		jr	ra
 424              		.cfi_endproc
 425              	.LFE42:
 427              	.Letext0:
 428              		.file 3 "src/../h/../lib/hw.h"
 429              		.file 4 "src/../h/MemoryAllocator.hpp"
 430              		.file 5 "src/../h/syscall_c.hpp"
 431              		.file 6 "src/../h/TCB.hpp"
 432              		.file 7 "src/../h/_sem.hpp"
 433              		.file 8 "src/../h/list.hpp"
 434              		.file 9 "src/../lib/console.h"
GAS LISTING /tmp/cc4LQsba.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 riscv.cpp
     /tmp/cc4LQsba.s:9      .text:0000000000000000 _ZN5Riscv13obradaprekidaEmmmmm
     /tmp/cc4LQsba.s:13     .text:0000000000000000 .L0 
     /tmp/cc4LQsba.s:15     .text:0000000000000000 .L0 
     /tmp/cc4LQsba.s:16     .text:0000000000000004 .L0 
     /tmp/cc4LQsba.s:21     .text:0000000000000014 .L0 
     /tmp/cc4LQsba.s:22     .text:0000000000000014 .L0 
     /tmp/cc4LQsba.s:23     .text:0000000000000014 .L0 
     /tmp/cc4LQsba.s:24     .text:0000000000000014 .L0 
     /tmp/cc4LQsba.s:26     .text:0000000000000018 .L0 
     /tmp/cc4LQsba.s:38     .text:0000000000000028 .L0 
     /tmp/cc4LQsba.s:39     .text:0000000000000028 .L0 
     /tmp/cc4LQsba.s:40     .text:0000000000000028 .L0 
  src/../h/riscv.hpp:106    .text:0000000000000028 .L0 
     /tmp/cc4LQsba.s:49     .text:0000000000000030 .L0 
     /tmp/cc4LQsba.s:50     .text:0000000000000030 .L0 
     /tmp/cc4LQsba.s:57     .text:0000000000000034 .L0 
     /tmp/cc4LQsba.s:58     .text:0000000000000034 .L0 
     /tmp/cc4LQsba.s:59     .text:0000000000000034 .L0 
  src/../h/riscv.hpp:118    .text:0000000000000034 .L0 
     /tmp/cc4LQsba.s:67     .text:000000000000003c .L0 
     /tmp/cc4LQsba.s:68     .text:000000000000003c .L0 
     /tmp/cc4LQsba.s:75     .text:0000000000000040 .L0 
     /tmp/cc4LQsba.s:76     .text:0000000000000040 .L0 
     /tmp/cc4LQsba.s:77     .text:0000000000000040 .L0 
  src/../h/riscv.hpp:186    .text:0000000000000040 .L0 
     /tmp/cc4LQsba.s:85     .text:0000000000000048 .L0 
     /tmp/cc4LQsba.s:86     .text:0000000000000048 .L0 
     /tmp/cc4LQsba.s:91     .text:000000000000004c .L0 
     /tmp/cc4LQsba.s:92     .text:000000000000004c .L0 
     /tmp/cc4LQsba.s:94     .text:0000000000000050 .L0 
     /tmp/cc4LQsba.s:97     .text:0000000000000058 .L0 
     /tmp/cc4LQsba.s:103    .text:0000000000000068 .L0 
     /tmp/cc4LQsba.s:108    .text:0000000000000078 .L0 
     /tmp/cc4LQsba.s:109    .text:0000000000000078 .L0 
     /tmp/cc4LQsba.s:112    .text:0000000000000080 .L0 
     /tmp/cc4LQsba.s:113    .text:0000000000000080 .L0 
     /tmp/cc4LQsba.s:117    .text:0000000000000084 .L0 
     /tmp/cc4LQsba.s:201    .text:00000000000000a8 .L0 
     /tmp/cc4LQsba.s:202    .text:00000000000000a8 .L0 
     /tmp/cc4LQsba.s:203    .text:00000000000000a8 .L0 
     /tmp/cc4LQsba.s:207    .text:00000000000000b0 .L0 
     /tmp/cc4LQsba.s:210    .text:00000000000000b0 .L0 
     /tmp/cc4LQsba.s:211    .text:00000000000000b0 .L0 
  src/../h/riscv.hpp:192    .text:00000000000000b0 .L0 
     /tmp/cc4LQsba.s:221    .text:00000000000000b4 .L0 
     /tmp/cc4LQsba.s:222    .text:00000000000000b4 .L0 
     /tmp/cc4LQsba.s:227    .text:00000000000000b8 .L0 
  src/../h/riscv.hpp:124    .text:00000000000000b8 .L0 
     /tmp/cc4LQsba.s:238    .text:00000000000000bc .L0 
     /tmp/cc4LQsba.s:239    .text:00000000000000c0 .L0 
     /tmp/cc4LQsba.s:240    .text:00000000000000c0 .L0 
     /tmp/cc4LQsba.s:242    .text:00000000000000c4 .L0 
     /tmp/cc4LQsba.s:243    .text:00000000000000c4 .L0 
     /tmp/cc4LQsba.s:245    .text:00000000000000c8 .L0 
     /tmp/cc4LQsba.s:247    .text:00000000000000cc .L0 
GAS LISTING /tmp/cc4LQsba.s 			page 16


     /tmp/cc4LQsba.s:250    .text:00000000000000d0 .L0 
     /tmp/cc4LQsba.s:254    .text:00000000000000d4 .L0 
     /tmp/cc4LQsba.s:256    .text:00000000000000d4 .L0 
     /tmp/cc4LQsba.s:257    .text:00000000000000d4 .L0 
     /tmp/cc4LQsba.s:258    .text:00000000000000d4 .L0 
     /tmp/cc4LQsba.s:261    .text:00000000000000dc .L0 
     /tmp/cc4LQsba.s:265    .text:00000000000000e0 .L0 
     /tmp/cc4LQsba.s:266    .text:00000000000000e0 .L0 
     /tmp/cc4LQsba.s:267    .text:00000000000000e0 .L0 
     /tmp/cc4LQsba.s:270    .text:00000000000000e8 .L0 
     /tmp/cc4LQsba.s:274    .text:00000000000000ec .L0 
     /tmp/cc4LQsba.s:275    .text:00000000000000ec .L0 
     /tmp/cc4LQsba.s:276    .text:00000000000000ec .L0 
     /tmp/cc4LQsba.s:281    .text:00000000000000f8 .L0 
     /tmp/cc4LQsba.s:285    .text:00000000000000fc .L0 
     /tmp/cc4LQsba.s:286    .text:00000000000000fc .L0 
     /tmp/cc4LQsba.s:287    .text:00000000000000fc .L0 
     /tmp/cc4LQsba.s:291    .text:0000000000000108 .L0 
     /tmp/cc4LQsba.s:295    .text:000000000000010c .L0 
     /tmp/cc4LQsba.s:296    .text:000000000000010c .L0 
     /tmp/cc4LQsba.s:297    .text:000000000000010c .L0 
     /tmp/cc4LQsba.s:300    .text:0000000000000114 .L0 
     /tmp/cc4LQsba.s:304    .text:0000000000000118 .L0 
     /tmp/cc4LQsba.s:305    .text:0000000000000118 .L0 
     /tmp/cc4LQsba.s:306    .text:0000000000000118 .L0 
     /tmp/cc4LQsba.s:309    .text:0000000000000120 .L0 
     /tmp/cc4LQsba.s:313    .text:0000000000000124 .L0 
     /tmp/cc4LQsba.s:314    .text:0000000000000124 .L0 
     /tmp/cc4LQsba.s:315    .text:0000000000000124 .L0 
     /tmp/cc4LQsba.s:320    .text:0000000000000130 .L0 
     /tmp/cc4LQsba.s:324    .text:0000000000000134 .L0 
     /tmp/cc4LQsba.s:325    .text:0000000000000134 .L0 
     /tmp/cc4LQsba.s:326    .text:0000000000000134 .L0 
     /tmp/cc4LQsba.s:329    .text:000000000000013c .L0 
     /tmp/cc4LQsba.s:333    .text:0000000000000140 .L0 
     /tmp/cc4LQsba.s:334    .text:0000000000000140 .L0 
     /tmp/cc4LQsba.s:335    .text:0000000000000140 .L0 
     /tmp/cc4LQsba.s:338    .text:0000000000000148 .L0 
     /tmp/cc4LQsba.s:342    .text:000000000000014c .L0 
     /tmp/cc4LQsba.s:343    .text:000000000000014c .L0 
     /tmp/cc4LQsba.s:344    .text:000000000000014c .L0 
     /tmp/cc4LQsba.s:347    .text:0000000000000154 .L0 
     /tmp/cc4LQsba.s:351    .text:0000000000000158 .L0 
     /tmp/cc4LQsba.s:352    .text:0000000000000158 .L0 
     /tmp/cc4LQsba.s:353    .text:0000000000000158 .L0 
     /tmp/cc4LQsba.s:356    .text:0000000000000160 .L0 
     /tmp/cc4LQsba.s:362    .text:0000000000000164 .L0 
     /tmp/cc4LQsba.s:363    .text:0000000000000164 .L0 
     /tmp/cc4LQsba.s:364    .text:0000000000000164 .L0 
     /tmp/cc4LQsba.s:371    .text:000000000000016c .L0 
     /tmp/cc4LQsba.s:374    .text:0000000000000170 .L0 
     /tmp/cc4LQsba.s:380    .text:0000000000000170 _ZN5Riscv10popSppSpieEv
     /tmp/cc4LQsba.s:383    .text:0000000000000170 .L0 
     /tmp/cc4LQsba.s:384    .text:0000000000000170 .L0 
     /tmp/cc4LQsba.s:385    .text:0000000000000174 .L0 
     /tmp/cc4LQsba.s:387    .text:0000000000000178 .L0 
     /tmp/cc4LQsba.s:389    .text:000000000000017c .L0 
GAS LISTING /tmp/cc4LQsba.s 			page 17


     /tmp/cc4LQsba.s:394    .text:000000000000017c .L0 
     /tmp/cc4LQsba.s:395    .text:000000000000017c .L0 
     /tmp/cc4LQsba.s:396    .text:000000000000017c .L0 
     /tmp/cc4LQsba.s:406    .text:0000000000000184 .L0 
       src/riscv.cpp:82     .text:0000000000000184 .L0 
     /tmp/cc4LQsba.s:412    .text:0000000000000188 .L0 
       src/riscv.cpp:83     .text:0000000000000188 .L0 
     /tmp/cc4LQsba.s:418    .text:000000000000018c .L0 
     /tmp/cc4LQsba.s:419    .text:0000000000000190 .L0 
     /tmp/cc4LQsba.s:420    .text:0000000000000190 .L0 
     /tmp/cc4LQsba.s:422    .text:0000000000000194 .L0 
     /tmp/cc4LQsba.s:424    .text:0000000000000198 .L0 
     /tmp/cc4LQsba.s:435    .text:0000000000000198 .L0 
     /tmp/cc4LQsba.s:130    .rodata:0000000000000000 .L5
     /tmp/cc4LQsba.s:122    .text:0000000000000090 .L0 
     /tmp/cc4LQsba.s:115    .text:0000000000000084 .L20
     /tmp/cc4LQsba.s:358    .text:0000000000000164 .L21
     /tmp/cc4LQsba.s:234    .text:00000000000000bc .L1
     /tmp/cc4LQsba.s:206    .text:00000000000000b0 .L3
     /tmp/cc4LQsba.s:199    .text:00000000000000a8 .L16
     /tmp/cc4LQsba.s:253    .text:00000000000000d4 .L15
     /tmp/cc4LQsba.s:283    .text:00000000000000fc .L14
     /tmp/cc4LQsba.s:293    .text:000000000000010c .L13
     /tmp/cc4LQsba.s:302    .text:0000000000000118 .L12
     /tmp/cc4LQsba.s:311    .text:0000000000000124 .L11
     /tmp/cc4LQsba.s:322    .text:0000000000000134 .L10
     /tmp/cc4LQsba.s:331    .text:0000000000000140 .L9
     /tmp/cc4LQsba.s:340    .text:000000000000014c .L8
     /tmp/cc4LQsba.s:349    .text:0000000000000158 .L7
     /tmp/cc4LQsba.s:263    .text:00000000000000e0 .L6
     /tmp/cc4LQsba.s:272    .text:00000000000000ec .L4
     /tmp/cc4LQsba.s:1984   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc4LQsba.s:4150   .debug_str:00000000000009c4 .LASF200
     /tmp/cc4LQsba.s:4208   .debug_str:0000000000000bd8 .LASF201
     /tmp/cc4LQsba.s:3946   .debug_str:0000000000000423 .LASF202
     /tmp/cc4LQsba.s:5      .text:0000000000000000 .Ltext0
     /tmp/cc4LQsba.s:427    .text:0000000000000198 .Letext0
     /tmp/cc4LQsba.s:3814   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc4LQsba.s:3944   .debug_str:0000000000000416 .LASF0
     /tmp/cc4LQsba.s:3980   .debug_str:000000000000052a .LASF1
     /tmp/cc4LQsba.s:4088   .debug_str:0000000000000834 .LASF2
     /tmp/cc4LQsba.s:3922   .debug_str:0000000000000378 .LASF3
     /tmp/cc4LQsba.s:4094   .debug_str:0000000000000864 .LASF4
     /tmp/cc4LQsba.s:3956   .debug_str:000000000000047f .LASF5
     /tmp/cc4LQsba.s:3830   .debug_str:0000000000000089 .LASF6
     /tmp/cc4LQsba.s:4050   .debug_str:000000000000073d .LASF7
     /tmp/cc4LQsba.s:3970   .debug_str:00000000000004ed .LASF8
     /tmp/cc4LQsba.s:3920   .debug_str:0000000000000368 .LASF9
     /tmp/cc4LQsba.s:3928   .debug_str:00000000000003ab .LASF10
     /tmp/cc4LQsba.s:3854   .debug_str:0000000000000162 .LASF11
     /tmp/cc4LQsba.s:3914   .debug_str:000000000000034b .LASF12
     /tmp/cc4LQsba.s:3870   .debug_str:00000000000001ce .LASF13
     /tmp/cc4LQsba.s:3852   .debug_str:0000000000000152 .LASF14
     /tmp/cc4LQsba.s:4128   .debug_str:0000000000000951 .LASF15
     /tmp/cc4LQsba.s:3896   .debug_str:00000000000002a0 .LASF16
     /tmp/cc4LQsba.s:4116   .debug_str:0000000000000904 .LASF17
     /tmp/cc4LQsba.s:4194   .debug_str:0000000000000b92 .LASF83
GAS LISTING /tmp/cc4LQsba.s 			page 18


     /tmp/cc4LQsba.s:4076   .debug_str:00000000000007e5 .LASF21
     /tmp/cc4LQsba.s:3974   .debug_str:0000000000000513 .LASF18
     /tmp/cc4LQsba.s:3904   .debug_str:00000000000002f2 .LASF19
     /tmp/cc4LQsba.s:4210   .debug_str:0000000000000be6 .LASF20
     /tmp/cc4LQsba.s:4182   .debug_str:0000000000000b4b .LASF22
     /tmp/cc4LQsba.s:3906   .debug_str:00000000000002fb .LASF23
     /tmp/cc4LQsba.s:4148   .debug_str:00000000000009b7 .LASF24
     /tmp/cc4LQsba.s:3882   .debug_str:000000000000024e .LASF25
     /tmp/cc4LQsba.s:3954   .debug_str:0000000000000471 .LASF136
     /tmp/cc4LQsba.s:4112   .debug_str:00000000000008d7 .LASF138
     /tmp/cc4LQsba.s:4104   .debug_str:000000000000089b .LASF26
     /tmp/cc4LQsba.s:3902   .debug_str:00000000000002d7 .LASF28
     /tmp/cc4LQsba.s:3948   .debug_str:000000000000044a .LASF27
     /tmp/cc4LQsba.s:4204   .debug_str:0000000000000bb6 .LASF29
     /tmp/cc4LQsba.s:3932   .debug_str:00000000000003c4 .LASF30
     /tmp/cc4LQsba.s:3940   .debug_str:00000000000003ee .LASF31
     /tmp/cc4LQsba.s:4174   .debug_str:0000000000000b1b .LASF32
     /tmp/cc4LQsba.s:4160   .debug_str:0000000000000acd .LASF34
     /tmp/cc4LQsba.s:4084   .debug_str:0000000000000820 .LASF36
     /tmp/cc4LQsba.s:4034   .debug_str:00000000000006ca .LASF38
     /tmp/cc4LQsba.s:4064   .debug_str:00000000000007a3 .LASF33
     /tmp/cc4LQsba.s:4070   .debug_str:00000000000007b4 .LASF35
     /tmp/cc4LQsba.s:4026   .debug_str:0000000000000687 .LASF37
     /tmp/cc4LQsba.s:3972   .debug_str:0000000000000500 .LASF39
     /tmp/cc4LQsba.s:4206   .debug_str:0000000000000bd0 .LASF40
     /tmp/cc4LQsba.s:4154   .debug_str:0000000000000a95 .LASF41
     /tmp/cc4LQsba.s:4022   .debug_str:000000000000067a .LASF42
     /tmp/cc4LQsba.s:4032   .debug_str:00000000000006b6 .LASF43
     /tmp/cc4LQsba.s:3984   .debug_str:0000000000000543 .LASF44
     /tmp/cc4LQsba.s:4074   .debug_str:00000000000007d1 .LASF45
     /tmp/cc4LQsba.s:4226   .debug_str:0000000000000c5d .LASF46
     /tmp/cc4LQsba.s:3952   .debug_str:000000000000045d .LASF47
     /tmp/cc4LQsba.s:4124   .debug_str:0000000000000939 .LASF48
     /tmp/cc4LQsba.s:4098   .debug_str:0000000000000870 .LASF49
     /tmp/cc4LQsba.s:4100   .debug_str:0000000000000883 .LASF50
     /tmp/cc4LQsba.s:3860   .debug_str:000000000000017f .LASF51
     /tmp/cc4LQsba.s:3892   .debug_str:0000000000000294 .LASF52
     /tmp/cc4LQsba.s:3938   .debug_str:00000000000003dc .LASF53
     /tmp/cc4LQsba.s:3950   .debug_str:0000000000000457 .LASF54
     /tmp/cc4LQsba.s:3886   .debug_str:000000000000026a .LASF55
     /tmp/cc4LQsba.s:3832   .debug_str:0000000000000090 .LASF56
     /tmp/cc4LQsba.s:4092   .debug_str:000000000000084c .LASF57
     /tmp/cc4LQsba.s:4086   .debug_str:0000000000000829 .LASF58
     /tmp/cc4LQsba.s:4220   .debug_str:0000000000000c2a .LASF59
     /tmp/cc4LQsba.s:4196   .debug_str:0000000000000b98 .LASF60
     /tmp/cc4LQsba.s:4214   .debug_str:0000000000000bf6 .LASF61
     /tmp/cc4LQsba.s:4188   .debug_str:0000000000000b68 .LASF62
     /tmp/cc4LQsba.s:4004   .debug_str:00000000000005ca .LASF63
     /tmp/cc4LQsba.s:4166   .debug_str:0000000000000af3 .LASF64
     /tmp/cc4LQsba.s:3926   .debug_str:000000000000038f .LASF65
     /tmp/cc4LQsba.s:4102   .debug_str:000000000000088a .LASF66
     /tmp/cc4LQsba.s:4042   .debug_str:00000000000006fa .LASF67
     /tmp/cc4LQsba.s:4202   .debug_str:0000000000000bb1 .LASF68
     /tmp/cc4LQsba.s:4040   .debug_str:00000000000006e9 .LASF69
     /tmp/cc4LQsba.s:3960   .debug_str:000000000000049e .LASF70
     /tmp/cc4LQsba.s:4126   .debug_str:0000000000000940 .LASF71
     /tmp/cc4LQsba.s:4054   .debug_str:000000000000075a .LASF72
GAS LISTING /tmp/cc4LQsba.s 			page 19


     /tmp/cc4LQsba.s:3966   .debug_str:00000000000004ae .LASF74
     /tmp/cc4LQsba.s:4130   .debug_str:000000000000095d .LASF73
     /tmp/cc4LQsba.s:4028   .debug_str:000000000000068e .LASF75
     /tmp/cc4LQsba.s:3878   .debug_str:000000000000022d .LASF76
     /tmp/cc4LQsba.s:4012   .debug_str:0000000000000629 .LASF77
     /tmp/cc4LQsba.s:3962   .debug_str:00000000000004a3 .LASF108
     /tmp/cc4LQsba.s:3856   .debug_str:0000000000000171 .LASF78
     /tmp/cc4LQsba.s:3838   .debug_str:00000000000000d3 .LASF79
     /tmp/cc4LQsba.s:3978   .debug_str:0000000000000525 .LASF80
     /tmp/cc4LQsba.s:4036   .debug_str:00000000000006df .LASF81
     /tmp/cc4LQsba.s:3992   .debug_str:0000000000000561 .LASF82
     /tmp/cc4LQsba.s:4046   .debug_str:0000000000000721 .LASF84
     /tmp/cc4LQsba.s:4122   .debug_str:0000000000000934 .LASF158
     /tmp/cc4LQsba.s:3840   .debug_str:00000000000000d8 .LASF85
     /tmp/cc4LQsba.s:4156   .debug_str:0000000000000aa9 .LASF86
     /tmp/cc4LQsba.s:4006   .debug_str:00000000000005e0 .LASF87
     /tmp/cc4LQsba.s:3834   .debug_str:000000000000009b .LASF89
     /tmp/cc4LQsba.s:4134   .debug_str:000000000000097b .LASF88
     /tmp/cc4LQsba.s:4008   .debug_str:00000000000005ea .LASF90
     /tmp/cc4LQsba.s:4224   .debug_str:0000000000000c57 .LASF91
     /tmp/cc4LQsba.s:3874   .debug_str:00000000000001f9 .LASF92
     /tmp/cc4LQsba.s:3820   .debug_str:000000000000001b .LASF93
     /tmp/cc4LQsba.s:3844   .debug_str:00000000000000e9 .LASF94
     /tmp/cc4LQsba.s:3900   .debug_str:00000000000002d2 .LASF181
     /tmp/cc4LQsba.s:4228   .debug_str:0000000000000c65 .LASF95
     /tmp/cc4LQsba.s:3918   .debug_str:000000000000035f .LASF96
     /tmp/cc4LQsba.s:3964   .debug_str:00000000000004a9 .LASF97
     /tmp/cc4LQsba.s:3916   .debug_str:000000000000035a .LASF98
     /tmp/cc4LQsba.s:4114   .debug_str:00000000000008f6 .LASF99
     /tmp/cc4LQsba.s:4062   .debug_str:0000000000000797 .LASF100
     /tmp/cc4LQsba.s:3884   .debug_str:000000000000025a .LASF101
     /tmp/cc4LQsba.s:3858   .debug_str:0000000000000176 .LASF102
     /tmp/cc4LQsba.s:3866   .debug_str:00000000000001ad .LASF103
     /tmp/cc4LQsba.s:4020   .debug_str:0000000000000671 .LASF104
     /tmp/cc4LQsba.s:4142   .debug_str:000000000000099f .LASF105
     /tmp/cc4LQsba.s:4162   .debug_str:0000000000000ae2 .LASF106
     /tmp/cc4LQsba.s:4186   .debug_str:0000000000000b5f .LASF107
     /tmp/cc4LQsba.s:3862   .debug_str:0000000000000192 .LASF109
     /tmp/cc4LQsba.s:4136   .debug_str:0000000000000984 .LASF112
     /tmp/cc4LQsba.s:4018   .debug_str:000000000000065a .LASF114
     /tmp/cc4LQsba.s:3842   .debug_str:00000000000000dd .LASF110
     /tmp/cc4LQsba.s:3908   .debug_str:0000000000000307 .LASF111
     /tmp/cc4LQsba.s:4090   .debug_str:0000000000000842 .LASF113
     /tmp/cc4LQsba.s:3848   .debug_str:0000000000000123 .LASF115
     /tmp/cc4LQsba.s:4138   .debug_str:000000000000098f .LASF116
     /tmp/cc4LQsba.s:3910   .debug_str:000000000000031e .LASF117
     /tmp/cc4LQsba.s:3982   .debug_str:000000000000053d .LASF118
     /tmp/cc4LQsba.s:4082   .debug_str:0000000000000810 .LASF119
     /tmp/cc4LQsba.s:3888   .debug_str:000000000000027c .LASF120
     /tmp/cc4LQsba.s:3864   .debug_str:000000000000019a .LASF121
     /tmp/cc4LQsba.s:4146   .debug_str:00000000000009af .LASF122
     /tmp/cc4LQsba.s:4152   .debug_str:0000000000000a88 .LASF123
     /tmp/cc4LQsba.s:3998   .debug_str:000000000000057f .LASF124
     /tmp/cc4LQsba.s:4038   .debug_str:00000000000006e4 .LASF203
     /tmp/cc4LQsba.s:3994   .debug_str:0000000000000566 .LASF125
     /tmp/cc4LQsba.s:3912   .debug_str:0000000000000334 .LASF126
     /tmp/cc4LQsba.s:4176   .debug_str:0000000000000b24 .LASF204
GAS LISTING /tmp/cc4LQsba.s 			page 20


     /tmp/cc4LQsba.s:4096   .debug_str:000000000000086b .LASF127
     /tmp/cc4LQsba.s:3828   .debug_str:000000000000007d .LASF128
     /tmp/cc4LQsba.s:3818   .debug_str:0000000000000016 .LASF129
     /tmp/cc4LQsba.s:4218   .debug_str:0000000000000c24 .LASF130
     /tmp/cc4LQsba.s:4158   .debug_str:0000000000000ac5 .LASF131
     /tmp/cc4LQsba.s:4132   .debug_str:0000000000000972 .LASF132
     /tmp/cc4LQsba.s:4060   .debug_str:000000000000078f .LASF133
     /tmp/cc4LQsba.s:3890   .debug_str:0000000000000285 .LASF134
     /tmp/cc4LQsba.s:3822   .debug_str:0000000000000021 .LASF135
     /tmp/cc4LQsba.s:3876   .debug_str:000000000000021f .LASF137
     /tmp/cc4LQsba.s:3826   .debug_str:0000000000000055 .LASF139
     /tmp/cc4LQsba.s:3988   .debug_str:0000000000000553 .LASF140
     /tmp/cc4LQsba.s:4140   .debug_str:000000000000099a .LASF141
     /tmp/cc4LQsba.s:4178   .debug_str:0000000000000b3b .LASF205
     /tmp/cc4LQsba.s:3958   .debug_str:0000000000000491 .LASF142
     /tmp/cc4LQsba.s:4078   .debug_str:00000000000007f0 .LASF143
     /tmp/cc4LQsba.s:4216   .debug_str:0000000000000c0c .LASF144
     /tmp/cc4LQsba.s:4072   .debug_str:00000000000007c7 .LASF145
     /tmp/cc4LQsba.s:3836   .debug_str:00000000000000bc .LASF146
     /tmp/cc4LQsba.s:4110   .debug_str:00000000000008ce .LASF147
     /tmp/cc4LQsba.s:4002   .debug_str:00000000000005b4 .LASF148
     /tmp/cc4LQsba.s:3930   .debug_str:00000000000003b9 .LASF149
     /tmp/cc4LQsba.s:4190   .debug_str:0000000000000b72 .LASF150
     /tmp/cc4LQsba.s:4056   .debug_str:000000000000076f .LASF151
     /tmp/cc4LQsba.s:3850   .debug_str:0000000000000138 .LASF152
     /tmp/cc4LQsba.s:3894   .debug_str:000000000000029a .LASF163
     /tmp/cc4LQsba.s:3996   .debug_str:0000000000000572 .LASF165
     /tmp/cc4LQsba.s:3934   .debug_str:00000000000003cf .LASF153
     /tmp/cc4LQsba.s:4212   .debug_str:0000000000000bef .LASF154
     /tmp/cc4LQsba.s:4192   .debug_str:0000000000000b8b .LASF155
     /tmp/cc4LQsba.s:4000   .debug_str:00000000000005a6 .LASF156
     /tmp/cc4LQsba.s:4052   .debug_str:0000000000000750 .LASF157
     /tmp/cc4LQsba.s:4144   .debug_str:00000000000009aa .LASF206
     /tmp/cc4LQsba.s:4024   .debug_str:0000000000000682 .LASF159
     /tmp/cc4LQsba.s:4014   .debug_str:000000000000064d .LASF160
     /tmp/cc4LQsba.s:4118   .debug_str:000000000000091a .LASF161
     /tmp/cc4LQsba.s:3868   .debug_str:00000000000001b7 .LASF162
     /tmp/cc4LQsba.s:3880   .debug_str:0000000000000244 .LASF164
     /tmp/cc4LQsba.s:4080   .debug_str:00000000000007f9 .LASF166
     /tmp/cc4LQsba.s:3976   .debug_str:000000000000051c .LASF167
     /tmp/cc4LQsba.s:3846   .debug_str:0000000000000106 .LASF168
     /tmp/cc4LQsba.s:3986   .debug_str:000000000000054b .LASF169
     /tmp/cc4LQsba.s:3898   .debug_str:00000000000002b6 .LASF170
     /tmp/cc4LQsba.s:4048   .debug_str:0000000000000731 .LASF171
     /tmp/cc4LQsba.s:4010   .debug_str:000000000000060b .LASF172
     /tmp/cc4LQsba.s:4230   .debug_str:0000000000000c6f .LASF173
     /tmp/cc4LQsba.s:3872   .debug_str:00000000000001de .LASF174
     /tmp/cc4LQsba.s:4108   .debug_str:00000000000008c3 .LASF175
     /tmp/cc4LQsba.s:3968   .debug_str:00000000000004d0 .LASF176
     /tmp/cc4LQsba.s:4044   .debug_str:0000000000000718 .LASF177
     /tmp/cc4LQsba.s:3824   .debug_str:000000000000003b .LASF178
     /tmp/cc4LQsba.s:4016   .debug_str:0000000000000652 .LASF179
     /tmp/cc4LQsba.s:4106   .debug_str:00000000000008a9 .LASF180
     /tmp/cc4LQsba.s:4120   .debug_str:000000000000092d .LASF182
     /tmp/cc4LQsba.s:4172   .debug_str:0000000000000b11 .LASF183
     /tmp/cc4LQsba.s:4168   .debug_str:0000000000000b02 .LASF184
     /tmp/cc4LQsba.s:4030   .debug_str:00000000000006b0 .LASF185
GAS LISTING /tmp/cc4LQsba.s 			page 21


     /tmp/cc4LQsba.s:3990   .debug_str:0000000000000559 .LASF186
     /tmp/cc4LQsba.s:4058   .debug_str:000000000000077b .LASF187
     /tmp/cc4LQsba.s:4222   .debug_str:0000000000000c42 .LASF188
     /tmp/cc4LQsba.s:3816   .debug_str:0000000000000000 .LASF189
     /tmp/cc4LQsba.s:3942   .debug_str:0000000000000406 .LASF207
     /tmp/cc4LQsba.s:381    .text:0000000000000170 .LFB42
     /tmp/cc4LQsba.s:425    .text:0000000000000198 .LFE42
     /tmp/cc4LQsba.s:392    .text:000000000000017c .LBB28
     /tmp/cc4LQsba.s:404    .text:0000000000000184 .LBE28
     /tmp/cc4LQsba.s:3022   .debug_loc:0000000000000000 .LLST10
     /tmp/cc4LQsba.s:10     .text:0000000000000000 .LFB41
     /tmp/cc4LQsba.s:375    .text:0000000000000170 .LFE41
     /tmp/cc4LQsba.s:3031   .debug_loc:0000000000000026 .LLST0
     /tmp/cc4LQsba.s:4164   .debug_str:0000000000000aee .LASF190
     /tmp/cc4LQsba.s:3060   .debug_loc:000000000000009b .LLST1
     /tmp/cc4LQsba.s:4066   .debug_str:00000000000007aa .LASF191
     /tmp/cc4LQsba.s:3214   .debug_loc:00000000000002e6 .LLST2
     /tmp/cc4LQsba.s:4068   .debug_str:00000000000007af .LASF192
     /tmp/cc4LQsba.s:3368   .debug_loc:0000000000000531 .LLST3
     /tmp/cc4LQsba.s:4170   .debug_str:0000000000000b0c .LASF193
     /tmp/cc4LQsba.s:3522   .debug_loc:000000000000077c .LLST4
     /tmp/cc4LQsba.s:3672   .debug_loc:00000000000009b4 .LLST5
     /tmp/cc4LQsba.s:4180   .debug_str:0000000000000b46 .LASF194
     /tmp/cc4LQsba.s:3759   .debug_loc:0000000000000af9 .LLST6
     /tmp/cc4LQsba.s:4200   .debug_str:0000000000000ba9 .LASF195
     /tmp/cc4LQsba.s:3776   .debug_loc:0000000000000b44 .LLST7
     /tmp/cc4LQsba.s:35     .text:0000000000000028 .LBB16
     /tmp/cc4LQsba.s:53     .text:0000000000000034 .LBE16
     /tmp/cc4LQsba.s:55     .text:0000000000000034 .LBB18
     /tmp/cc4LQsba.s:71     .text:0000000000000040 .LBE18
     /tmp/cc4LQsba.s:73     .text:0000000000000040 .LBB20
     /tmp/cc4LQsba.s:89     .text:000000000000004c .LBE20
     /tmp/cc4LQsba.s:208    .text:00000000000000b0 .LBB22
     /tmp/cc4LQsba.s:219    .text:00000000000000b4 .LBE22
     /tmp/cc4LQsba.s:3787   .debug_loc:0000000000000b7a .LLST8
     /tmp/cc4LQsba.s:224    .text:00000000000000b8 .LBB24
     /tmp/cc4LQsba.s:236    .text:00000000000000bc .LBE24
     /tmp/cc4LQsba.s:3794   .debug_loc:0000000000000b9d .LLST9
     /tmp/cc4LQsba.s:360    .text:0000000000000164 .LBB26
     /tmp/cc4LQsba.s:373    .text:0000000000000170 .LBE26
     /tmp/cc4LQsba.s:110    .text:0000000000000080 .LVL9
     /tmp/cc4LQsba.s:204    .text:00000000000000b0 .LVL13
     /tmp/cc4LQsba.s:259    .text:00000000000000dc .LVL19
     /tmp/cc4LQsba.s:268    .text:00000000000000e8 .LVL21
     /tmp/cc4LQsba.s:279    .text:00000000000000f8 .LVL24
     /tmp/cc4LQsba.s:289    .text:0000000000000108 .LVL26
     /tmp/cc4LQsba.s:298    .text:0000000000000114 .LVL28
     /tmp/cc4LQsba.s:307    .text:0000000000000120 .LVL30
     /tmp/cc4LQsba.s:318    .text:0000000000000130 .LVL33
     /tmp/cc4LQsba.s:327    .text:000000000000013c .LVL35
     /tmp/cc4LQsba.s:336    .text:0000000000000148 .LVL37
     /tmp/cc4LQsba.s:345    .text:0000000000000154 .LVL39
     /tmp/cc4LQsba.s:354    .text:0000000000000160 .LVL41
     /tmp/cc4LQsba.s:4184   .debug_str:0000000000000b5a .LASF196
     /tmp/cc4LQsba.s:3924   .debug_str:000000000000037f .LASF197
     /tmp/cc4LQsba.s:3936   .debug_str:00000000000003d5 .LASF198
     /tmp/cc4LQsba.s:4198   .debug_str:0000000000000ba2 .LASF199
GAS LISTING /tmp/cc4LQsba.s 			page 22


     /tmp/cc4LQsba.s:391    .text:000000000000017c .LVL43
     /tmp/cc4LQsba.s:401    .text:0000000000000184 .LVL44
     /tmp/cc4LQsba.s:14     .text:0000000000000000 .LVL0
     /tmp/cc4LQsba.s:29     .text:0000000000000020 .LVL1
     /tmp/cc4LQsba.s:98     .text:000000000000005c .LVL8
     /tmp/cc4LQsba.s:114    .text:0000000000000084 .LVL10
     /tmp/cc4LQsba.s:121    .text:0000000000000090 .LVL12
     /tmp/cc4LQsba.s:31     .text:0000000000000024 .LVL2
     /tmp/cc4LQsba.s:252    .text:00000000000000d4 .LVL18
     /tmp/cc4LQsba.s:262    .text:00000000000000e0 .LVL20
     /tmp/cc4LQsba.s:271    .text:00000000000000ec .LVL22
     /tmp/cc4LQsba.s:277    .text:00000000000000f0 .LVL23
     /tmp/cc4LQsba.s:282    .text:00000000000000fc .LVL25
     /tmp/cc4LQsba.s:292    .text:000000000000010c .LVL27
     /tmp/cc4LQsba.s:301    .text:0000000000000118 .LVL29
     /tmp/cc4LQsba.s:310    .text:0000000000000124 .LVL31
     /tmp/cc4LQsba.s:321    .text:0000000000000134 .LVL34
     /tmp/cc4LQsba.s:330    .text:0000000000000140 .LVL36
     /tmp/cc4LQsba.s:339    .text:000000000000014c .LVL38
     /tmp/cc4LQsba.s:348    .text:0000000000000158 .LVL40
     /tmp/cc4LQsba.s:357    .text:0000000000000164 .LVL42
     /tmp/cc4LQsba.s:33     .text:0000000000000028 .LVL3
     /tmp/cc4LQsba.s:316    .text:0000000000000128 .LVL32
     /tmp/cc4LQsba.s:45     .text:000000000000002c .LVL4
     /tmp/cc4LQsba.s:51     .text:0000000000000034 .LVL5
     /tmp/cc4LQsba.s:118    .text:0000000000000088 .LVL11
     /tmp/cc4LQsba.s:69     .text:0000000000000040 .LVL6
     /tmp/cc4LQsba.s:223    .text:00000000000000b8 .LVL15
     /tmp/cc4LQsba.s:232    .text:00000000000000bc .LVL16
     /tmp/cc4LQsba.s:87     .text:000000000000004c .LVL7
     /tmp/cc4LQsba.s:248    .text:00000000000000cc .LVL17
     /tmp/cc4LQsba.s:216    .text:00000000000000b4 .LVL14
     /tmp/cc4LQsba.s:436    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
console_handler
_ZN15MemoryAllocator9mem_allocEm
_ZN15MemoryAllocator8mem_freeEPv
__getc
__putc
_ZN3TCB12createThreadEPPS_PFvPvES2_S2_
_ZN3TCB11thread_exitEv
_ZN3TCB8dispatchEv
_ZN4_sem8sem_openEPPS_j
_ZN4_sem9sem_closeEPS_
_ZN4_sem8sem_waitEPS_
_ZN4_sem10sem_signalEPS_
_ZN4_sem11sem_trywaitEPS_
