<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altstratixii_oct" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="terminationenable" TYPE="INPUT" />
		<PORT NAME="terminationclock" TYPE="INPUT" />
		<PORT NAME="rdn" TYPE="INPUT" />
		<PORT NAME="rup" TYPE="INPUT" />
	</PORTS>
</ROOT>
