# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \src "dut.sv:1.1-48.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:2.10-2.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:2.16-2.20"
  wire width 32 output 3 signed \fib1
  attribute \src "dut.sv:2.22-2.26"
  wire width 32 output 4 signed \fib2
  attribute \src "dut.sv:2.28-2.32"
  wire width 32 output 5 signed \fib3
  attribute \src "dut.sv:2.34-2.38"
  wire width 32 output 6 signed \fib4
  attribute \src "dut.sv:2.40-2.44"
  wire width 32 output 7 signed \fib5
  attribute \src "dut.sv:2.46-2.50"
  wire width 32 output 8 signed \fib6
  attribute \src "dut.sv:2.52-2.56"
  wire width 32 output 9 signed \fib7
  attribute \src "dut.sv:2.58-2.62"
  wire width 32 output 10 signed \fib8
  attribute \src "dut.sv:2.64-2.68"
  wire width 32 output 11 signed \fib9
  attribute \src "dut.sv:2.5-2.8"
  wire width 32 input 1 \off
  attribute \src "dut.sv:35.5-47.8"
  process $proc$dut.sv:35$1
    sync always
    sync init
  end
end
attribute \blackbox 1
attribute \src "dut.sv:50.1-65.10"
attribute \cells_not_processed 1
module \gold
  attribute \src "dut.sv:51.10-51.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:51.16-51.20"
  wire width 32 output 3 signed \fib1
  attribute \src "dut.sv:51.22-51.26"
  wire width 32 output 4 signed \fib2
  attribute \src "dut.sv:51.28-51.32"
  wire width 32 output 5 signed \fib3
  attribute \src "dut.sv:51.34-51.38"
  wire width 32 output 6 signed \fib4
  attribute \src "dut.sv:51.40-51.44"
  wire width 32 output 7 signed \fib5
  attribute \src "dut.sv:51.46-51.50"
  wire width 32 output 8 signed \fib6
  attribute \src "dut.sv:51.52-51.56"
  wire width 32 output 9 signed \fib7
  attribute \src "dut.sv:51.58-51.62"
  wire width 32 output 10 signed \fib8
  attribute \src "dut.sv:51.64-51.68"
  wire width 32 output 11 signed \fib9
  attribute \src "dut.sv:51.5-51.8"
  wire width 32 input 1 \off
end
