{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630261642996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630261643025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 21:27:22 2021 " "Processing started: Sun Aug 29 21:27:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630261643025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261643025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261643025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630261646517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(32) " "Verilog HDL information at game_controller.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_drawSquare.sv(50) " "Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_drawSquare.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_drawSquare.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmapx2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmapx2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMapX2 " "Found entity 1: smileyBitMapX2" {  } { { "RTL/VGA/smileyBitMapX2.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyBitMapX2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block " "Found entity 1: Smiley_Block" {  } { { "RTL/VGA/Smiley_Block.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARD/simple_up_counter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexSS " "Found entity 1: HexSS" {  } { { "RTL/KEYBOARD/HexSS.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/HexSS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyPad_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(69) " "Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670467 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep bitrec.sv(22) " "Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute \"keep\"" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv" 22 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261670475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(52) " "Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261670477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keyboard_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_INTERFACE " "Found entity 1: KEYBOARD_INTERFACE" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider/clock_divider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_0002 " "Found entity 1: clock_divider_0002" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670865 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp " "File \"C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp\" is a duplicate of already analyzed file \"C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1630261670878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 0 0 " "Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_loca.v 1 1 " "Found 1 design units, including 1 entities, in source file x_loca.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_loca " "Found entity 1: X_loca" {  } { { "X_loca.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/X_loca.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_location.v 1 1 " "Found 1 design units, including 1 entities, in source file x_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_location " "Found entity 1: X_location" {  } { { "X_location.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/X_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261670988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261670988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_location.v 1 1 " "Found 1 design units, including 1 entities, in source file y_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_location " "Found entity 1: Y_location" {  } { { "Y_location.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/Y_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_top_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_top_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_top_XY " "Found entity 1: matrix_top_XY" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 objects_mux_new.sv(79) " "Verilog HDL Expression warning at objects_mux_new.sv(79): truncated literal to match 8 bits" {  } { { "RTL/VGA/objects_mux_new.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux_new.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630261671051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_new " "Found entity 1: objects_mux_new" {  } { { "RTL/VGA/objects_mux_new.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux_new.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller_all.sv(76) " "Verilog HDL information at game_controller_all.sv(76): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630261671064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Draw_request draw_request Vaccines_positions_collision.sv(21) " "Verilog HDL Declaration information at Vaccines_positions_collision.sv(21): object \"Draw_request\" differs only in case from object \"draw_request\" in the same scope" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630261671077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccines_positions_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccines_positions_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vaccines_positions_collision " "Found entity 1: Vaccines_positions_collision" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccinebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccinebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vaccineBitMap " "Found entity 1: vaccineBitMap" {  } { { "RTL/VGA/vaccineBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccineBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/10_square_objects.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/10_square_objects.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10_Square_Objects " "Found entity 1: 10_Square_Objects" {  } { { "RTL/VGA/10_Square_Objects.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/10_Square_Objects.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccine_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccine_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vaccine_Block " "Found entity 1: vaccine_Block" {  } { { "RTL/VGA/vaccine_Block.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccine_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/line.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Found entity 1: Line" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/coronabitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/coronabitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coronaBitMap " "Found entity 1: coronaBitMap" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/corona_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/corona_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 corona_Block " "Found entity 1: corona_Block" {  } { { "RTL/VGA/corona_Block.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Draw_request draw_request corona_position_collision.sv(16) " "Verilog HDL Declaration information at corona_position_collision.sv(16): object \"Draw_request\" differs only in case from object \"draw_request\" in the same scope" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630261671173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/corona_position_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/corona_position_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corona_positions_collision " "Found entity 1: corona_positions_collision" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/scoreboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/scoreboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOREBOARD " "Found entity 1: SCOREBOARD" {  } { { "RTL/VGA/SCOREBOARD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/SCOREBOARD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/constant.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/constant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 constant " "Found entity 1: constant" {  } { { "RTL/VGA/constant.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/constant.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/scorecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/scorecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCounter " "Found entity 1: scoreCounter" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261671210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261671210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(38) " "Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630261671790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst4" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 696 -304 -80 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261671851 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(57) " "Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261671851 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(64) " "Verilog HDL assignment warning at back_ground_draw.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261671852 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(73) " "Verilog HDL assignment warning at back_ground_draw.sv(73): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261671852 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(84) " "Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261671853 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(111) " "Verilog HDL assignment warning at back_ground_draw.sv(111): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261671854 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst12 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst12" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -8 64 224 136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_0002 clock_divider:inst12\|clock_divider_0002:clock_divider_inst " "Elaborating entity \"clock_divider_0002\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\"" {  } { { "clock_divider.v" "clock_divider_inst" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261671909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "altera_pll_i" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672125 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261672176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261672224 ""}  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630261672224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 912 1120 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(76) " "Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261672228 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261672228 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(90) " "Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261672228 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_new objects_mux_new:inst8 " "Elaborating entity \"objects_mux_new\" for hierarchy \"objects_mux_new:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst8" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 544 816 680 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block Smiley_Block:inst1 " "Elaborating entity \"Smiley_Block\" for hierarchy \"Smiley_Block:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 152 576 824 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672358 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "toggleX " "Pin \"toggleX\" not connected" {  } { { "RTL/VGA/Smiley_Block.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf" { { 528 80 248 544 "toggleX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1630261672379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap Smiley_Block:inst1\|smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"Smiley_Block:inst1\|smileyBitMap:inst1\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst1" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf" { { 344 1304 1544 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261672418 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261673349 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261673350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block:inst1\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block:inst1\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst6" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_moveCollision Smiley_Block:inst1\|smileyface_moveCollision:inst " "Elaborating entity \"smileyface_moveCollision\" for hierarchy \"Smiley_Block:inst1\|smileyface_moveCollision:inst\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf" { { 440 584 808 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE smileyface_moveCollision.sv(95) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(95): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673446 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE smileyface_moveCollision.sv(96) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(96): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673447 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset smileyface_moveCollision.sv(97) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(97): object \"bracketOffset\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673447 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X smileyface_moveCollision.sv(98) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(98): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673448 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(112) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(112): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673450 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(113) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(113): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673451 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(125) " "Verilog HDL warning at smileyface_moveCollision.sv(125): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 125 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673451 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(126) " "Verilog HDL warning at smileyface_moveCollision.sv(126): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 126 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673451 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(127) " "Verilog HDL warning at smileyface_moveCollision.sv(127): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 127 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673453 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(129) " "Verilog HDL warning at smileyface_moveCollision.sv(129): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 129 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673454 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(130) " "Verilog HDL warning at smileyface_moveCollision.sv(130): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 130 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673455 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(133) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(133): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673455 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(134) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673455 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(135) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673455 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(136) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(136): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673456 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(137) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(137): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673456 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(138) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(138): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673456 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(155) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(155): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673457 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(162) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(162): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673458 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(186) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(186): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673459 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(187) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(187): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673459 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(189) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(189): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673459 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(197) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(197): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673460 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(199) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(199): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673461 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(206) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(206): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673461 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_INTERFACE KEYBOARD_INTERFACE:inst19 " "Elaborating entity \"KEYBOARD_INTERFACE\" for hierarchy \"KEYBOARD_INTERFACE:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst19" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 216 -24 176 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst1" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 80 904 1144 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KEYBOARD_INTERFACE:inst19\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 208 336 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 720 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst2" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 416 360 560 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(40) " "Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyPad_decoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673756 "|TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst3" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst9 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst9" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 688 520 856 864 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vac_col game_controller_all.sv(74) " "Verilog HDL or VHDL warning at game_controller_all.sv(74): object \"vac_col\" assigned a value but never read" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673854 "|TOP_VGA_DEMO_KBD|game_controller_all:inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cor_col game_controller_all.sv(74) " "Verilog HDL or VHDL warning at game_controller_all.sv(74): object \"cor_col\" assigned a value but never read" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673854 "|TOP_VGA_DEMO_KBD|game_controller_all:inst9"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "game_controller_all.sv(79) " "Verilog HDL warning at game_controller_all.sv(79): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 79 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673862 "|TOP_VGA_DEMO_KBD|game_controller_all:inst9"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "game_controller_all.sv(80) " "Verilog HDL warning at game_controller_all.sv(80): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv" 80 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673862 "|TOP_VGA_DEMO_KBD|game_controller_all:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vaccine_Block vaccine_Block:inst6 " "Elaborating entity \"vaccine_Block\" for hierarchy \"vaccine_Block:inst6\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst6" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1352 280 648 1576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vaccines_positions_collision vaccine_Block:inst6\|Vaccines_positions_collision:inst2 " "Elaborating entity \"Vaccines_positions_collision\" for hierarchy \"vaccine_Block:inst6\|Vaccines_positions_collision:inst2\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst2" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccine_Block.bdf" { { 320 96 392 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261673966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE Vaccines_positions_collision.sv(59) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(59): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673969 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE Vaccines_positions_collision.sv(60) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(60): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673969 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset Vaccines_positions_collision.sv(61) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(61): object \"bracketOffset\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673970 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X Vaccines_positions_collision.sv(62) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(62): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261673970 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(76) " "Verilog HDL warning at Vaccines_positions_collision.sv(76): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 76 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673971 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(77) " "Verilog HDL warning at Vaccines_positions_collision.sv(77): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 77 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673972 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(78) " "Verilog HDL warning at Vaccines_positions_collision.sv(78): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 78 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261673972 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Vaccines_positions_collision.sv(112) " "Verilog HDL assignment warning at Vaccines_positions_collision.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261673975 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vaccineBitMap vaccine_Block:inst6\|vaccineBitMap:inst " "Elaborating entity \"vaccineBitMap\" for hierarchy \"vaccine_Block:inst6\|vaccineBitMap:inst\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccine_Block.bdf" { { 224 824 1136 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261674090 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261676360 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261676360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10_Square_Objects vaccine_Block:inst6\|10_Square_Objects:inst4 " "Elaborating entity \"10_Square_Objects\" for hierarchy \"vaccine_Block:inst6\|10_Square_Objects:inst4\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst4" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccine_Block.bdf" { { 256 448 752 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object vaccine_Block:inst6\|10_Square_Objects:inst4\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"vaccine_Block:inst6\|10_Square_Objects:inst4\|square_object:inst\"" {  } { { "RTL/VGA/10_Square_Objects.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/10_Square_Objects.bdf" { { -32 432 656 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst11 " "Elaborating entity \"random\" for hierarchy \"random:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst11" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1336 -392 -176 1448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676663 "|TOP_VGA_DEMO_KBD|random:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676663 "|TOP_VGA_DEMO_KBD|random:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst2 " "Elaborating entity \"random\" for hierarchy \"random:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst2" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1480 -384 -168 1592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676688 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676688 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676688 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676688 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst7 " "Elaborating entity \"random\" for hierarchy \"random:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1656 -376 -160 1768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676712 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676712 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676713 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261676713 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corona_Block corona_Block:inst17 " "Elaborating entity \"corona_Block\" for hierarchy \"corona_Block:inst17\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst17" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 2048 296 656 2272 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coronaBitMap corona_Block:inst17\|coronaBitMap:inst " "Elaborating entity \"coronaBitMap\" for hierarchy \"corona_Block:inst17\|coronaBitMap:inst\"" {  } { { "RTL/VGA/corona_Block.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_Block.bdf" { { 224 696 1000 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261676788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261678749 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261678749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corona_positions_collision corona_Block:inst17\|corona_positions_collision:inst3 " "Elaborating entity \"corona_positions_collision\" for hierarchy \"corona_Block:inst17\|corona_positions_collision:inst3\"" {  } { { "RTL/VGA/corona_Block.bdf" "inst3" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_Block.bdf" { { 320 -136 152 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261678987 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(31) " "Verilog HDL warning at corona_position_collision.sv(31): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 31 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261678991 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(32) " "Verilog HDL warning at corona_position_collision.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261678991 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(33) " "Verilog HDL warning at corona_position_collision.sv(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261678991 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 corona_position_collision.sv(56) " "Verilog HDL assignment warning at corona_position_collision.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261678994 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst20 " "Elaborating entity \"random\" for hierarchy \"random:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst20" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1944 -400 -184 2056 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261679142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261679143 "|TOP_VGA_DEMO_KBD|random:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261679144 "|TOP_VGA_DEMO_KBD|random:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HART_DISPLAY HART_DISPLAY:inst5 " "Elaborating entity \"HART_DISPLAY\" for hierarchy \"HART_DISPLAY:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 864 -288 -24 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261679167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HartsMatrixBitMap HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6 " "Elaborating entity \"HartsMatrixBitMap\" for hierarchy \"HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst6" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 296 1304 1528 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261679197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261680040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HART_DISPLAY:inst5\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HART_DISPLAY:inst5\|square_object:inst11\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst11" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261680105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_top_XY HART_DISPLAY:inst5\|matrix_top_XY:inst " "Elaborating entity \"matrix_top_XY\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 432 424 536 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261680174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "LPM_CONSTANT_component" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261680434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261680463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 32 " "Parameter \"lpm_cvalue\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261680463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261680463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261680463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261680463 ""}  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630261680463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_gj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_gj8 " "Found entity 1: lpm_constant_gj8" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261680608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261680608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_gj8 HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag " "Elaborating entity \"lpm_constant_gj8\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261680610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "mgl_prim1" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261682724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261682770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000100000 " "Parameter \"CVALUE\" = \"00000100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261682771 ""}  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630261682771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261683211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261683623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line Line:inst13 " "Elaborating entity \"Line\" for hierarchy \"Line:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst13" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1632 928 1152 1776 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "initial_positionsY Line.sv(44) " "Verilog HDL or VHDL warning at Line.sv(44): object \"initial_positionsY\" assigned a value but never read" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261684140 "|TOP_VGA_DEMO_KBD|Line:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offsets_32 Line.sv(50) " "Verilog HDL or VHDL warning at Line.sv(50): object \"offsets_32\" assigned a value but never read" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630261684150 "|TOP_VGA_DEMO_KBD|Line:inst13"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Line.sv(93) " "Verilog HDL warning at Line.sv(93): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv" 93 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630261684166 "|TOP_VGA_DEMO_KBD|Line:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOREBOARD SCOREBOARD:inst14 " "Elaborating entity \"SCOREBOARD\" for hierarchy \"SCOREBOARD:inst14\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst14" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1448 904 1128 1608 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap SCOREBOARD:inst14\|NumbersBitMap:inst7 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"SCOREBOARD:inst14\|NumbersBitMap:inst7\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst7" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/SCOREBOARD.bdf" { { 344 1304 1528 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684261 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630261684436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant SCOREBOARD:inst14\|constant:inst " "Elaborating entity \"constant\" for hierarchy \"SCOREBOARD:inst14\|constant:inst\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/SCOREBOARD.bdf" { { 536 304 456 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreCounter SCOREBOARD:inst14\|scoreCounter:inst11 " "Elaborating entity \"scoreCounter\" for hierarchy \"SCOREBOARD:inst14\|scoreCounter:inst11\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst11" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/SCOREBOARD.bdf" { { 408 304 472 520 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(29) " "Verilog HDL assignment warning at scoreCounter.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684502 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(31) " "Verilog HDL assignment warning at scoreCounter.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684502 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(39) " "Verilog HDL assignment warning at scoreCounter.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684502 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(41) " "Verilog HDL assignment warning at scoreCounter.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684503 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig1 scoreCounter.sv(15) " "Verilog HDL Always Construct warning at scoreCounter.sv(15): inferring latch(es) for variable \"dig1\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630261684503 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig2 scoreCounter.sv(15) " "Verilog HDL Always Construct warning at scoreCounter.sv(15): inferring latch(es) for variable \"dig2\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630261684503 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2\[0\] scoreCounter.sv(15) " "Inferred latch for \"dig2\[0\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2\[1\] scoreCounter.sv(15) " "Inferred latch for \"dig2\[1\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2\[2\] scoreCounter.sv(15) " "Inferred latch for \"dig2\[2\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2\[3\] scoreCounter.sv(15) " "Inferred latch for \"dig2\[3\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[0\] scoreCounter.sv(15) " "Inferred latch for \"dig1\[0\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[1\] scoreCounter.sv(15) " "Inferred latch for \"dig1\[1\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[2\] scoreCounter.sv(15) " "Inferred latch for \"dig1\[2\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[3\] scoreCounter.sv(15) " "Inferred latch for \"dig1\[3\]\" at scoreCounter.sv(15)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261684504 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst14|scoreCounter:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1008 600 824 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst2\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst2" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { { 136 1008 1280 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { { 104 520 768 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684879 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630261684944 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261684984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf" { { 528 280 496 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261685033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1056 864 1048 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261685073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_jlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_jlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_jlo " "Found entity 1: sld_ela_trigger_jlo" {  } { { "db/sld_ela_trigger_jlo.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sld_ela_trigger_jlo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261689749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261689749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab1demo_auto_signaltap_0_1_ba.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab1demo_auto_signaltap_0_1_ba.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab1Demo_auto_signaltap_0_1_ba " "Found entity 1: sld_reserved_Lab1Demo_auto_signaltap_0_1_ba" {  } { { "db/sld_reserved_lab1demo_auto_signaltap_0_1_ba.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sld_reserved_lab1demo_auto_signaltap_0_1_ba.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261690363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261690363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_il84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_il84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_il84 " "Found entity 1: altsyncram_il84" {  } { { "db/altsyncram_il84.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/altsyncram_il84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261697243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261697243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261697747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261697747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261698037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261698037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/mux_jlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261698945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261698945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261699381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261699381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9i " "Found entity 1: cntr_a9i" {  } { { "db/cntr_a9i.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cntr_a9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261700132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261700132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261700434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261700434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cntr_t3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261700766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261700766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261701161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261701161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261701365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261701365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261701628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261701628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261701825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261701825 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261702276 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630261702602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.29.21:28:33 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2021.08.29.21:28:33 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261713485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261728804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261729142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261762043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261762459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261762900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261763374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261763402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261763406 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630261764173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261764727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261764727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261764944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261764944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261764952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261764952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261765102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261765102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261765308 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261765308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261765308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261765470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261765470 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1630261769241 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Smiley_Block:inst1\|smileyface_moveCollision:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Smiley_Block:inst1\|smileyface_moveCollision:inst\|Mod0\"" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "Mod0" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 206 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261829211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "corona_Block:inst17\|corona_positions_collision:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"corona_Block:inst17\|corona_positions_collision:inst3\|Mod0\"" {  } { { "RTL/VGA/corona_position_collision.sv" "Mod0" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261829211 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630261829211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Smiley_Block:inst1\|smileyface_moveCollision:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Smiley_Block:inst1\|smileyface_moveCollision:inst\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261829496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Smiley_Block:inst1\|smileyface_moveCollision:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Smiley_Block:inst1\|smileyface_moveCollision:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261829496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261829496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261829496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261829496 ""}  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630261829496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261829684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261829684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261829812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261829812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261829954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261829954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261830059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261830059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261830059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261830059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630261830059 ""}  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630261830059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261830253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261830253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261830393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261830393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630261830537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261830537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[3\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\] " "Ports D and ENA on the latch are fed by the same signal corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\]" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\] " "Ports D and ENA on the latch are fed by the same signal corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\]" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[1\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\] " "Ports D and ENA on the latch are fed by the same signal corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\]" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[0\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\] " "Ports D and ENA on the latch are fed by the same signal corona_Block:inst17\|coronaBitMap:inst\|RGBout\[0\]\[7\]" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[3\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\] " "Ports D and ENA on the latch are fed by the same signal SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\]" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[2\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\] " "Ports D and ENA on the latch are fed by the same signal SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\]" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[1\] " "Latch SCOREBOARD:inst14\|scoreCounter:inst11\|dig2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\] " "Ports D and ENA on the latch are fed by the same signal SCOREBOARD:inst14\|scoreCounter:inst11\|dig1\[2\]" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630261835566 ""}  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630261835566 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv" 150 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630261835655 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630261835655 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 944 1120 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261856459 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630261856459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 448 1192 1368 464 "OVGA\[28..0\]" "" } { 440 1120 1192 457 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630261856461 "|TOP_VGA_DEMO_KBD|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630261856461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261857586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630261904743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261906078 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 81 167 0 0 86 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 81 of its 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 86 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1630261911735 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "150 " "Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261911815 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1630261911815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630261912291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630261912291 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "266 " "Optimize away 266 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261913079 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1630261913079 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 360 536 1048 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630261915306 "|TOP_VGA_DEMO_KBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630261915306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11134 " "Implemented 11134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630261915389 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630261915389 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630261915389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10934 " "Implemented 10934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630261915389 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630261915389 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630261915389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630261915389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630261915573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 21:31:55 2021 " "Processing ended: Sun Aug 29 21:31:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630261915573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:33 " "Elapsed time: 00:04:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630261915573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:12 " "Total CPU time (on all processors): 00:05:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630261915573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630261915573 ""}
