<stg><name>compute_edge_embedding</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="3">
<![CDATA[
:1 %layer_cast = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="layer_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln179 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i14 0, void, i14 %empty_59, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:1 %empty_59 = add i14 %empty, i14 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:3 %exitcond537 = icmp_eq  i14 %empty, i14 12000

]]></Node>
<StgValue><ssdm name="exitcond537"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12000, i64 12000, i64 12000

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond537, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.split:0 %p_cast = zext i14 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="edge_embedding_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i18 %edge_embedding_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
split:0 %mul_i = mul i7 %layer_cast, i7 13

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
split:1 %br_ln180 = br void

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i7 0, void %split, i7 %add_ln180_1, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %e = phi i6 0, void %split, i6 %select_ln180_1, void

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %ef = phi i2 0, void %split, i2 %add_ln181, void

]]></Node>
<StgValue><ssdm name="ef"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln180_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="6">
<![CDATA[
:4 %zext_ln180 = zext i6 %e

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:5 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %e, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
:6 %p_shl_cast = zext i8 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %empty_61 = sub i9 %p_shl_cast, i9 %zext_ln180

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %icmp_ln180 = icmp_eq  i7 %indvar_flatten, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln180 = br i1 %icmp_ln180, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:0 %add_ln180 = add i6 %e, i6 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:3 %icmp_ln181 = icmp_eq  i2 %ef, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split5:4 %select_ln180 = select i1 %icmp_ln181, i2 0, i2 %ef

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split5:5 %select_ln180_1 = select i1 %icmp_ln181, i6 %add_ln180, i6 %e

]]></Node>
<StgValue><ssdm name="select_ln180_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="6">
<![CDATA[
.split5:8 %zext_ln180_1 = zext i6 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split5:9 %p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln180, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.split5:10 %p_shl_cast_mid1 = zext i8 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split5:11 %p_mid1 = sub i9 %p_shl_cast_mid1, i9 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split5:12 %select_ln180_2 = select i1 %icmp_ln181, i9 %p_mid1, i9 %empty_61

]]></Node>
<StgValue><ssdm name="select_ln180_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="2">
<![CDATA[
.split5:13 %zext_ln181 = zext i2 %select_ln180

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split5:15 %add_ln182 = add i9 %zext_ln181, i9 %select_ln180_2

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
.split5:16 %sext_ln182 = sext i9 %add_ln182

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:17 %edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %sext_ln182

]]></Node>
<StgValue><ssdm name="edge_attr_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split5:18 %e_f = load i11 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="e_f"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:0 %ret_ln201 = ret

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_180_1_VITIS_LOOP_181_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split5:2 %empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="6">
<![CDATA[
.split5:6 %zext_ln703 = zext i6 %select_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split5:7 %mul_ln703 = mul i15 %zext_ln703, i15 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:14 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split5:18 %e_f = load i11 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="e_f"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32">
<![CDATA[
.split5:19 %trunc_ln182 = trunc i32 %e_f

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split5:20 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 %add_ln167, void %.split, i2 0, void %.split5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %addr = phi i32 %addr_2, void %.split, i32 0, void %.split5

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln167 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln167 = icmp_eq  i2 %i, i2 %select_ln180

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln167 = br i1 %icmp_ln167, void %.split, void %_Z15get_ed_emb_addrii.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2">
<![CDATA[
.split:1 %trunc_ln168 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1">
<![CDATA[
.split:2 %zext_ln168 = zext i1 %trunc_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:3 %merge_i = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 5, i32 6, i32 2, i32 2, i2 %zext_ln168

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %addr_2 = add i32 %merge_i, i32 %addr

]]></Node>
<StgValue><ssdm name="addr_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:0 %empty_63 = trunc i32 %addr

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:1 %tmp = add i7 %mul_i, i7 %empty_63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:2 %add5 = add i7 %tmp, i7 %trunc_ln182

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:3 %zext_ln183 = zext i7 %add5

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:4 %mul_ln183 = mul i15 %zext_ln183, i15 300

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:5 %br_ln183 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %dim = phi i9 0, void %_Z15get_ed_emb_addrii.exit.loopexit, i9 %add_ln183, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %add_ln183 = add i9 %dim, i9 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %icmp_ln183 = icmp_eq  i9 %dim, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %br_ln183 = br i1 %icmp_ln183, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:0 %zext_ln703_30 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703_30"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:1 %add_ln703_38 = add i15 %mul_ln703, i15 %zext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:2 %zext_ln703_31 = zext i15 %add_ln703_38

]]></Node>
<StgValue><ssdm name="zext_ln703_31"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:3 %edge_embedding_V_addr_1 = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_31

]]></Node>
<StgValue><ssdm name="edge_embedding_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:4 %add_ln186 = add i15 %mul_ln183, i15 %zext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:5 %zext_ln186 = zext i15 %add_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:6 %edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="edge_embedding_table_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:8 %emb_value_V = load i15 %edge_embedding_table_V_addr

]]></Node>
<StgValue><ssdm name="emb_value_V"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:9 %edge_embedding_V_load = load i18 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:7 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:8 %emb_value_V = load i15 %edge_embedding_table_V_addr

]]></Node>
<StgValue><ssdm name="emb_value_V"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:9 %edge_embedding_V_load = load i18 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:10 %add_ln703 = add i32 %edge_embedding_V_load, i32 %emb_value_V

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:11 %store_ln703 = store i32 %add_ln703, i18 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:12 %br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %add_ln181 = add i2 %select_ln180, i2 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="129" name="layer" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer"/></StgValue>
</port>
<port id="130" name="edge_embedding_V" dir="2" iftype="1">
<core>RAM_2P_URAM</core><StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="edge_embedding_table_V" dir="0" iftype="1">
<core>RAM_2P_URAM</core><StgValue><ssdm name="edge_embedding_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="edge_attr" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i3" to="layer_read" fromId="133" toId="11">
</dataflow>
<dataflow id="135" from="layer" to="layer_read" fromId="129" toId="11">
</dataflow>
<dataflow id="136" from="layer_read" to="layer_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="139" from="edge_embedding_table_V" to="specmemcore_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="13">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="13">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="13">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="14">
</dataflow>
<dataflow id="147" from="edge_embedding_V" to="specmemcore_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="14">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="152" from="edge_attr" to="specmemcore_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="15">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty" fromId="157" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln179" to="empty" fromId="16" toId="17">
</dataflow>
<dataflow id="160" from="empty_59" to="empty" fromId="18" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond537" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln0" to="empty" fromId="26" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="162" from="empty" to="empty_59" fromId="17" toId="18">
</dataflow>
<dataflow id="164" from="StgValue_163" to="empty_59" fromId="163" toId="18">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="165" toId="19">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specpipeline_ln0" fromId="167" toId="19">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="19">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="19">
</dataflow>
<dataflow id="173" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="19">
</dataflow>
<dataflow id="175" from="p_str" to="specpipeline_ln0" fromId="174" toId="19">
</dataflow>
<dataflow id="176" from="empty" to="exitcond537" fromId="17" toId="20">
</dataflow>
<dataflow id="178" from="StgValue_177" to="exitcond537" fromId="177" toId="20">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="179" toId="21">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty_60" fromId="181" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty_60" fromId="181" toId="21">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty_60" fromId="181" toId="21">
</dataflow>
<dataflow id="185" from="exitcond537" to="br_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="186" from="empty" to="p_cast" fromId="17" toId="23">
</dataflow>
<dataflow id="187" from="edge_embedding_V" to="edge_embedding_V_addr" fromId="130" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_188" to="edge_embedding_V_addr" fromId="188" toId="24">
</dataflow>
<dataflow id="190" from="p_cast" to="edge_embedding_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="191" from="StgValue_169" to="store_ln0" fromId="169" toId="25">
</dataflow>
<dataflow id="192" from="edge_embedding_V_addr" to="store_ln0" fromId="24" toId="25">
</dataflow>
<dataflow id="193" from="layer_cast" to="mul_i" fromId="12" toId="27">
</dataflow>
<dataflow id="195" from="StgValue_194" to="mul_i" fromId="194" toId="27">
</dataflow>
<dataflow id="197" from="StgValue_196" to="indvar_flatten" fromId="196" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln180" to="indvar_flatten" fromId="28" toId="29">
</dataflow>
<dataflow id="199" from="add_ln180_1" to="indvar_flatten" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln0" to="indvar_flatten" fromId="103" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="202" from="StgValue_201" to="e" fromId="201" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln180" to="e" fromId="28" toId="30">
</dataflow>
<dataflow id="204" from="select_ln180_1" to="e" fromId="42" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln0" to="e" fromId="103" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="207" from="StgValue_206" to="ef" fromId="206" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln180" to="ef" fromId="28" toId="31">
</dataflow>
<dataflow id="209" from="add_ln181" to="ef" fromId="102" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln0" to="ef" fromId="103" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="211" from="indvar_flatten" to="add_ln180_1" fromId="29" toId="32">
</dataflow>
<dataflow id="213" from="StgValue_212" to="add_ln180_1" fromId="212" toId="32">
</dataflow>
<dataflow id="214" from="e" to="zext_ln180" fromId="30" toId="33">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl" fromId="215" toId="34">
</dataflow>
<dataflow id="217" from="e" to="p_shl" fromId="30" toId="34">
</dataflow>
<dataflow id="218" from="StgValue_206" to="p_shl" fromId="206" toId="34">
</dataflow>
<dataflow id="219" from="p_shl" to="p_shl_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="220" from="p_shl_cast" to="empty_61" fromId="35" toId="36">
</dataflow>
<dataflow id="221" from="zext_ln180" to="empty_61" fromId="33" toId="36">
</dataflow>
<dataflow id="222" from="indvar_flatten" to="icmp_ln180" fromId="29" toId="37">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln180" fromId="223" toId="37">
</dataflow>
<dataflow id="225" from="icmp_ln180" to="br_ln180" fromId="37" toId="38">
</dataflow>
<dataflow id="226" from="e" to="add_ln180" fromId="30" toId="39">
</dataflow>
<dataflow id="228" from="StgValue_227" to="add_ln180" fromId="227" toId="39">
</dataflow>
<dataflow id="229" from="ef" to="icmp_ln181" fromId="31" toId="40">
</dataflow>
<dataflow id="231" from="StgValue_230" to="icmp_ln181" fromId="230" toId="40">
</dataflow>
<dataflow id="232" from="icmp_ln181" to="select_ln180" fromId="40" toId="41">
</dataflow>
<dataflow id="233" from="StgValue_206" to="select_ln180" fromId="206" toId="41">
</dataflow>
<dataflow id="234" from="ef" to="select_ln180" fromId="31" toId="41">
</dataflow>
<dataflow id="235" from="icmp_ln181" to="select_ln180_1" fromId="40" toId="42">
</dataflow>
<dataflow id="236" from="add_ln180" to="select_ln180_1" fromId="39" toId="42">
</dataflow>
<dataflow id="237" from="e" to="select_ln180_1" fromId="30" toId="42">
</dataflow>
<dataflow id="238" from="add_ln180" to="zext_ln180_1" fromId="39" toId="43">
</dataflow>
<dataflow id="239" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl_mid1" fromId="215" toId="44">
</dataflow>
<dataflow id="240" from="add_ln180" to="p_shl_mid1" fromId="39" toId="44">
</dataflow>
<dataflow id="241" from="StgValue_206" to="p_shl_mid1" fromId="206" toId="44">
</dataflow>
<dataflow id="242" from="p_shl_mid1" to="p_shl_cast_mid1" fromId="44" toId="45">
</dataflow>
<dataflow id="243" from="p_shl_cast_mid1" to="p_mid1" fromId="45" toId="46">
</dataflow>
<dataflow id="244" from="zext_ln180_1" to="p_mid1" fromId="43" toId="46">
</dataflow>
<dataflow id="245" from="icmp_ln181" to="select_ln180_2" fromId="40" toId="47">
</dataflow>
<dataflow id="246" from="p_mid1" to="select_ln180_2" fromId="46" toId="47">
</dataflow>
<dataflow id="247" from="empty_61" to="select_ln180_2" fromId="36" toId="47">
</dataflow>
<dataflow id="248" from="select_ln180" to="zext_ln181" fromId="41" toId="48">
</dataflow>
<dataflow id="249" from="zext_ln181" to="add_ln182" fromId="48" toId="49">
</dataflow>
<dataflow id="250" from="select_ln180_2" to="add_ln182" fromId="47" toId="49">
</dataflow>
<dataflow id="251" from="add_ln182" to="sext_ln182" fromId="49" toId="50">
</dataflow>
<dataflow id="252" from="edge_attr" to="edge_attr_addr" fromId="132" toId="51">
</dataflow>
<dataflow id="253" from="StgValue_188" to="edge_attr_addr" fromId="188" toId="51">
</dataflow>
<dataflow id="254" from="sext_ln182" to="edge_attr_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="255" from="edge_attr_addr" to="e_f" fromId="51" toId="52">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="256" toId="54">
</dataflow>
<dataflow id="259" from="VITIS_LOOP_180_1_VITIS_LOOP_181_2_str" to="specloopname_ln0" fromId="258" toId="54">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecLoopTripCount" to="empty_65" fromId="179" toId="55">
</dataflow>
<dataflow id="262" from="StgValue_261" to="empty_65" fromId="261" toId="55">
</dataflow>
<dataflow id="263" from="StgValue_261" to="empty_65" fromId="261" toId="55">
</dataflow>
<dataflow id="264" from="StgValue_261" to="empty_65" fromId="261" toId="55">
</dataflow>
<dataflow id="265" from="select_ln180_1" to="zext_ln703" fromId="42" toId="56">
</dataflow>
<dataflow id="266" from="zext_ln703" to="mul_ln703" fromId="56" toId="57">
</dataflow>
<dataflow id="268" from="StgValue_267" to="mul_ln703" fromId="267" toId="57">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecLoopName" to="specloopname_ln181" fromId="256" toId="58">
</dataflow>
<dataflow id="271" from="empty_12" to="specloopname_ln181" fromId="270" toId="58">
</dataflow>
<dataflow id="272" from="edge_attr_addr" to="e_f" fromId="51" toId="59">
</dataflow>
<dataflow id="273" from="e_f" to="trunc_ln182" fromId="59" toId="60">
</dataflow>
<dataflow id="274" from="add_ln167" to="i" fromId="64" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="275" from="br_ln0" to="i" fromId="74" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="276" from="StgValue_206" to="i" fromId="206" toId="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="br_ln167" to="i" fromId="61" toId="62">
</dataflow>
<dataflow id="278" from="addr_2" to="addr" fromId="73" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln0" to="addr" fromId="74" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="280" from="StgValue_169" to="addr" fromId="169" toId="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln167" to="addr" fromId="61" toId="63">
</dataflow>
<dataflow id="282" from="i" to="add_ln167" fromId="62" toId="64">
</dataflow>
<dataflow id="284" from="StgValue_283" to="add_ln167" fromId="283" toId="64">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="165" toId="65">
</dataflow>
<dataflow id="286" from="StgValue_167" to="specpipeline_ln0" fromId="167" toId="65">
</dataflow>
<dataflow id="287" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="65">
</dataflow>
<dataflow id="288" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="65">
</dataflow>
<dataflow id="289" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="65">
</dataflow>
<dataflow id="290" from="p_str" to="specpipeline_ln0" fromId="174" toId="65">
</dataflow>
<dataflow id="291" from="i" to="icmp_ln167" fromId="62" toId="66">
</dataflow>
<dataflow id="292" from="select_ln180" to="icmp_ln167" fromId="41" toId="66">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="179" toId="67">
</dataflow>
<dataflow id="294" from="StgValue_188" to="empty_62" fromId="188" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_295" to="empty_62" fromId="295" toId="67">
</dataflow>
<dataflow id="297" from="StgValue_188" to="empty_62" fromId="188" toId="67">
</dataflow>
<dataflow id="298" from="icmp_ln167" to="br_ln167" fromId="66" toId="68">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecLoopName" to="specloopname_ln166" fromId="256" toId="69">
</dataflow>
<dataflow id="301" from="empty_26" to="specloopname_ln166" fromId="300" toId="69">
</dataflow>
<dataflow id="302" from="i" to="trunc_ln168" fromId="62" toId="70">
</dataflow>
<dataflow id="303" from="trunc_ln168" to="zext_ln168" fromId="70" toId="71">
</dataflow>
<dataflow id="305" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="merge_i" fromId="304" toId="72">
</dataflow>
<dataflow id="307" from="StgValue_306" to="merge_i" fromId="306" toId="72">
</dataflow>
<dataflow id="309" from="StgValue_308" to="merge_i" fromId="308" toId="72">
</dataflow>
<dataflow id="311" from="StgValue_310" to="merge_i" fromId="310" toId="72">
</dataflow>
<dataflow id="312" from="StgValue_310" to="merge_i" fromId="310" toId="72">
</dataflow>
<dataflow id="313" from="zext_ln168" to="merge_i" fromId="71" toId="72">
</dataflow>
<dataflow id="314" from="merge_i" to="addr_2" fromId="72" toId="73">
</dataflow>
<dataflow id="315" from="addr" to="addr_2" fromId="63" toId="73">
</dataflow>
<dataflow id="316" from="addr" to="empty_63" fromId="63" toId="75">
</dataflow>
<dataflow id="317" from="mul_i" to="tmp" fromId="27" toId="76">
</dataflow>
<dataflow id="318" from="empty_63" to="tmp" fromId="75" toId="76">
</dataflow>
<dataflow id="319" from="tmp" to="add5" fromId="76" toId="77">
</dataflow>
<dataflow id="320" from="trunc_ln182" to="add5" fromId="60" toId="77">
</dataflow>
<dataflow id="321" from="add5" to="zext_ln183" fromId="77" toId="78">
</dataflow>
<dataflow id="322" from="zext_ln183" to="mul_ln183" fromId="78" toId="79">
</dataflow>
<dataflow id="323" from="StgValue_267" to="mul_ln183" fromId="267" toId="79">
</dataflow>
<dataflow id="325" from="StgValue_324" to="dim" fromId="324" toId="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="br_ln183" to="dim" fromId="80" toId="81">
</dataflow>
<dataflow id="327" from="add_ln183" to="dim" fromId="82" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="328" from="br_ln0" to="dim" fromId="101" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="329" from="dim" to="add_ln183" fromId="81" toId="82">
</dataflow>
<dataflow id="331" from="StgValue_330" to="add_ln183" fromId="330" toId="82">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="165" toId="83">
</dataflow>
<dataflow id="333" from="StgValue_167" to="specpipeline_ln0" fromId="167" toId="83">
</dataflow>
<dataflow id="334" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="83">
</dataflow>
<dataflow id="335" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="83">
</dataflow>
<dataflow id="336" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="83">
</dataflow>
<dataflow id="337" from="p_str" to="specpipeline_ln0" fromId="174" toId="83">
</dataflow>
<dataflow id="338" from="dim" to="icmp_ln183" fromId="81" toId="84">
</dataflow>
<dataflow id="340" from="StgValue_339" to="icmp_ln183" fromId="339" toId="84">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="179" toId="85">
</dataflow>
<dataflow id="343" from="StgValue_342" to="empty_64" fromId="342" toId="85">
</dataflow>
<dataflow id="344" from="StgValue_342" to="empty_64" fromId="342" toId="85">
</dataflow>
<dataflow id="345" from="StgValue_342" to="empty_64" fromId="342" toId="85">
</dataflow>
<dataflow id="346" from="icmp_ln183" to="br_ln183" fromId="84" toId="86">
</dataflow>
<dataflow id="347" from="dim" to="zext_ln703_30" fromId="81" toId="87">
</dataflow>
<dataflow id="348" from="mul_ln703" to="add_ln703_38" fromId="57" toId="88">
</dataflow>
<dataflow id="349" from="zext_ln703_30" to="add_ln703_38" fromId="87" toId="88">
</dataflow>
<dataflow id="350" from="add_ln703_38" to="zext_ln703_31" fromId="88" toId="89">
</dataflow>
<dataflow id="351" from="edge_embedding_V" to="edge_embedding_V_addr_1" fromId="130" toId="90">
</dataflow>
<dataflow id="352" from="StgValue_188" to="edge_embedding_V_addr_1" fromId="188" toId="90">
</dataflow>
<dataflow id="353" from="zext_ln703_31" to="edge_embedding_V_addr_1" fromId="89" toId="90">
</dataflow>
<dataflow id="354" from="mul_ln183" to="add_ln186" fromId="79" toId="91">
</dataflow>
<dataflow id="355" from="zext_ln703_30" to="add_ln186" fromId="87" toId="91">
</dataflow>
<dataflow id="356" from="add_ln186" to="zext_ln186" fromId="91" toId="92">
</dataflow>
<dataflow id="357" from="edge_embedding_table_V" to="edge_embedding_table_V_addr" fromId="131" toId="93">
</dataflow>
<dataflow id="358" from="StgValue_188" to="edge_embedding_table_V_addr" fromId="188" toId="93">
</dataflow>
<dataflow id="359" from="zext_ln186" to="edge_embedding_table_V_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="360" from="edge_embedding_table_V_addr" to="emb_value_V" fromId="93" toId="94">
</dataflow>
<dataflow id="361" from="edge_embedding_V_addr_1" to="edge_embedding_V_load" fromId="90" toId="95">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecLoopName" to="specloopname_ln183" fromId="256" toId="96">
</dataflow>
<dataflow id="364" from="empty_14" to="specloopname_ln183" fromId="363" toId="96">
</dataflow>
<dataflow id="365" from="edge_embedding_table_V_addr" to="emb_value_V" fromId="93" toId="97">
</dataflow>
<dataflow id="366" from="edge_embedding_V_addr_1" to="edge_embedding_V_load" fromId="90" toId="98">
</dataflow>
<dataflow id="367" from="edge_embedding_V_load" to="add_ln703" fromId="98" toId="99">
</dataflow>
<dataflow id="368" from="emb_value_V" to="add_ln703" fromId="97" toId="99">
</dataflow>
<dataflow id="369" from="add_ln703" to="store_ln703" fromId="99" toId="100">
</dataflow>
<dataflow id="370" from="edge_embedding_V_addr_1" to="store_ln703" fromId="90" toId="100">
</dataflow>
<dataflow id="371" from="select_ln180" to="add_ln181" fromId="41" toId="102">
</dataflow>
<dataflow id="372" from="StgValue_283" to="add_ln181" fromId="283" toId="102">
</dataflow>
<dataflow id="373" from="exitcond537" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="374" from="icmp_ln180" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="375" from="icmp_ln167" to="StgValue_6" fromId="66" toId="6">
</dataflow>
<dataflow id="376" from="icmp_ln183" to="StgValue_8" fromId="84" toId="8">
</dataflow>
<dataflow id="377" from="icmp_ln183" to="StgValue_9" fromId="84" toId="9">
</dataflow>
</dataflows>


</stg>
