

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Mar 13 20:24:06 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        fir_prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   88|   88|         8|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|      90|     42|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     111|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      8|     201|    199|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |fir_mul_32s_32s_32_6_U1  |fir_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |fir_mul_32s_32s_32_6_U2  |fir_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      8|  90|  42|
    +-------------------------+----------------------+---------+-------+----+----+

    * Memory: 
    +-------------+---------------+---------+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        1|    11|   32|     1|          352|
    +-------------+---------------+---------+------+-----+------+-------------+
    |Total        |               |        1|    11|   32|     1|          352|
    +-------------+---------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_189_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_178_p2    |     +    |      0|  0|   5|           5|           2|
    |tmp_3_fu_156_p2  |     +    |      0|  0|   4|           4|           2|
    |ap_sig_bdd_63    |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_146_p2  |   icmp   |      0|  0|   5|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  48|          47|          38|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_99          |  32|          2|   32|         64|
    |c_address0          |   4|          3|    4|         12|
    |i_reg_112           |   5|          2|    5|         10|
    |p_pn_reg_124        |  32|          2|   32|         64|
    |shift_reg_address0  |   4|          4|    4|         16|
    |shift_reg_d0        |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 109|         16|  109|        262|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+-----+-----------+
    |      Name      | FF | Bits| Const Bits|
    +----------------+----+-----+-----------+
    |acc_reg_99      |  32|   32|          0|
    |ap_CS_fsm       |   4|    4|          0|
    |c_addr_reg_201  |   0|    4|          4|
    |i_1_reg_248     |   5|    5|          0|
    |i_reg_112       |   5|    5|          0|
    |p_pn_reg_124    |  32|   32|          0|
    |tmp_1_reg_209   |   1|    1|          0|
    |tmp_5_reg_218   |  32|   64|         32|
    +----------------+----+-----+-----------+
    |Total           | 111|  147|         36|
    +----------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
	9  / (!tmp & tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	14  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	8  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !6

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !12

ST_1: x_read [1/1] 0.00ns
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: c_addr [1/1] 0.00ns
:4  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 0

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: stg_21 [1/1] 1.57ns
:6  br label %1


 <State 2>: 3.19ns
ST_2: acc [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i5 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %tmp, label %6, label %2

ST_2: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 1.91ns
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: stg_30 [1/1] 0.00ns
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = trunc i5 %i to i4

ST_2: tmp_3 [1/1] 0.80ns
:1  %tmp_3 = add i4 %tmp_7, -1

ST_2: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i4 %tmp_3 to i64

ST_2: shift_reg_addr [1/1] 0.00ns
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_2: shift_reg_load [2/2] 2.39ns
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

ST_2: tmp_5 [1/1] 0.00ns
:5  %tmp_5 = zext i32 %i_cast to i64

ST_2: c_addr_1 [1/1] 0.00ns
:8  %c_addr_1 = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

ST_2: c_load_1 [2/2] 2.39ns
:9  %c_load_1 = load i32* %c_addr_1, align 4

ST_2: c_load [2/2] 2.39ns
:0  %c_load = load i32* %c_addr, align 4

ST_2: stg_40 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

ST_2: stg_41 [1/1] 0.00ns
:1  ret void


 <State 3>: 8.47ns
ST_3: shift_reg_load [1/2] 2.39ns
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

ST_3: shift_reg_addr_1 [1/1] 0.00ns
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_5

ST_3: stg_44 [1/1] 2.39ns
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

ST_3: c_load_1 [1/2] 2.39ns
:9  %c_load_1 = load i32* %c_addr_1, align 4

ST_3: tmp_6 [6/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load


 <State 4>: 6.08ns
ST_4: tmp_6 [5/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load


 <State 5>: 6.08ns
ST_5: tmp_6 [4/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load


 <State 6>: 6.08ns
ST_6: tmp_6 [3/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load


 <State 7>: 6.08ns
ST_7: tmp_6 [2/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load


 <State 8>: 7.66ns
ST_8: tmp_6 [1/6] 6.08ns
:10  %tmp_6 = mul nsw i32 %c_load_1, %shift_reg_load

ST_8: stg_52 [1/1] 1.57ns
:11  br label %5

ST_8: tmp_2 [1/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read

ST_8: stg_54 [1/1] 1.57ns
:3  br label %5

ST_8: i_1 [1/1] 1.72ns
:2  %i_1 = add i5 %i, -1


 <State 9>: 8.47ns
ST_9: c_load [1/2] 2.39ns
:0  %c_load = load i32* %c_addr, align 4

ST_9: tmp_2 [6/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read

ST_9: stg_58 [1/1] 2.39ns
:2  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16


 <State 10>: 6.08ns
ST_10: tmp_2 [5/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read


 <State 11>: 6.08ns
ST_11: tmp_2 [4/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read


 <State 12>: 6.08ns
ST_12: tmp_2 [3/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read


 <State 13>: 6.08ns
ST_13: tmp_2 [2/6] 6.08ns
:1  %tmp_2 = mul nsw i32 %c_load, %x_read


 <State 14>: 2.44ns
ST_14: p_pn [1/1] 0.00ns
:0  %p_pn = phi i32 [ %tmp_2, %3 ], [ %tmp_6, %4 ]

ST_14: acc_1 [1/1] 2.44ns
:1  %acc_1 = add nsw i32 %p_pn, %acc

ST_14: stg_65 [1/1] 0.00ns
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x32e4f10; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x33abd40; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x33549a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3319100; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15           (specbitsmap      ) [ 000000000000000]
stg_16           (specbitsmap      ) [ 000000000000000]
stg_17           (specbitsmap      ) [ 000000000000000]
x_read           (read             ) [ 001111111111111]
c_addr           (getelementptr    ) [ 001111111111111]
stg_20           (spectopmodule    ) [ 000000000000000]
stg_21           (br               ) [ 011111111111111]
acc              (phi              ) [ 001111111111111]
i                (phi              ) [ 001111111111110]
i_cast           (sext             ) [ 000000000000000]
tmp              (bitselect        ) [ 001111111111111]
empty            (speclooptripcount) [ 000000000000000]
stg_27           (br               ) [ 000000000000000]
stg_28           (specloopname     ) [ 000000000000000]
tmp_1            (icmp             ) [ 001111111111111]
stg_30           (br               ) [ 000000000000000]
tmp_7            (trunc            ) [ 000000000000000]
tmp_3            (add              ) [ 000000000000000]
tmp_4            (zext             ) [ 000000000000000]
shift_reg_addr   (getelementptr    ) [ 000100000000000]
tmp_5            (zext             ) [ 000100000000000]
c_addr_1         (getelementptr    ) [ 000100000000000]
stg_40           (write            ) [ 000000000000000]
stg_41           (ret              ) [ 000000000000000]
shift_reg_load   (load             ) [ 001011111111111]
shift_reg_addr_1 (getelementptr    ) [ 000000000000000]
stg_44           (store            ) [ 000000000000000]
c_load_1         (load             ) [ 001011111111111]
tmp_6            (mul              ) [ 001111111111111]
stg_52           (br               ) [ 001111111111111]
tmp_2            (mul              ) [ 001111111111111]
stg_54           (br               ) [ 001111111111111]
i_1              (add              ) [ 011000000000001]
c_load           (load             ) [ 001111111011111]
stg_58           (store            ) [ 000000000000000]
p_pn             (phi              ) [ 000000000000001]
acc_1            (add              ) [ 011111111111111]
stg_65           (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_40_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_40/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="c_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="shift_reg_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/2 stg_44/3 stg_58/9 "/>
</bind>
</comp>

<comp id="77" class="1004" name="c_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load_1/2 c_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shift_reg_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="1"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="acc_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="acc_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="5" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_pn_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_pn_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="6"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="acc_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="7"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/14 "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="c_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="6"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="shift_reg_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_5_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="c_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="shift_reg_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="233" class="1005" name="c_load_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_6_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="c_load_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="acc_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="76"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="72" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="111"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="137"><net_src comp="116" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="116" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="116" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="116" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="170"><net_src comp="134" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="176"><net_src comp="84" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="72" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="112" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="84" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="127" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="99" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="44" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="204"><net_src comp="57" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="212"><net_src comp="146" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="65" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="221"><net_src comp="167" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="226"><net_src comp="77" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="231"><net_src comp="72" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="236"><net_src comp="84" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="241"><net_src comp="172" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="246"><net_src comp="184" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="251"><net_src comp="178" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="256"><net_src comp="84" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="261"><net_src comp="189" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		stg_27 : 2
		tmp_1 : 1
		stg_30 : 2
		tmp_7 : 1
		tmp_3 : 2
		tmp_4 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		tmp_5 : 2
		c_addr_1 : 3
		c_load_1 : 4
		stg_40 : 1
	State 3
		stg_44 : 1
		tmp_6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_2 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		acc_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_172     |    4    |    45   |    21   |
|          |     grp_fu_184     |    4    |    45   |    21   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_156    |    0    |    0    |    4    |
|    add   |     i_1_fu_178     |    0    |    0    |    5    |
|          |    acc_1_fu_189    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|   icmp   |    tmp_1_fu_146    |    0    |    0    |    5    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_44 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_40_write_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    i_cast_fu_134   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_138     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_7_fu_152    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_4_fu_162    |    0    |    0    |    0    |
|          |    tmp_5_fu_167    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    8    |    90   |    88   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|shift_reg|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_258    |   32   |
|      acc_reg_99      |   32   |
|   c_addr_1_reg_223   |    4   |
|    c_addr_reg_201    |    4   |
|   c_load_1_reg_233   |   32   |
|    c_load_reg_253    |   32   |
|      i_1_reg_248     |    5   |
|       i_reg_112      |    5   |
|     p_pn_reg_124     |   32   |
|shift_reg_addr_reg_213|    4   |
|shift_reg_load_reg_228|   32   |
|     tmp_1_reg_209    |    1   |
|     tmp_2_reg_243    |   32   |
|     tmp_5_reg_218    |   64   |
|     tmp_6_reg_238    |   32   |
|    x_read_reg_195    |   32   |
+----------------------+--------+
|         Total        |   375  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_72 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_84 |  p0  |   3  |   4  |   12   ||    4    |
|    acc_reg_99    |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_112    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_172    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_172    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_184    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   358  || 12.0652 ||   173   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   90   |   88   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   173  |
|  Register |    -   |    -   |    -   |   375  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   12   |   465  |   261  |
+-----------+--------+--------+--------+--------+--------+
