

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 31 13:49:10 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15691|  62731|  15691|  62731|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15689|  62729|        15|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 23 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_55 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %empty_55 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 29 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 30 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.49ns)   --->   "%mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 31 'mul' 'mul_ln4' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 33 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 35 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 36 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_13, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 38 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 42 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 43 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.74ns)   --->   "%mul_ln40 = mul i9 %zext_ln48_1, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 44 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.78ns)   --->   "%mul_ln48 = mul i9 %zext_ln48_1, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 45 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 46 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 47 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 48 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %out_d to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %out_d to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_2, %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_1, i8 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 55 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 56 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 58 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 59 'add' 'tmp_0_0' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%tmp11 = add i9 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 60 'add' 'tmp11' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 61 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 64 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %select_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln24_1 = add i8 2, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln24_2 = add i8 3, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (3.74ns)   --->   "%mul_ln40_1 = mul i9 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 70 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (3.78ns)   --->   "%mul_ln48_1 = mul i9 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 71 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.36ns)   --->   "%icmp_ln33_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 72 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln23 & !icmp_ln32)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'select' 'select_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 74 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_57 = or i1 %select_ln24_7, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'or' 'empty_57' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_57, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 77 'add' 'add_ln32_1' <Predicate = (!icmp_ln23 & !icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 78 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 78 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 1, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i8 %add_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'getelementptr' 'kernel_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %add_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'getelementptr' 'kernel_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 86 [1/1] (1.91ns)   --->   "%add_ln24_3 = add i8 4, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'select' 'select_ln24_3' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'select' 'select_ln24_4' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 89 'select' 'select_ln24_5' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'select' 'select_ln24_6' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 91 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 92 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.82ns)   --->   "%tmp10_1_0_mid2_v_v = add i9 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 95 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_7, i9 %tmp11_mid1, i9 %select_ln24_6" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.35>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 97 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 98 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 99 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 100 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 101 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 101 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %add_ln24_3 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 102 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 103 'getelementptr' 'kernel_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln24_4 = add i8 5, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln24_5 = add i8 6, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 106 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (4.35ns)   --->   "%tmp10_0_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 108 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (4.35ns)   --->   "%tmp10_1_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 110 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.82ns)   --->   "%tmp10_2_0_mid2_v_v = add i9 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 111 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 113 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i8 %add_ln24_4 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 115 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i8 %add_ln24_5 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 117 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 118 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 119 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln24_6 = add i8 7, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 120 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.91ns)   --->   "%add_ln24_7 = add i8 8, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 121 'add' 'add_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.21ns)   --->   "%select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 122 'select' 'select_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 123 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (4.35ns)   --->   "%tmp10_2_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 124 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %zext_ln40_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln40_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'add' 'add_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i5 %add_ln40_3 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln40_4 = add i14 %tmp10_0_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'add' 'add_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.68ns)   --->   "%select_ln32_13 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 130 'select' 'select_ln32_13' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.59>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 131 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 132 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i8 %add_ln24_6 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 134 'getelementptr' 'kernel_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 135 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i8 %add_ln24_7 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 137 'getelementptr' 'kernel_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 138 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 138 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 139 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 139 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i14 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 142 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 143 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.81ns)   --->   "%add_ln40_2 = add i14 %tmp10_0_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'add' 'add_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i14 %add_ln40_4 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 149 [1/1] (1.81ns)   --->   "%add_ln40_5 = add i14 %zext_ln40_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'add' 'add_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 150 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 150 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 151 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 151 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i5 %select_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 152 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 153 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 154 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 154 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 155 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i14 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 156 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 157 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i14 %add_ln40_2 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 160 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i14 %add_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 165 [1/1] (1.81ns)   --->   "%add_ln40_6 = add i14 %tmp10_1_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'add' 'add_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln40_7 = add i14 %tmp10_1_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'add' 'add_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.81ns)   --->   "%add_ln40_8 = add i14 %zext_ln40_1, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'add' 'add_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (1.81ns)   --->   "%add_ln40_9 = add i14 %tmp10_2_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 168 'add' 'add_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.81ns)   --->   "%add_ln40_10 = add i14 %tmp10_2_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 169 'add' 'add_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i14 %zext_ln40_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 170 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 171 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 172 'sext' 'sext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 173 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i30 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i30 %sext_ln40_2, %sext_ln24_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i14 %add_ln40_6 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 182 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i14 %add_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 186 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 187 'sext' 'sext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 188 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i30 %sext_ln40_1, %sext_ln24_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 191 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i30 %sext_ln40_3, %sext_ln24_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 194 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 195 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i14 %add_ln40_8 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 197 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i14 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 201 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 202 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 202 'add' 'add_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 203 'sext' 'sext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 204 'sext' 'sext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 205 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i30 %sext_ln40_4, %sext_ln24_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i30 %sext_ln40_5, %sext_ln24_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 211 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 212 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i14 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 215 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 215 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln48_2 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 216 'add' 'add_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 217 'sext' 'sext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 218 'sext' 'sext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 221 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i30 %sext_ln40_6, %sext_ln24_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 223 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln40_7, %sext_ln24_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 224 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i16 %trunc_ln48_s, %add_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 226 'add' 'add_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 227 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_4 = add i16 %add_ln48_1, %add_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 227 'add' 'add_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 228 [1/1] (2.07ns)   --->   "%add_ln48_5 = add i16 %trunc_ln48_4, %trunc_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 228 'add' 'add_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 229 'sext' 'sext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 230 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 231 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 232 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_8, %sext_ln24_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 233 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_7, %trunc_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 235 'add' 'add_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 236 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_7 = add i16 %trunc_ln48_5, %add_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 236 'add' 'add_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_5, %add_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 237 'add' 'add_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 238 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_9 = add i16 %add_ln48_4, %add_ln48_8" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 238 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 240 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 241 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str430)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 242 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str127) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 243 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i14 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 244 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 245 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (3.25ns)   --->   "store i16 %add_ln48_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 246 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str430, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 247 'specregionend' 'empty_58' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 248 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 249 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 000000000000000000]
output_height_read   (read             ) [ 000000000000000000]
input_width_read     (read             ) [ 000000000000000000]
input_height_read    (read             ) [ 000000000000000000]
sext_ln4             (sext             ) [ 000000000000000000]
zext_ln40            (zext             ) [ 001111111111111110]
zext_ln40_1_cast14   (zext             ) [ 001111111111111110]
zext_ln48            (zext             ) [ 001111111111111110]
zext_ln48_1_cast     (zext             ) [ 001111111111111110]
empty                (trunc            ) [ 001111111111111110]
empty_55             (trunc            ) [ 000000000000000000]
zext_ln4             (zext             ) [ 000000000000000000]
zext_ln4_1           (zext             ) [ 000000000000000000]
mul_ln4              (mul              ) [ 001111111111111110]
tmp_1                (bitconcatenate   ) [ 001111111111111110]
icmp_ln33            (icmp             ) [ 001111111111111110]
br_ln23              (br               ) [ 011111111111111110]
indvar_flatten48     (phi              ) [ 001100000000000000]
out_d_0              (phi              ) [ 001111100000000000]
indvar_flatten       (phi              ) [ 001100000000000000]
zext_ln48_1          (zext             ) [ 000000000000000000]
zext_ln27            (zext             ) [ 000000000000000000]
trunc_ln27           (trunc            ) [ 000000000000000000]
shl_ln               (bitconcatenate   ) [ 000000000000000000]
zext_ln27_1          (zext             ) [ 000000000000000000]
add_ln27             (add              ) [ 000000000000000000]
mul_ln40             (mul              ) [ 000110000000000000]
mul_ln48             (mul              ) [ 000110000000000000]
icmp_ln23            (icmp             ) [ 001111111111111110]
out_d                (add              ) [ 000111100000000000]
icmp_ln32            (icmp             ) [ 000111100000000000]
zext_ln27_2          (zext             ) [ 000000000000000000]
trunc_ln27_1         (trunc            ) [ 000000000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 000000000000000000]
zext_ln27_3          (zext             ) [ 000000000000000000]
add_ln27_1           (add              ) [ 000000000000000000]
select_ln24_1        (select           ) [ 000111100000000000]
out_h_0              (phi              ) [ 001100000000000000]
out_w_0              (phi              ) [ 001100000000000000]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
zext_ln40_2_cast     (zext             ) [ 000000000000000000]
tmp_0_0              (add              ) [ 000010000000000000]
tmp11                (add              ) [ 000010000000000000]
add_ln23             (add              ) [ 011111111111111110]
br_ln23              (br               ) [ 000000000000000000]
select_ln24          (select           ) [ 001011110000000000]
zext_ln48_2          (zext             ) [ 000000000000000000]
zext_ln24            (zext             ) [ 000000000000000000]
kernel_addr          (getelementptr    ) [ 000010000000000000]
add_ln24_1           (add              ) [ 000010000000000000]
add_ln24_2           (add              ) [ 000010000000000000]
mul_ln40_1           (mul              ) [ 000010000000000000]
mul_ln48_1           (mul              ) [ 000010000000000000]
icmp_ln33_1          (icmp             ) [ 000000000000000000]
select_ln24_7        (select           ) [ 001011110000000000]
out_h                (add              ) [ 001011110000000000]
empty_57             (or               ) [ 000000000000000000]
out_w_0_mid2         (select           ) [ 001011110000000000]
add_ln32_1           (add              ) [ 000011100000000000]
kernel_load          (load             ) [ 001111111100000000]
add_ln24             (add              ) [ 000001000000000000]
zext_ln24_2          (zext             ) [ 000000000000000000]
kernel_addr_2        (getelementptr    ) [ 000001000000000000]
zext_ln24_3          (zext             ) [ 000000000000000000]
kernel_addr_3        (getelementptr    ) [ 000001000000000000]
add_ln24_3           (add              ) [ 000001000000000000]
select_ln24_3        (select           ) [ 000000000000000000]
select_ln24_4        (select           ) [ 000000000000000000]
select_ln24_5        (select           ) [ 000000000000000000]
select_ln24_6        (select           ) [ 000000000000000000]
zext_ln40_2_cast_mid (zext             ) [ 000000000000000000]
tmp_0_0_mid1         (add              ) [ 000000000000000000]
tmp10_0_0_mid2_v_v   (select           ) [ 000001000000000000]
tmp10_1_0_mid2_v_v   (add              ) [ 000001000000000000]
tmp11_mid1           (add              ) [ 000000000000000000]
tmp12_mid2_v_v       (select           ) [ 001101111000000000]
zext_ln24_1          (zext             ) [ 000000000000000000]
kernel_addr_1        (getelementptr    ) [ 000000100000000000]
kernel_load_2        (load             ) [ 001110111100000000]
kernel_load_3        (load             ) [ 001111111110000000]
zext_ln24_4          (zext             ) [ 000000000000000000]
kernel_addr_4        (getelementptr    ) [ 000000100000000000]
add_ln24_4           (add              ) [ 000000100000000000]
add_ln24_5           (add              ) [ 000000100000000000]
tmp10_0_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_0_0_mid2       (mul              ) [ 001000110000000000]
tmp10_1_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_1_0_mid2       (mul              ) [ 001100111000000000]
tmp10_2_0_mid2_v_v   (add              ) [ 000000100000000000]
kernel_load_1        (load             ) [ 001111011110000000]
kernel_load_4        (load             ) [ 001111111111000000]
zext_ln24_5          (zext             ) [ 000000000000000000]
kernel_addr_5        (getelementptr    ) [ 001000010000000000]
zext_ln24_6          (zext             ) [ 000000000000000000]
kernel_addr_6        (getelementptr    ) [ 001000010000000000]
add_ln24_6           (add              ) [ 001000010000000000]
add_ln24_7           (add              ) [ 001000010000000000]
select_ln24_2        (select           ) [ 011111111111111110]
tmp10_2_0_mid2_v     (zext             ) [ 000000000000000000]
tmp10_2_0_mid2       (mul              ) [ 001100011000000000]
zext_ln40_1          (zext             ) [ 001100011000000000]
add_ln40             (add              ) [ 001000010000000000]
add_ln40_3           (add              ) [ 000000000000000000]
zext_ln40_5          (zext             ) [ 001100011000000000]
add_ln40_4           (add              ) [ 001000010000000000]
select_ln32_13       (select           ) [ 011111111111111110]
kernel_load_5        (load             ) [ 000111101111000000]
kernel_load_6        (load             ) [ 001111101111100000]
zext_ln24_7          (zext             ) [ 000000000000000000]
kernel_addr_7        (getelementptr    ) [ 000100001000000000]
zext_ln24_8          (zext             ) [ 000000000000000000]
kernel_addr_8        (getelementptr    ) [ 000100001000000000]
select_ln32          (select           ) [ 011111101111111110]
zext_ln40_2          (zext             ) [ 000000000000000000]
input_addr           (getelementptr    ) [ 000100001000000000]
out_w                (add              ) [ 011111101111111110]
zext_ln40_3          (zext             ) [ 000100001000000000]
add_ln40_2           (add              ) [ 000100001000000000]
zext_ln40_6          (zext             ) [ 000000000000000000]
input_addr_8         (getelementptr    ) [ 000100001000000000]
add_ln40_5           (add              ) [ 000100001000000000]
kernel_load_7        (load             ) [ 001011100111100000]
kernel_load_8        (load             ) [ 001111100111110000]
zext_ln24_9          (zext             ) [ 000000000000000000]
bias_addr            (getelementptr    ) [ 000010000100000000]
tmp12_mid2_v         (zext             ) [ 000000000000000000]
tmp12_mid2           (mul              ) [ 000000000000000000]
input_load           (load             ) [ 000010000100000000]
zext_ln40_4          (zext             ) [ 000000000000000000]
input_addr_7         (getelementptr    ) [ 000010000100000000]
input_load_8         (load             ) [ 000010000100000000]
zext_ln40_7          (zext             ) [ 000000000000000000]
input_addr_9         (getelementptr    ) [ 000010000100000000]
add_ln40_6           (add              ) [ 000010000100000000]
add_ln40_7           (add              ) [ 000010000100000000]
add_ln40_8           (add              ) [ 000011000110000000]
add_ln40_9           (add              ) [ 000011000110000000]
add_ln40_10          (add              ) [ 000011100111000000]
add_ln48             (add              ) [ 001111100111111110]
sext_ln24            (sext             ) [ 000000000000000000]
sext_ln24_2          (sext             ) [ 000000000000000000]
bias_load            (load             ) [ 000001000010000000]
sext_ln40            (sext             ) [ 000000000000000000]
mul_ln40_2           (mul              ) [ 000001000010000000]
input_load_7         (load             ) [ 000001000010000000]
sext_ln40_2          (sext             ) [ 000000000000000000]
mul_ln40_4           (mul              ) [ 000001000010000000]
input_load_9         (load             ) [ 000001000010000000]
zext_ln40_8          (zext             ) [ 000000000000000000]
input_addr_10        (getelementptr    ) [ 000001000010000000]
zext_ln40_9          (zext             ) [ 000000000000000000]
input_addr_11        (getelementptr    ) [ 000001000010000000]
sext_ln24_1          (sext             ) [ 000000000000000000]
sext_ln24_3          (sext             ) [ 000000000000000000]
trunc_ln             (partselect       ) [ 000000000000000000]
sext_ln40_1          (sext             ) [ 000000000000000000]
mul_ln40_3           (mul              ) [ 000000100001000000]
trunc_ln48_1         (partselect       ) [ 000000100001000000]
sext_ln40_3          (sext             ) [ 000000000000000000]
mul_ln40_5           (mul              ) [ 000000100001000000]
input_load_10        (load             ) [ 000000100001000000]
input_load_11        (load             ) [ 000000100001000000]
zext_ln40_10         (zext             ) [ 000000000000000000]
input_addr_12        (getelementptr    ) [ 000000100001000000]
zext_ln40_11         (zext             ) [ 000000000000000000]
input_addr_13        (getelementptr    ) [ 000000100001000000]
add_ln48_1           (add              ) [ 001000100001100000]
sext_ln24_4          (sext             ) [ 000000000000000000]
sext_ln24_5          (sext             ) [ 000000000000000000]
trunc_ln48_s         (partselect       ) [ 001000000000100000]
trunc_ln48_2         (partselect       ) [ 000000000000000000]
sext_ln40_4          (sext             ) [ 000000000000000000]
mul_ln40_6           (mul              ) [ 001000000000100000]
sext_ln40_5          (sext             ) [ 000000000000000000]
mul_ln40_7           (mul              ) [ 001000000000100000]
input_load_12        (load             ) [ 001000000000100000]
input_load_13        (load             ) [ 001000000000100000]
zext_ln40_12         (zext             ) [ 000000000000000000]
input_addr_14        (getelementptr    ) [ 001000000000100000]
add_ln48_2           (add              ) [ 001000000000100000]
sext_ln24_6          (sext             ) [ 000000000000000000]
sext_ln24_7          (sext             ) [ 000000000000000000]
trunc_ln48_3         (partselect       ) [ 000000000000000000]
trunc_ln48_4         (partselect       ) [ 000000000000000000]
sext_ln40_6          (sext             ) [ 000000000000000000]
mul_ln40_8           (mul              ) [ 000100000000010000]
sext_ln40_7          (sext             ) [ 000000000000000000]
mul_ln40_9           (mul              ) [ 000100000000010000]
input_load_14        (load             ) [ 000100000000010000]
add_ln48_3           (add              ) [ 000000000000000000]
add_ln48_4           (add              ) [ 000111000000011100]
add_ln48_5           (add              ) [ 000111000000011100]
sext_ln24_8          (sext             ) [ 000000000000000000]
trunc_ln48_5         (partselect       ) [ 000010000000001000]
trunc_ln48_6         (partselect       ) [ 000010000000001000]
sext_ln40_8          (sext             ) [ 000000000000000000]
mul_ln40_10          (mul              ) [ 000010000000001000]
trunc_ln48_7         (partselect       ) [ 000000000000000000]
add_ln48_6           (add              ) [ 000000000000000000]
add_ln48_7           (add              ) [ 000001000000000100]
add_ln48_8           (add              ) [ 000000000000000000]
add_ln48_9           (add              ) [ 000000100000000010]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
empty_56             (speclooptripcount) [ 000000000000000000]
specpipeline_ln24    (specpipeline     ) [ 000000000000000000]
tmp_s                (specregionbegin  ) [ 000000000000000000]
specpipeline_ln34    (specpipeline     ) [ 000000000000000000]
zext_ln48_3          (zext             ) [ 000000000000000000]
output_addr          (getelementptr    ) [ 000000000000000000]
store_ln48           (store            ) [ 000000000000000000]
empty_58             (specregionend    ) [ 000000000000000000]
br_ln33              (br               ) [ 011111111111111110]
ret_ln0              (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str430"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="output_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_height_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="4"/>
<pin id="139" dir="1" index="7" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 kernel_load_2/4 kernel_load_3/4 kernel_load_1/5 kernel_load_4/5 kernel_load_5/6 kernel_load_6/6 kernel_load_7/7 kernel_load_8/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="kernel_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="kernel_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="kernel_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="kernel_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="kernel_addr_5_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="kernel_addr_6_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="kernel_addr_7_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="kernel_addr_8_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="input_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="14" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="1"/>
<pin id="220" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 input_load_8/7 input_load_7/8 input_load_9/8 input_load_10/9 input_load_11/9 input_load_12/10 input_load_13/10 input_load_14/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="input_addr_8_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="14" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bias_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="input_addr_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="14" slack="0"/>
<pin id="239" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="input_addr_9_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="14" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_addr_10_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="14" slack="0"/>
<pin id="255" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="input_addr_11_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="14" slack="0"/>
<pin id="263" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_addr_12_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="14" slack="0"/>
<pin id="271" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_addr_13_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="14" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="input_addr_14_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="14" slack="0"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="output_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="14" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/16 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln48_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/16 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten48_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="1"/>
<pin id="306" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten48_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="14" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="out_d_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_d_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="5" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="10" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="out_h_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="2"/>
<pin id="342" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="out_h_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="5" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="out_w_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="2"/>
<pin id="353" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="out_w_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="5" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_7 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_8 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln40_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln40_1_cast14_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast14/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln48_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln48_1_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1_cast/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="empty_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="empty_55_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_55/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln4_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln33_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln48_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln27_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln27_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln27_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln27_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mul_ln40_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="1"/>
<pin id="459" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="mul_ln48_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="1"/>
<pin id="464" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln23_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="out_d_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln32_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln27_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln27_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln27_mid1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln27_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln27_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln24_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="0" index="2" bw="8" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln40_2_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_0_0_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="9" slack="1"/>
<pin id="523" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp11_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="1"/>
<pin id="528" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln23_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="14" slack="1"/>
<pin id="533" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln24_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln48_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln24_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln24_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="1"/>
<pin id="553" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln24_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="1"/>
<pin id="558" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mul_ln40_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="2"/>
<pin id="563" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mul_ln48_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="2"/>
<pin id="568" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_1/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln33_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="2"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln24_7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="1" slack="2"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="out_h_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_57_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="1"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_57/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="out_w_0_mid2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln32_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="10" slack="1"/>
<pin id="603" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln24_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="2"/>
<pin id="609" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln24_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln24_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln24_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="2"/>
<pin id="622" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln24_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="2"/>
<pin id="626" dir="0" index="1" bw="9" slack="1"/>
<pin id="627" dir="0" index="2" bw="9" slack="2"/>
<pin id="628" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln24_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="0" index="1" bw="9" slack="1"/>
<pin id="632" dir="0" index="2" bw="9" slack="2"/>
<pin id="633" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln24_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="2"/>
<pin id="636" dir="0" index="1" bw="9" slack="1"/>
<pin id="637" dir="0" index="2" bw="9" slack="1"/>
<pin id="638" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_5/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln24_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="2"/>
<pin id="641" dir="0" index="1" bw="9" slack="1"/>
<pin id="642" dir="0" index="2" bw="9" slack="1"/>
<pin id="643" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln40_2_cast_mid_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast_mid/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_0_0_mid1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="9" slack="0"/>
<pin id="650" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp10_0_0_mid2_v_v_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="9" slack="0"/>
<pin id="656" dir="0" index="2" bw="9" slack="0"/>
<pin id="657" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp10_1_0_mid2_v_v_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="9" slack="0"/>
<pin id="663" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp11_mid1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp12_mid2_v_v_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="9" slack="0"/>
<pin id="675" dir="0" index="2" bw="9" slack="0"/>
<pin id="676" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln24_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln24_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln24_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="3"/>
<pin id="690" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln24_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="3"/>
<pin id="695" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp10_0_0_mid2_v_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="1"/>
<pin id="699" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp10_0_0_mid2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="4"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp10_1_0_mid2_v_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="1"/>
<pin id="707" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp10_1_0_mid2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="4"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp10_2_0_mid2_v_v_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="9" slack="1"/>
<pin id="716" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln24_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln24_6_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln24_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="4"/>
<pin id="729" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln24_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="4"/>
<pin id="734" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln24_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="4"/>
<pin id="738" dir="0" index="1" bw="5" slack="4"/>
<pin id="739" dir="0" index="2" bw="5" slack="4"/>
<pin id="740" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp10_2_0_mid2_v_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="1"/>
<pin id="744" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp10_2_0_mid2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="5"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln40_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="3"/>
<pin id="752" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln40_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="14" slack="1"/>
<pin id="756" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln40_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="0" index="1" bw="5" slack="3"/>
<pin id="761" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln40_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln40_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="14" slack="1"/>
<pin id="769" dir="0" index="1" bw="5" slack="0"/>
<pin id="770" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="select_ln32_13_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="0" index="2" bw="10" slack="3"/>
<pin id="776" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_13/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln24_7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln24_8_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln32_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="4"/>
<pin id="788" dir="0" index="1" bw="5" slack="4"/>
<pin id="789" dir="0" index="2" bw="5" slack="4"/>
<pin id="790" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln40_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="out_w_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="4"/>
<pin id="798" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln40_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="5" slack="0"/>
<pin id="802" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln40_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="2"/>
<pin id="806" dir="0" index="1" bw="5" slack="0"/>
<pin id="807" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln40_6_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="14" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/7 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln40_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="1"/>
<pin id="815" dir="0" index="1" bw="14" slack="2"/>
<pin id="816" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln24_9_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="2"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_9/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp12_mid2_v_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="4"/>
<pin id="823" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln40_4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln40_7_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln40_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="14" slack="3"/>
<pin id="834" dir="0" index="1" bw="5" slack="1"/>
<pin id="835" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln40_7_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="3"/>
<pin id="838" dir="0" index="1" bw="5" slack="2"/>
<pin id="839" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln40_8_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="2"/>
<pin id="842" dir="0" index="1" bw="14" slack="2"/>
<pin id="843" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln40_9_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="2"/>
<pin id="846" dir="0" index="1" bw="5" slack="1"/>
<pin id="847" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln40_10_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="2"/>
<pin id="850" dir="0" index="1" bw="5" slack="2"/>
<pin id="851" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_10/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sext_ln24_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="5"/>
<pin id="854" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sext_ln24_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="4"/>
<pin id="857" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln40_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln40_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln40_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="1"/>
<pin id="868" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln40_9_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="14" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_9/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln24_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="4"/>
<pin id="876" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln24_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="5"/>
<pin id="879" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="30" slack="1"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln40_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln48_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="0" index="1" bw="30" slack="1"/>
<pin id="896" dir="0" index="2" bw="5" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln40_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln40_10_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="14" slack="2"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_10/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln40_11_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="14" slack="2"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_11/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln48_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="0"/>
<pin id="916" dir="0" index="1" bw="16" slack="1"/>
<pin id="917" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln24_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="5"/>
<pin id="921" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln24_5_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="4"/>
<pin id="924" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln48_s_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="30" slack="1"/>
<pin id="928" dir="0" index="2" bw="5" slack="0"/>
<pin id="929" dir="0" index="3" bw="6" slack="0"/>
<pin id="930" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_s/11 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln48_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="0" index="1" bw="30" slack="1"/>
<pin id="937" dir="0" index="2" bw="5" slack="0"/>
<pin id="938" dir="0" index="3" bw="6" slack="0"/>
<pin id="939" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln40_4_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="1"/>
<pin id="945" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/11 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln40_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln40_12_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="14" slack="3"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_12/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln48_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="16" slack="1"/>
<pin id="958" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln24_6_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="5"/>
<pin id="962" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/12 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln24_7_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="4"/>
<pin id="965" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/12 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln48_3_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="30" slack="1"/>
<pin id="969" dir="0" index="2" bw="5" slack="0"/>
<pin id="970" dir="0" index="3" bw="6" slack="0"/>
<pin id="971" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="trunc_ln48_4_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="0"/>
<pin id="977" dir="0" index="1" bw="30" slack="1"/>
<pin id="978" dir="0" index="2" bw="5" slack="0"/>
<pin id="979" dir="0" index="3" bw="6" slack="0"/>
<pin id="980" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln40_6_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="1"/>
<pin id="986" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/12 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sext_ln40_7_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/12 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln48_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="1"/>
<pin id="994" dir="0" index="1" bw="16" slack="1"/>
<pin id="995" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln48_4_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="2"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln48_5_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="0" index="1" bw="16" slack="0"/>
<pin id="1004" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln24_8_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="5"/>
<pin id="1009" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/13 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="trunc_ln48_5_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="0"/>
<pin id="1012" dir="0" index="1" bw="30" slack="1"/>
<pin id="1013" dir="0" index="2" bw="5" slack="0"/>
<pin id="1014" dir="0" index="3" bw="6" slack="0"/>
<pin id="1015" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/13 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="trunc_ln48_6_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="0"/>
<pin id="1021" dir="0" index="1" bw="30" slack="1"/>
<pin id="1022" dir="0" index="2" bw="5" slack="0"/>
<pin id="1023" dir="0" index="3" bw="6" slack="0"/>
<pin id="1024" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_6/13 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln40_8_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_8/13 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="trunc_ln48_7_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="0"/>
<pin id="1034" dir="0" index="1" bw="30" slack="1"/>
<pin id="1035" dir="0" index="2" bw="5" slack="0"/>
<pin id="1036" dir="0" index="3" bw="6" slack="0"/>
<pin id="1037" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_7/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="add_ln48_6_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="0"/>
<pin id="1043" dir="0" index="1" bw="16" slack="1"/>
<pin id="1044" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/14 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln48_7_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/14 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="add_ln48_8_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="3"/>
<pin id="1053" dir="0" index="1" bw="16" slack="1"/>
<pin id="1054" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/15 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln48_9_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="3"/>
<pin id="1057" dir="0" index="1" bw="16" slack="0"/>
<pin id="1058" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/15 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln48_3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="8"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/16 "/>
</bind>
</comp>

<comp id="1064" class="1007" name="grp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="2"/>
<pin id="1066" dir="0" index="1" bw="9" slack="0"/>
<pin id="1067" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="1068" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/8 add_ln48/8 "/>
</bind>
</comp>

<comp id="1070" class="1007" name="mul_ln40_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="0"/>
<pin id="1072" dir="0" index="1" bw="16" slack="0"/>
<pin id="1073" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/9 "/>
</bind>
</comp>

<comp id="1076" class="1007" name="mul_ln40_4_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="0"/>
<pin id="1079" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/9 "/>
</bind>
</comp>

<comp id="1082" class="1007" name="mul_ln40_3_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="0"/>
<pin id="1084" dir="0" index="1" bw="16" slack="0"/>
<pin id="1085" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/10 "/>
</bind>
</comp>

<comp id="1088" class="1007" name="mul_ln40_5_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="0"/>
<pin id="1090" dir="0" index="1" bw="16" slack="0"/>
<pin id="1091" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/10 "/>
</bind>
</comp>

<comp id="1094" class="1007" name="mul_ln40_6_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="0"/>
<pin id="1096" dir="0" index="1" bw="16" slack="0"/>
<pin id="1097" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/11 "/>
</bind>
</comp>

<comp id="1100" class="1007" name="mul_ln40_7_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="0"/>
<pin id="1102" dir="0" index="1" bw="16" slack="0"/>
<pin id="1103" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/11 "/>
</bind>
</comp>

<comp id="1106" class="1007" name="mul_ln40_8_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_8/12 "/>
</bind>
</comp>

<comp id="1112" class="1007" name="mul_ln40_9_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="0"/>
<pin id="1115" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_9/12 "/>
</bind>
</comp>

<comp id="1118" class="1007" name="mul_ln40_10_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="0"/>
<pin id="1120" dir="0" index="1" bw="16" slack="0"/>
<pin id="1121" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_10/13 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="zext_ln40_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="1"/>
<pin id="1126" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="zext_ln40_1_cast14_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="14" slack="4"/>
<pin id="1132" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast14 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln48_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="9" slack="1"/>
<pin id="1139" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="zext_ln48_1_cast_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="14" slack="7"/>
<pin id="1145" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln48_1_cast "/>
</bind>
</comp>

<comp id="1148" class="1005" name="empty_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="2"/>
<pin id="1150" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1153" class="1005" name="mul_ln4_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="1"/>
<pin id="1155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="14" slack="1"/>
<pin id="1160" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="icmp_ln33_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="2"/>
<pin id="1165" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="mul_ln40_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="9" slack="1"/>
<pin id="1170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="mul_ln48_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="9" slack="1"/>
<pin id="1176" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln23_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="out_d_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="5" slack="1"/>
<pin id="1186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1190" class="1005" name="icmp_ln32_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="select_ln24_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="1"/>
<pin id="1205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_0_0_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="9" slack="1"/>
<pin id="1218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp11_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="9" slack="1"/>
<pin id="1223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="add_ln23_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="14" slack="1"/>
<pin id="1228" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="select_ln24_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="5" slack="4"/>
<pin id="1233" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="kernel_addr_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="1"/>
<pin id="1238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln24_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="1"/>
<pin id="1243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="add_ln24_2_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="mul_ln40_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="9" slack="1"/>
<pin id="1253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="mul_ln48_1_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="9" slack="1"/>
<pin id="1259" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="select_ln24_7_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="out_h_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="5" slack="1"/>
<pin id="1272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1276" class="1005" name="out_w_0_mid2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="5" slack="3"/>
<pin id="1278" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="add_ln32_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="10" slack="3"/>
<pin id="1285" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="kernel_load_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="5"/>
<pin id="1290" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln24_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="kernel_addr_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="1"/>
<pin id="1300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="kernel_addr_3_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln24_3_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_3 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp10_0_0_mid2_v_v_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="9" slack="1"/>
<pin id="1315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp10_1_0_mid2_v_v_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="9" slack="1"/>
<pin id="1321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp12_mid2_v_v_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="9" slack="4"/>
<pin id="1326" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1329" class="1005" name="kernel_addr_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="1"/>
<pin id="1331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="kernel_load_2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="4"/>
<pin id="1336" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="kernel_load_3_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="5"/>
<pin id="1341" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_3 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="kernel_addr_4_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="1"/>
<pin id="1346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="add_ln24_4_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="1"/>
<pin id="1351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_4 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="add_ln24_5_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="1"/>
<pin id="1356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_5 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp10_0_0_mid2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="14" slack="1"/>
<pin id="1361" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp10_1_0_mid2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="14" slack="2"/>
<pin id="1368" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp10_2_0_mid2_v_v_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="9" slack="1"/>
<pin id="1375" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1378" class="1005" name="kernel_load_1_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="4"/>
<pin id="1380" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="kernel_load_4_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="16" slack="5"/>
<pin id="1385" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="kernel_addr_5_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="1"/>
<pin id="1390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="kernel_addr_6_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="1"/>
<pin id="1395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="add_ln24_6_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="1"/>
<pin id="1400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_6 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="add_ln24_7_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="1"/>
<pin id="1405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_7 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="select_ln24_2_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="5" slack="1"/>
<pin id="1410" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp10_2_0_mid2_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="14" slack="2"/>
<pin id="1416" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="zext_ln40_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="14" slack="1"/>
<pin id="1423" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="add_ln40_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="14" slack="1"/>
<pin id="1430" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="zext_ln40_5_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="2"/>
<pin id="1435" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_5 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="add_ln40_4_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="14" slack="1"/>
<pin id="1441" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_4 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="select_ln32_13_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="10" slack="1"/>
<pin id="1446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_13 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="kernel_load_5_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="16" slack="4"/>
<pin id="1451" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_5 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="kernel_load_6_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="5"/>
<pin id="1456" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_6 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="kernel_addr_7_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="kernel_addr_8_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="select_ln32_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="5" slack="1"/>
<pin id="1471" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="input_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="14" slack="1"/>
<pin id="1476" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1479" class="1005" name="out_w_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="5" slack="1"/>
<pin id="1481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1484" class="1005" name="zext_ln40_3_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="14" slack="1"/>
<pin id="1486" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_3 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="add_ln40_2_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="14" slack="1"/>
<pin id="1492" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_2 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="input_addr_8_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="14" slack="1"/>
<pin id="1497" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="add_ln40_5_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="14" slack="1"/>
<pin id="1502" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="kernel_load_7_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="16" slack="4"/>
<pin id="1507" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_7 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="kernel_load_8_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="16" slack="5"/>
<pin id="1512" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load_8 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="bias_addr_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="4" slack="1"/>
<pin id="1517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1520" class="1005" name="input_addr_7_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="14" slack="1"/>
<pin id="1522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="input_addr_9_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="14" slack="1"/>
<pin id="1527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="add_ln40_6_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="14" slack="1"/>
<pin id="1532" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="add_ln40_7_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="1"/>
<pin id="1537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_7 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="add_ln40_8_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="14" slack="2"/>
<pin id="1542" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_8 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="add_ln40_9_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="14" slack="2"/>
<pin id="1547" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_9 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="add_ln40_10_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="14" slack="3"/>
<pin id="1552" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln40_10 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="add_ln48_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="14" slack="8"/>
<pin id="1557" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="bias_load_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="16" slack="1"/>
<pin id="1562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1565" class="1005" name="mul_ln40_2_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="30" slack="1"/>
<pin id="1567" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="mul_ln40_4_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="30" slack="1"/>
<pin id="1572" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_4 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="input_addr_10_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="14" slack="1"/>
<pin id="1577" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="input_addr_11_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="14" slack="1"/>
<pin id="1582" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="mul_ln40_3_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="30" slack="1"/>
<pin id="1587" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_3 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="trunc_ln48_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="1"/>
<pin id="1592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="mul_ln40_5_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="30" slack="1"/>
<pin id="1597" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_5 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="input_addr_12_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="14" slack="1"/>
<pin id="1602" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="input_addr_13_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="14" slack="1"/>
<pin id="1607" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="add_ln48_1_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="2"/>
<pin id="1612" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="trunc_ln48_s_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="1"/>
<pin id="1617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_s "/>
</bind>
</comp>

<comp id="1620" class="1005" name="mul_ln40_6_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="30" slack="1"/>
<pin id="1622" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_6 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="mul_ln40_7_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="30" slack="1"/>
<pin id="1627" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_7 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="input_addr_14_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="14" slack="1"/>
<pin id="1632" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add_ln48_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="1"/>
<pin id="1637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="mul_ln40_8_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="30" slack="1"/>
<pin id="1642" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_8 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="mul_ln40_9_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="30" slack="1"/>
<pin id="1647" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_9 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="add_ln48_4_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="16" slack="3"/>
<pin id="1652" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_4 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="add_ln48_5_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="16" slack="3"/>
<pin id="1657" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_5 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="trunc_ln48_5_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="16" slack="1"/>
<pin id="1662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="trunc_ln48_6_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="16" slack="1"/>
<pin id="1667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_6 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="mul_ln40_10_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="30" slack="1"/>
<pin id="1672" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_10 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="add_ln48_7_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="16" slack="1"/>
<pin id="1677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_7 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="add_ln48_9_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="16" slack="1"/>
<pin id="1682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="204" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="204" pin="7"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="104" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="110" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="98" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="92" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="92" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="98" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="390" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="390" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="24" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="320" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="320" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="320" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="430" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="426" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="426" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="308" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="320" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="332" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="471" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="471" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="482" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="477" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="450" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="344" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="304" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="24" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="344" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="543" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="543" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="355" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="34" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="536" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="575" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="24" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="355" pin="4"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="54" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="328" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="56" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="618"><net_src comp="615" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="624" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="634" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="653" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="644" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="629" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="639" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="64" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="730"><net_src comp="68" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="70" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="316" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="54" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="778" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="799"><net_src comp="34" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="820"><net_src comp="817" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="831"><net_src comp="828" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="861"><net_src comp="362" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="366" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="866" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="886"><net_src comp="74" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="76" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="888"><net_src comp="78" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="892"><net_src comp="362" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="74" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="76" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="901"><net_src comp="78" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="905"><net_src comp="366" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="906" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="918"><net_src comp="880" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="931"><net_src comp="74" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="76" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="933"><net_src comp="78" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="940"><net_src comp="74" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="76" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="78" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="946"><net_src comp="362" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="366" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="951" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="959"><net_src comp="934" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="972"><net_src comp="74" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="76" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="974"><net_src comp="78" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="981"><net_src comp="74" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="76" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="983"><net_src comp="78" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="987"><net_src comp="362" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="366" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="975" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="966" pin="4"/><net_sink comp="1001" pin=1"/></net>

<net id="1016"><net_src comp="74" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="76" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1018"><net_src comp="78" pin="0"/><net_sink comp="1010" pin=3"/></net>

<net id="1025"><net_src comp="74" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="76" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1027"><net_src comp="78" pin="0"/><net_sink comp="1019" pin=3"/></net>

<net id="1031"><net_src comp="362" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1038"><net_src comp="74" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="76" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1040"><net_src comp="78" pin="0"/><net_sink comp="1032" pin=3"/></net>

<net id="1045"><net_src comp="1032" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1050"><net_src comp="1041" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1059"><net_src comp="1051" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="1060" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1069"><net_src comp="821" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="858" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="852" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="862" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="855" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="889" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="874" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="902" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="877" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="943" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="919" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="947" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="922" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="984" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="960" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="988" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="963" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1028" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1007" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1127"><net_src comp="374" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1133"><net_src comp="378" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1140"><net_src comp="382" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1146"><net_src comp="386" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1151"><net_src comp="390" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1156"><net_src comp="406" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1161"><net_src comp="412" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1166"><net_src comp="420" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1171"><net_src comp="456" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1177"><net_src comp="461" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1183"><net_src comp="466" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="471" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1193"><net_src comp="477" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1199"><net_src comp="1190" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1200"><net_src comp="1190" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1201"><net_src comp="1190" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1202"><net_src comp="1190" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1206"><net_src comp="508" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1210"><net_src comp="1203" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1211"><net_src comp="1203" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1212"><net_src comp="1203" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1213"><net_src comp="1203" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1214"><net_src comp="1203" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1215"><net_src comp="1203" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1219"><net_src comp="520" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1224"><net_src comp="525" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1229"><net_src comp="530" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1234"><net_src comp="536" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="1239"><net_src comp="116" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1244"><net_src comp="550" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1249"><net_src comp="555" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1254"><net_src comp="560" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1260"><net_src comp="565" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1266"><net_src comp="575" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1269"><net_src comp="1263" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1273"><net_src comp="581" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1279"><net_src comp="592" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1286"><net_src comp="600" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="1291"><net_src comp="123" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1296"><net_src comp="606" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1301"><net_src comp="129" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1306"><net_src comp="141" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1311"><net_src comp="619" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1316"><net_src comp="653" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1322"><net_src comp="660" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1327"><net_src comp="672" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1332"><net_src comp="149" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1337"><net_src comp="123" pin="7"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1342"><net_src comp="123" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1347"><net_src comp="157" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1352"><net_src comp="687" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1357"><net_src comp="692" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1362"><net_src comp="700" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1369"><net_src comp="708" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1376"><net_src comp="713" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1381"><net_src comp="123" pin="7"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1386"><net_src comp="123" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1391"><net_src comp="165" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1396"><net_src comp="173" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1401"><net_src comp="726" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1406"><net_src comp="731" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1411"><net_src comp="736" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1417"><net_src comp="745" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1424"><net_src comp="750" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1427"><net_src comp="1421" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1431"><net_src comp="753" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1436"><net_src comp="763" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1442"><net_src comp="767" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1447"><net_src comp="772" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1452"><net_src comp="123" pin="7"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1457"><net_src comp="123" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1462"><net_src comp="181" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1467"><net_src comp="189" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1472"><net_src comp="786" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1477"><net_src comp="197" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1482"><net_src comp="795" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1487"><net_src comp="800" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1493"><net_src comp="804" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1498"><net_src comp="210" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1503"><net_src comp="813" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1508"><net_src comp="123" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1513"><net_src comp="123" pin="7"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1518"><net_src comp="222" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1523"><net_src comp="235" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1528"><net_src comp="243" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1533"><net_src comp="832" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1538"><net_src comp="836" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1543"><net_src comp="840" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1548"><net_src comp="844" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1553"><net_src comp="848" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1558"><net_src comp="1064" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1563"><net_src comp="229" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1568"><net_src comp="1070" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1573"><net_src comp="1076" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1578"><net_src comp="251" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1583"><net_src comp="259" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1588"><net_src comp="1082" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1593"><net_src comp="893" pin="4"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1598"><net_src comp="1088" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1603"><net_src comp="267" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1608"><net_src comp="275" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1613"><net_src comp="914" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1618"><net_src comp="925" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1623"><net_src comp="1094" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1628"><net_src comp="1100" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1633"><net_src comp="283" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1638"><net_src comp="955" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1643"><net_src comp="1106" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1648"><net_src comp="1112" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1653"><net_src comp="996" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1658"><net_src comp="1001" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1663"><net_src comp="1010" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1668"><net_src comp="1019" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1673"><net_src comp="1118" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1678"><net_src comp="1046" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1683"><net_src comp="1055" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {16 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {7 8 9 10 11 12 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {8 9 }
	Port: depthwise_conv2d_fix.2 : kernel | {3 4 5 6 7 8 }
  - Chain level:
	State 1
		zext_ln40_1_cast14 : 1
		zext_ln4 : 1
		zext_ln4_1 : 1
		mul_ln4 : 2
		tmp_1 : 3
		icmp_ln33 : 1
	State 2
		zext_ln48_1 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		zext_ln27_1 : 3
		add_ln27 : 4
		mul_ln40 : 2
		mul_ln48 : 2
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		zext_ln27_2 : 2
		trunc_ln27_1 : 2
		shl_ln27_mid1 : 3
		zext_ln27_3 : 4
		add_ln27_1 : 5
		select_ln24_1 : 6
	State 3
		zext_ln40_2_cast : 1
		tmp_0_0 : 2
		tmp11 : 2
		select_ln24 : 1
		kernel_addr : 1
		kernel_load : 2
		mul_ln40_1 : 1
		mul_ln48_1 : 1
		icmp_ln33_1 : 1
		select_ln24_7 : 2
		out_h : 2
		empty_57 : 3
		out_w_0_mid2 : 3
	State 4
		kernel_addr_2 : 1
		kernel_load_2 : 2
		kernel_addr_3 : 1
		kernel_load_3 : 2
		tmp_0_0_mid1 : 1
		tmp10_0_0_mid2_v_v : 2
		tmp10_1_0_mid2_v_v : 3
		tmp11_mid1 : 1
		tmp12_mid2_v_v : 2
	State 5
		kernel_addr_1 : 1
		kernel_load_1 : 2
		kernel_addr_4 : 1
		kernel_load_4 : 2
		tmp10_0_0_mid2 : 1
		tmp10_1_0_mid2 : 1
	State 6
		kernel_addr_5 : 1
		kernel_load_5 : 2
		kernel_addr_6 : 1
		kernel_load_6 : 2
		tmp10_2_0_mid2 : 1
		add_ln40 : 1
		zext_ln40_5 : 1
		add_ln40_4 : 2
	State 7
		kernel_addr_7 : 1
		kernel_load_7 : 2
		kernel_addr_8 : 1
		kernel_load_8 : 2
		input_addr : 1
		input_load : 2
		zext_ln40_3 : 1
		add_ln40_2 : 2
		input_addr_8 : 1
		input_load_8 : 2
	State 8
		bias_addr : 1
		bias_load : 2
		tmp12_mid2 : 1
		input_addr_7 : 1
		input_load_7 : 2
		input_addr_9 : 1
		input_load_9 : 2
		add_ln48 : 2
	State 9
		mul_ln40_2 : 1
		mul_ln40_4 : 1
		input_addr_10 : 1
		input_load_10 : 2
		input_addr_11 : 1
		input_load_11 : 2
	State 10
		mul_ln40_3 : 1
		mul_ln40_5 : 1
		input_addr_12 : 1
		input_load_12 : 2
		input_addr_13 : 1
		input_load_13 : 2
		add_ln48_1 : 1
	State 11
		mul_ln40_6 : 1
		mul_ln40_7 : 1
		input_addr_14 : 1
		input_load_14 : 2
		add_ln48_2 : 1
	State 12
		mul_ln40_8 : 1
		mul_ln40_9 : 1
		add_ln48_4 : 1
		add_ln48_5 : 1
	State 13
		mul_ln40_10 : 1
	State 14
		add_ln48_6 : 1
		add_ln48_7 : 2
	State 15
		add_ln48_9 : 1
	State 16
		output_addr : 1
		store_ln48 : 2
		empty_58 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_450        |    0    |    0    |    15   |
|          |          out_d_fu_471         |    0    |    0    |    15   |
|          |       add_ln27_1_fu_502       |    0    |    0    |    15   |
|          |         tmp_0_0_fu_520        |    0    |    0    |    15   |
|          |          tmp11_fu_525         |    0    |    0    |    15   |
|          |        add_ln23_fu_530        |    0    |    0    |    19   |
|          |       add_ln24_1_fu_550       |    0    |    0    |    15   |
|          |       add_ln24_2_fu_555       |    0    |    0    |    15   |
|          |          out_h_fu_581         |    0    |    0    |    15   |
|          |       add_ln32_1_fu_600       |    0    |    0    |    14   |
|          |        add_ln24_fu_606        |    0    |    0    |    15   |
|          |       add_ln24_3_fu_619       |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_647      |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_660   |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_666       |    0    |    0    |    15   |
|          |       add_ln24_4_fu_687       |    0    |    0    |    15   |
|          |       add_ln24_5_fu_692       |    0    |    0    |    15   |
|          |   tmp10_2_0_mid2_v_v_fu_713   |    0    |    0    |    15   |
|          |       add_ln24_6_fu_726       |    0    |    0    |    15   |
|    add   |       add_ln24_7_fu_731       |    0    |    0    |    15   |
|          |        add_ln40_fu_753        |    0    |    0    |    19   |
|          |       add_ln40_3_fu_758       |    0    |    0    |    15   |
|          |       add_ln40_4_fu_767       |    0    |    0    |    19   |
|          |          out_w_fu_795         |    0    |    0    |    15   |
|          |       add_ln40_2_fu_804       |    0    |    0    |    19   |
|          |       add_ln40_5_fu_813       |    0    |    0    |    19   |
|          |       add_ln40_6_fu_832       |    0    |    0    |    19   |
|          |       add_ln40_7_fu_836       |    0    |    0    |    19   |
|          |       add_ln40_8_fu_840       |    0    |    0    |    19   |
|          |       add_ln40_9_fu_844       |    0    |    0    |    19   |
|          |       add_ln40_10_fu_848      |    0    |    0    |    19   |
|          |       add_ln48_1_fu_914       |    0    |    0    |    23   |
|          |       add_ln48_2_fu_955       |    0    |    0    |    23   |
|          |       add_ln48_3_fu_992       |    0    |    0    |    16   |
|          |       add_ln48_4_fu_996       |    0    |    0    |    16   |
|          |       add_ln48_5_fu_1001      |    0    |    0    |    23   |
|          |       add_ln48_6_fu_1041      |    0    |    0    |    16   |
|          |       add_ln48_7_fu_1046      |    0    |    0    |    16   |
|          |       add_ln48_8_fu_1051      |    0    |    0    |    16   |
|          |       add_ln48_9_fu_1055      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_406        |    0    |    0    |    17   |
|          |        mul_ln40_fu_456        |    0    |    0    |    33   |
|          |        mul_ln48_fu_461        |    0    |    0    |    26   |
|          |       mul_ln40_1_fu_560       |    0    |    0    |    33   |
|          |       mul_ln48_1_fu_565       |    0    |    0    |    26   |
|          |     tmp10_0_0_mid2_fu_700     |    0    |    0    |    51   |
|          |     tmp10_1_0_mid2_fu_708     |    0    |    0    |    51   |
|          |     tmp10_2_0_mid2_fu_745     |    0    |    0    |    51   |
|    mul   |       mul_ln40_2_fu_1070      |    1    |    0    |    0    |
|          |       mul_ln40_4_fu_1076      |    1    |    0    |    0    |
|          |       mul_ln40_3_fu_1082      |    1    |    0    |    0    |
|          |       mul_ln40_5_fu_1088      |    1    |    0    |    0    |
|          |       mul_ln40_6_fu_1094      |    1    |    0    |    0    |
|          |       mul_ln40_7_fu_1100      |    1    |    0    |    0    |
|          |       mul_ln40_8_fu_1106      |    1    |    0    |    0    |
|          |       mul_ln40_9_fu_1112      |    1    |    0    |    0    |
|          |      mul_ln40_10_fu_1118      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln24_1_fu_508     |    0    |    0    |    8    |
|          |       select_ln24_fu_536      |    0    |    0    |    5    |
|          |      select_ln24_7_fu_575     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_592      |    0    |    0    |    5    |
|          |      select_ln24_3_fu_624     |    0    |    0    |    9    |
|          |      select_ln24_4_fu_629     |    0    |    0    |    9    |
|  select  |      select_ln24_5_fu_634     |    0    |    0    |    9    |
|          |      select_ln24_6_fu_639     |    0    |    0    |    9    |
|          |   tmp10_0_0_mid2_v_v_fu_653   |    0    |    0    |    9    |
|          |     tmp12_mid2_v_v_fu_672     |    0    |    0    |    9    |
|          |      select_ln24_2_fu_736     |    0    |    0    |    5    |
|          |     select_ln32_13_fu_772     |    0    |    0    |    10   |
|          |       select_ln32_fu_786      |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_420       |    0    |    0    |    11   |
|   icmp   |        icmp_ln23_fu_466       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_477       |    0    |    0    |    13   |
|          |       icmp_ln33_1_fu_570      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_57_fu_587        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1064          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_92 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_98 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_104 |    0    |    0    |    0    |
|          | input_height_read_read_fu_110 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln4_fu_370        |    0    |    0    |    0    |
|          |        sext_ln24_fu_852       |    0    |    0    |    0    |
|          |       sext_ln24_2_fu_855      |    0    |    0    |    0    |
|          |        sext_ln40_fu_858       |    0    |    0    |    0    |
|          |       sext_ln40_2_fu_862      |    0    |    0    |    0    |
|          |       sext_ln24_1_fu_874      |    0    |    0    |    0    |
|          |       sext_ln24_3_fu_877      |    0    |    0    |    0    |
|          |       sext_ln40_1_fu_889      |    0    |    0    |    0    |
|          |       sext_ln40_3_fu_902      |    0    |    0    |    0    |
|   sext   |       sext_ln24_4_fu_919      |    0    |    0    |    0    |
|          |       sext_ln24_5_fu_922      |    0    |    0    |    0    |
|          |       sext_ln40_4_fu_943      |    0    |    0    |    0    |
|          |       sext_ln40_5_fu_947      |    0    |    0    |    0    |
|          |       sext_ln24_6_fu_960      |    0    |    0    |    0    |
|          |       sext_ln24_7_fu_963      |    0    |    0    |    0    |
|          |       sext_ln40_6_fu_984      |    0    |    0    |    0    |
|          |       sext_ln40_7_fu_988      |    0    |    0    |    0    |
|          |      sext_ln24_8_fu_1007      |    0    |    0    |    0    |
|          |      sext_ln40_8_fu_1028      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln40_fu_374       |    0    |    0    |    0    |
|          |   zext_ln40_1_cast14_fu_378   |    0    |    0    |    0    |
|          |        zext_ln48_fu_382       |    0    |    0    |    0    |
|          |    zext_ln48_1_cast_fu_386    |    0    |    0    |    0    |
|          |        zext_ln4_fu_398        |    0    |    0    |    0    |
|          |       zext_ln4_1_fu_402       |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_426      |    0    |    0    |    0    |
|          |        zext_ln27_fu_430       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_446      |    0    |    0    |    0    |
|          |       zext_ln27_2_fu_482      |    0    |    0    |    0    |
|          |       zext_ln27_3_fu_498      |    0    |    0    |    0    |
|          |    zext_ln40_2_cast_fu_516    |    0    |    0    |    0    |
|          |       zext_ln48_2_fu_543      |    0    |    0    |    0    |
|          |        zext_ln24_fu_546       |    0    |    0    |    0    |
|          |       zext_ln24_2_fu_611      |    0    |    0    |    0    |
|          |       zext_ln24_3_fu_615      |    0    |    0    |    0    |
|          |  zext_ln40_2_cast_mid_fu_644  |    0    |    0    |    0    |
|          |       zext_ln24_1_fu_679      |    0    |    0    |    0    |
|          |       zext_ln24_4_fu_683      |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_697    |    0    |    0    |    0    |
|   zext   |    tmp10_1_0_mid2_v_fu_705    |    0    |    0    |    0    |
|          |       zext_ln24_5_fu_718      |    0    |    0    |    0    |
|          |       zext_ln24_6_fu_722      |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_742    |    0    |    0    |    0    |
|          |       zext_ln40_1_fu_750      |    0    |    0    |    0    |
|          |       zext_ln40_5_fu_763      |    0    |    0    |    0    |
|          |       zext_ln24_7_fu_778      |    0    |    0    |    0    |
|          |       zext_ln24_8_fu_782      |    0    |    0    |    0    |
|          |       zext_ln40_2_fu_791      |    0    |    0    |    0    |
|          |       zext_ln40_3_fu_800      |    0    |    0    |    0    |
|          |       zext_ln40_6_fu_809      |    0    |    0    |    0    |
|          |       zext_ln24_9_fu_817      |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_821      |    0    |    0    |    0    |
|          |       zext_ln40_4_fu_824      |    0    |    0    |    0    |
|          |       zext_ln40_7_fu_828      |    0    |    0    |    0    |
|          |       zext_ln40_8_fu_866      |    0    |    0    |    0    |
|          |       zext_ln40_9_fu_870      |    0    |    0    |    0    |
|          |      zext_ln40_10_fu_906      |    0    |    0    |    0    |
|          |      zext_ln40_11_fu_910      |    0    |    0    |    0    |
|          |      zext_ln40_12_fu_951      |    0    |    0    |    0    |
|          |      zext_ln48_3_fu_1060      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_390         |    0    |    0    |    0    |
|   trunc  |        empty_55_fu_394        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_434       |    0    |    0    |    0    |
|          |      trunc_ln27_1_fu_486      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_412         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_438         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_490     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_880        |    0    |    0    |    0    |
|          |      trunc_ln48_1_fu_893      |    0    |    0    |    0    |
|          |      trunc_ln48_s_fu_925      |    0    |    0    |    0    |
|          |      trunc_ln48_2_fu_934      |    0    |    0    |    0    |
|partselect|      trunc_ln48_3_fu_966      |    0    |    0    |    0    |
|          |      trunc_ln48_4_fu_975      |    0    |    0    |    0    |
|          |      trunc_ln48_5_fu_1010     |    0    |    0    |    0    |
|          |      trunc_ln48_6_fu_1019     |    0    |    0    |    0    |
|          |      trunc_ln48_7_fu_1032     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1101  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln23_reg_1226     |   14   |
|    add_ln24_1_reg_1241    |    8   |
|    add_ln24_2_reg_1246    |    8   |
|    add_ln24_3_reg_1308    |    8   |
|    add_ln24_4_reg_1349    |    8   |
|    add_ln24_5_reg_1354    |    8   |
|    add_ln24_6_reg_1398    |    8   |
|    add_ln24_7_reg_1403    |    8   |
|     add_ln24_reg_1293     |    8   |
|    add_ln32_1_reg_1283    |   10   |
|    add_ln40_10_reg_1550   |   14   |
|    add_ln40_2_reg_1490    |   14   |
|    add_ln40_4_reg_1439    |   14   |
|    add_ln40_5_reg_1500    |   14   |
|    add_ln40_6_reg_1530    |   14   |
|    add_ln40_7_reg_1535    |   14   |
|    add_ln40_8_reg_1540    |   14   |
|    add_ln40_9_reg_1545    |   14   |
|     add_ln40_reg_1428     |   14   |
|    add_ln48_1_reg_1610    |   16   |
|    add_ln48_2_reg_1635    |   16   |
|    add_ln48_4_reg_1650    |   16   |
|    add_ln48_5_reg_1655    |   16   |
|    add_ln48_7_reg_1675    |   16   |
|    add_ln48_9_reg_1680    |   16   |
|     add_ln48_reg_1555     |   14   |
|     bias_addr_reg_1515    |    4   |
|     bias_load_reg_1560    |   16   |
|       empty_reg_1148      |    5   |
|     icmp_ln23_reg_1180    |    1   |
|     icmp_ln32_reg_1190    |    1   |
|     icmp_ln33_reg_1163    |    1   |
|  indvar_flatten48_reg_304 |   14   |
|   indvar_flatten_reg_328  |   10   |
|   input_addr_10_reg_1575  |   14   |
|   input_addr_11_reg_1580  |   14   |
|   input_addr_12_reg_1600  |   14   |
|   input_addr_13_reg_1605  |   14   |
|   input_addr_14_reg_1630  |   14   |
|   input_addr_7_reg_1520   |   14   |
|   input_addr_8_reg_1495   |   14   |
|   input_addr_9_reg_1525   |   14   |
|    input_addr_reg_1474    |   14   |
|   kernel_addr_1_reg_1329  |    8   |
|   kernel_addr_2_reg_1298  |    8   |
|   kernel_addr_3_reg_1303  |    8   |
|   kernel_addr_4_reg_1344  |    8   |
|   kernel_addr_5_reg_1388  |    8   |
|   kernel_addr_6_reg_1393  |    8   |
|   kernel_addr_7_reg_1459  |    8   |
|   kernel_addr_8_reg_1464  |    8   |
|    kernel_addr_reg_1236   |    8   |
|   kernel_load_1_reg_1378  |   16   |
|   kernel_load_2_reg_1334  |   16   |
|   kernel_load_3_reg_1339  |   16   |
|   kernel_load_4_reg_1383  |   16   |
|   kernel_load_5_reg_1449  |   16   |
|   kernel_load_6_reg_1454  |   16   |
|   kernel_load_7_reg_1505  |   16   |
|   kernel_load_8_reg_1510  |   16   |
|    kernel_load_reg_1288   |   16   |
|    mul_ln40_10_reg_1670   |   30   |
|    mul_ln40_1_reg_1251    |    9   |
|    mul_ln40_2_reg_1565    |   30   |
|    mul_ln40_3_reg_1585    |   30   |
|    mul_ln40_4_reg_1570    |   30   |
|    mul_ln40_5_reg_1595    |   30   |
|    mul_ln40_6_reg_1620    |   30   |
|    mul_ln40_7_reg_1625    |   30   |
|    mul_ln40_8_reg_1640    |   30   |
|    mul_ln40_9_reg_1645    |   30   |
|     mul_ln40_reg_1168     |    9   |
|    mul_ln48_1_reg_1257    |    9   |
|     mul_ln48_reg_1174     |    9   |
|      mul_ln4_reg_1153     |   10   |
|      out_d_0_reg_316      |    5   |
|       out_d_reg_1184      |    5   |
|      out_h_0_reg_340      |    5   |
|       out_h_reg_1270      |    5   |
|   out_w_0_mid2_reg_1276   |    5   |
|      out_w_0_reg_351      |    5   |
|       out_w_reg_1479      |    5   |
|          reg_362          |   16   |
|          reg_366          |   16   |
|   select_ln24_1_reg_1203  |    8   |
|   select_ln24_2_reg_1408  |    5   |
|   select_ln24_7_reg_1263  |    1   |
|    select_ln24_reg_1231   |    5   |
|  select_ln32_13_reg_1444  |   10   |
|    select_ln32_reg_1469   |    5   |
|  tmp10_0_0_mid2_reg_1359  |   14   |
|tmp10_0_0_mid2_v_v_reg_1313|    9   |
|  tmp10_1_0_mid2_reg_1366  |   14   |
|tmp10_1_0_mid2_v_v_reg_1319|    9   |
|  tmp10_2_0_mid2_reg_1414  |   14   |
|tmp10_2_0_mid2_v_v_reg_1373|    9   |
|       tmp11_reg_1221      |    9   |
|  tmp12_mid2_v_v_reg_1324  |    9   |
|      tmp_0_0_reg_1216     |    9   |
|       tmp_1_reg_1158      |   14   |
|   trunc_ln48_1_reg_1590   |   16   |
|   trunc_ln48_5_reg_1660   |   16   |
|   trunc_ln48_6_reg_1665   |   16   |
|   trunc_ln48_s_reg_1615   |   16   |
|zext_ln40_1_cast14_reg_1130|   14   |
|    zext_ln40_1_reg_1421   |   14   |
|    zext_ln40_3_reg_1484   |   14   |
|    zext_ln40_5_reg_1433   |   14   |
|     zext_ln40_reg_1124    |    9   |
| zext_ln48_1_cast_reg_1143 |   14   |
|     zext_ln48_reg_1137    |    9   |
+---------------------------+--------+
|           Total           |  1397  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_123    |  p0  |  10  |   8  |   80   ||    47   |
|     grp_access_fu_123    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_204    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_204    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_229    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten48_reg_304 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_316     |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_328  |  p0  |   2  |  10  |   20   ||    9    |
|        grp_fu_1064       |  p0  |   2  |   6  |   12   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   298  || 16.9494 ||   221   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1101  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   221  |
|  Register |    -   |    -   |  1397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   16   |  1397  |  1322  |
+-----------+--------+--------+--------+--------+
