{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608990173517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608990173518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 10:42:53 2020 " "Processing started: Sat Dec 26 10:42:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608990173518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990173518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990173519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608990173928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608990173928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida_display.v 1 1 " "Found 1 design units, including 1 entities, in source file saida_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_display " "Found entity 1: saida_display" {  } { { "saida_display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/byte_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_registers " "Found entity 1: bc_registers" {  } { { "bc_registers.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bc_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd " "Found entity 1: mux_rd" {  } { { "mux_rd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_wd " "Found entity 1: mux_wd" {  } { { "mux_wd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_wd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_op_b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_op_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_op_b " "Found entity 1: mux_op_b" {  } { { "mux_op_b.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_op_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_module.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_module " "Found entity 1: in_out_module" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_inst.v(15) " "Verilog HDL information at data_inst.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608990187347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file data_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_inst " "Found entity 1: data_inst" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udcpc.v 1 1 " "Found 1 design units, including 1 entities, in source file udcpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 udcpc " "Found entity 1: udcpc" {  } { { "udcpc.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/udcpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_process.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_process " "Found entity 1: unit_process" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press_button.v 1 1 " "Found 1 design units, including 1 entities, in source file press_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 press_button " "Found entity 1: press_button" {  } { { "press_button.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/press_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apresentacao.v 1 1 " "Found 1 design units, including 1 entities, in source file apresentacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 apresentacao " "Found entity 1: apresentacao" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apresentacao " "Elaborating entity \"apresentacao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608990187445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "apresentacao.v" "processador" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_process processador:processador\|unit_process:unit_process " "Elaborating entity \"unit_process\" for hierarchy \"processador:processador\|unit_process:unit_process\"" {  } { { "processador.v" "unit_process" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187472 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(142) " "Verilog HDL Always Construct warning at unit_process.v(142): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608990187479 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_mem unit_process.v(168) " "Verilog HDL Always Construct warning at unit_process.v(168): inferring latch(es) for variable \"write_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608990187480 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_inst unit_process.v(168) " "Verilog HDL Always Construct warning at unit_process.v(168): inferring latch(es) for variable \"write_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608990187480 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_inst unit_process.v(180) " "Inferred latch for \"write_inst\" at unit_process.v(180)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187485 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_mem unit_process.v(180) " "Inferred latch for \"write_mem\" at unit_process.v(180)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990187485 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_inst processador:processador\|unit_process:unit_process\|data_inst:data_inst " "Elaborating entity \"data_inst\" for hierarchy \"processador:processador\|unit_process:unit_process\|data_inst:data_inst\"" {  } { { "unit_process.v" "data_inst" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcpc processador:processador\|unit_process:unit_process\|udcpc:udcpc " "Elaborating entity \"udcpc\" for hierarchy \"processador:processador\|unit_process:unit_process\|udcpc:udcpc\"" {  } { { "unit_process.v" "udcpc" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rd processador:processador\|unit_process:unit_process\|mux_rd:mux_rd " "Elaborating entity \"mux_rd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_rd:mux_rd\"" {  } { { "unit_process.v" "mux_rd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_wd processador:processador\|unit_process:unit_process\|mux_wd:mux_wd " "Elaborating entity \"mux_wd\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_wd:mux_wd\"" {  } { { "unit_process.v" "mux_wd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_registers processador:processador\|unit_process:unit_process\|bc_registers:bc_registers " "Elaborating entity \"bc_registers\" for hierarchy \"processador:processador\|unit_process:unit_process\|bc_registers:bc_registers\"" {  } { { "unit_process.v" "bc_registers" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_op_b processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b " "Elaborating entity \"mux_op_b\" for hierarchy \"processador:processador\|unit_process:unit_process\|mux_op_b:mux_op_b\"" {  } { { "unit_process.v" "mux_op_b" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processador:processador\|unit_process:unit_process\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processador:processador\|unit_process:unit_process\|alu:alu\"" {  } { { "unit_process.v" "alu" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processador:processador\|unit_process:unit_process\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"processador:processador\|unit_process:unit_process\|memory:memory\"" {  } { { "unit_process.v" "memory" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_module processador:processador\|unit_process:unit_process\|in_out_module:in_out_module " "Elaborating entity \"in_out_module\" for hierarchy \"processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\"" {  } { { "unit_process.v" "in_out_module" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control processador:processador\|unit_control:unit_control " "Elaborating entity \"unit_control\" for hierarchy \"processador:processador\|unit_control:unit_control\"" {  } { { "processador.v" "unit_control" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187624 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "unit_control.v(113) " "Verilog HDL Case Statement information at unit_control.v(113): all case item expressions in this case statement are onehot" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608990187625 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_display saida_display:saida_display " "Elaborating entity \"saida_display\" for hierarchy \"saida_display:saida_display\"" {  } { { "apresentacao.v" "saida_display" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dado_bcd.v 1 1 " "Using design file dado_bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dado_bcd " "Found entity 1: dado_bcd" {  } { { "dado_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/dado_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990187631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608990187631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dado_bcd saida_display:saida_display\|dado_bcd:dado_bcd " "Elaborating entity \"dado_bcd\" for hierarchy \"saida_display:saida_display\|dado_bcd:dado_bcd\"" {  } { { "saida_display.v" "dado_bcd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display saida_display:saida_display\|display:disp1 " "Elaborating entity \"display\" for hierarchy \"saida_display:saida_display\|display:disp1\"" {  } { { "saida_display.v" "disp1" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_button press_button:press_button " "Elaborating entity \"press_button\" for hierarchy \"press_button:press_button\"" {  } { { "apresentacao.v" "press_button" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990187639 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[3\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[3\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[1\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[1\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[2\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[2\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[0\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[0\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|Mux0 " "Found clock multiplexer processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|Mux0" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|in_out_module:in_out_module|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[22\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[22\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[21\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[21\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[20\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[20\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[19\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[19\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[18\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[18\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[17\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[17\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[16\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[16\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[15\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[15\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[14\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[14\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processador:processador\|unit_process:unit_process\|instruction\[13\] " "Found clock multiplexer processador:processador\|unit_process:unit_process\|instruction\[13\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1608990189522 "|apresentacao|processador:processador|unit_process:unit_process|instruction[13]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1608990189522 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred dual-clock RAM node \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608990192095 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:processador\|unit_process:unit_process\|memory:memory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608990211054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608990211054 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608990211054 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608990211057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608990211057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processador:processador\|unit_process:unit_process\|alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processador:processador\|unit_process:unit_process\|alu:alu\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608990211057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608990211057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990211505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211505 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608990211505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990211588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211589 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608990211589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990211662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211662 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608990211662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990211943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"processador:processador\|unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608990211943 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608990211943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608990211996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990211996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608990217237 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1608990217446 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1608990217446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processador\|unit_process:unit_process\|write_inst " "Latch processador:processador\|unit_process:unit_process\|write_inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608990217516 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608990217516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador:processador\|unit_process:unit_process\|write_mem " "Latch processador:processador\|unit_process:unit_process\|write_mem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608990217517 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608990217517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608990233416 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608990246200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg " "Generated suppressed messages file /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990246776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608990247994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608990247994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19685 " "Implemented 19685 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608990249272 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608990249272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19515 " "Implemented 19515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608990249272 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608990249272 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608990249272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608990249272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1117 " "Peak virtual memory: 1117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608990249308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 10:44:09 2020 " "Processing ended: Sat Dec 26 10:44:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608990249308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608990249308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608990249308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608990249308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608990250438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608990250438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 10:44:10 2020 " "Processing started: Sat Dec 26 10:44:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608990250438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608990250438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608990250438 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608990250473 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1608990250473 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1608990250473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608990250700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608990250700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608990250796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608990250870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608990250870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608990251447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608990251455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608990251715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608990251715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608990251762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608990251762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608990251762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608990251762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leon/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608990251762 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608990251762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608990251770 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608990255303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 130 " "No exact pin location assignment(s) for 66 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608990256381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608990258167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608990258189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608990258190 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[0\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[15\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[15\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[21\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[21\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608990258425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1608990258425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608990258585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608990258585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608990258591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[3\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[3\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[2\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[2\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[1\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[1\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[0\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[0\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_control:unit_control\|estado.D " "Destination node processador:processador\|unit_control:unit_control\|estado.D" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[22\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[22\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[21\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[21\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[20\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[20\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[19\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[19\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[18\] " "Destination node processador:processador\|unit_process:unit_process\|data_inst:data_inst\|instruction\[18\]" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 241 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608990260813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608990260813 ""}  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 26868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608990260813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:processador\|unit_control:unit_control\|new_out  " "Automatically promoted node processador:processador\|unit_control:unit_control\|new_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|enter_out\[0\]~0 " "Destination node processador:processador\|unit_process:unit_process\|in_out_module:in_out_module\|enter_out\[0\]~0" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 13145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608990260813 ""}  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608990260813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608990260813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:processador\|unit_control:unit_control\|reg_in_ready~0 " "Destination node processador:processador\|unit_control:unit_control\|reg_in_ready~0" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 21064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608990260813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608990260813 ""}  } { { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 9815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608990260813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:processador\|unit_control:unit_control\|mem_write~0  " "Automatically promoted node processador:processador\|unit_control:unit_control\|mem_write~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608990260813 ""}  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 0 { 0 ""} 0 21071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608990260813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608990262948 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608990262986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608990262989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608990263040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608990263127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608990263201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608990265653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608990265696 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Created 64 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1608990265696 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608990265696 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 33 33 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 33 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608990265914 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608990265914 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608990265914 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 39 32 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 39 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608990265916 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608990265916 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608990265916 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608990269650 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608990269679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608990274238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608990282524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608990282762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608990367301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:25 " "Fitter placement operations ending: elapsed time is 00:01:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608990367302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608990371157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608990419261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608990419261 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1608990714412 ""}
