library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Validation is
port (c         : in std_logic_vector(3 downto 0);
      one,valid : out std_logic);
end Validation;

architecture logFunction of Validation is
signal s_zero :std_logic;
signal s_one :std_logic;	

component Validation
port (c         : in std_logic_vector(3 downto 0);
      one,valid : out std_logic);
end component;


begin
	s_one    <= (c(3) and c(2) and(c(1) or c(0))) or (c(1) and c(0) and (c(3) or c(2)));
	s_zero   <= (not(c(3) or c(2)) and not(c(1) and c(0))) or (not(c(1) or c(0)) and not(c(3) and c(2)));
	one  <= s_one;
	valid  <=  s_one or s_zero;
end logFunction; 



