{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743445954259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743445954259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 13:32:34 2025 " "Processing started: Mon Mar 31 13:32:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743445954259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743445954259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmas -c alarmas " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmas -c alarmas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743445954259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1743445954443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/componentes/comparadornbits/comparadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/componentes/comparadornbits/comparadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorNbits-arch_comparadorNbits " "Found design unit 1: comparadorNbits-arch_comparadorNbits" {  } { { "../../componentes/comparadorNbits/comparadorNbits.vhd" "" { Text "C:/altera/13.1/componentes/comparadorNbits/comparadorNbits.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743445954643 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorNbits " "Found entity 1: comparadorNbits" {  } { { "../../componentes/comparadorNbits/comparadorNbits.vhd" "" { Text "C:/altera/13.1/componentes/comparadorNbits/comparadorNbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743445954643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743445954643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmas-arch_alarmas " "Found design unit 1: alarmas-arch_alarmas" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743445954648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmas " "Found entity 1: alarmas" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743445954648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743445954648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmas " "Elaborating entity \"alarmas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743445954663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin2 alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin2\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin3 alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin3\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin4 alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin4\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin5 alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin5\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin6 alarmas.vhd(30) " "Verilog HDL or VHDL warning at alarmas.vhd(30): object \"sin6\" assigned a value but never read" {  } { { "alarmas.vhd" "" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743445954663 "|alarmas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorNbits comparadorNbits:U1 " "Elaborating entity \"comparadorNbits\" for hierarchy \"comparadorNbits:U1\"" {  } { { "alarmas.vhd" "U1" { Text "C:/altera/13.1/archivosAscensor/alarmas/alarmas.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743445954673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743445954957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743445955075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743445955075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743445955095 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743445955095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743445955095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743445955095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743445955177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 13:32:35 2025 " "Processing ended: Mon Mar 31 13:32:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743445955177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743445955177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743445955177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743445955177 ""}
