onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/clk
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/reset
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/JALR_Signal
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/JAL_Signal
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/control_values
add wave -noupdate -label s0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -label s1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -label s2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -label s3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -label t0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -label t1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -color {Violet Red} -label t2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -label sp -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
add wave -noupdate -label ra -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -expand -group MUX_Mem_to_reg /RISC_V_Single_Cycle_TB/DUV/MUX_Mem_To_Reg/Mux_Data_0_i
add wave -noupdate -expand -group MUX_Mem_to_reg /RISC_V_Single_Cycle_TB/DUV/MUX_Mem_To_Reg/Mux_Data_1_i
add wave -noupdate -expand -group MUX_Mem_to_reg /RISC_V_Single_Cycle_TB/DUV/MUX_Mem_To_Reg/Mux_Output_o
add wave -noupdate -expand -group MUX_PC_JALR_OR_NEXT /RISC_V_Single_Cycle_TB/DUV/MUX_PC_JALR_OR_NEXT/Mux_Data_0_i
add wave -noupdate -expand -group MUX_PC_JALR_OR_NEXT /RISC_V_Single_Cycle_TB/DUV/MUX_PC_JALR_OR_NEXT/Mux_Data_1_i
add wave -noupdate -expand -group MUX_PC_JALR_OR_NEXT /RISC_V_Single_Cycle_TB/DUV/MUX_PC_JALR_OR_NEXT/Mux_Output_o
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/Data_Memory/ram
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {62 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 209
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {47 ps} {103 ps}
