
---------- Begin Simulation Statistics ----------
final_tick                                77120412500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711280                       # Number of bytes of host memory used
host_op_rate                                   264471                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   378.13                       # Real time elapsed on the host
host_tick_rate                              203954350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077120                       # Number of seconds simulated
sim_ticks                                 77120412500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003446                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.542408                       # CPI: cycles per instruction
system.cpu.discardedOps                         21203                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        41089412                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.648337                       # IPC: instructions per cycle
system.cpu.numCycles                        154240825                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995246     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892277     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115831     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003446                       # Class of committed instruction
system.cpu.tickCycles                       113151413                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606591                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604498                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602357                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601177                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.804103                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     550                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     48609089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48609089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48609132                       # number of overall hits
system.cpu.dcache.overall_hits::total        48609132                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       186001                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         186001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       186010                       # number of overall misses
system.cpu.dcache.overall_misses::total        186010                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32462413500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32462413500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32462413500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32462413500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795142                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 174528.166515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 174528.166515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 174519.722058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 174519.722058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        92922                       # number of writebacks
system.cpu.dcache.writebacks::total             92922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93027                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15691840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15691840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15692686000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15692686000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 168687.743891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 168687.743891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 168689.584744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 168689.584744                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           50                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            50                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       112390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total       112390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4351500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4351500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 98897.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98897.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12906518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12906518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       185951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       185951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  32456794000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32456794000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 174544.874725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 174544.874725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        92979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        92979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15687488500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15687488500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 168720.770281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 168720.770281                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       211500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       211500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.978852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48702187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.527438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            434500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.978852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97683367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97683367                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49670328                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092564                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161104                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      2451325                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2451325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2451325                       # number of overall hits
system.cpu.icache.overall_hits::total         2451325                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          360                       # number of overall misses
system.cpu.icache.overall_misses::total           360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24323500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24323500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24323500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24323500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2451685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2451685                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2451685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2451685                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67565.277778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67565.277778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67565.277778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67565.277778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.icache.writebacks::total               328                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23963500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23963500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66565.277778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66565.277778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66565.277778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66565.277778                       # average overall mshr miss latency
system.cpu.icache.replacements                    328                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2451325                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2451325                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24323500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24323500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2451685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2451685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67565.277778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67565.277778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66565.277778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66565.277778                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.997663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2451685                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6810.236111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            162500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.997663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4903730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4903730                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  77120412500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003446                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   25                       # number of demand (read+write) hits
system.l2.demand_hits::total                      273                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 248                       # number of overall hits
system.l2.overall_hits::.cpu.data                  25                       # number of overall hits
system.l2.overall_hits::total                     273                       # number of overall hits
system.l2.demand_misses::.cpu.inst                112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93002                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               112                       # number of overall misses
system.l2.overall_misses::.cpu.data             93002                       # number of overall misses
system.l2.overall_misses::total                 93114                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     18761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15552466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15571227000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     18761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15552466000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15571227000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.311111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997077                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.311111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997077                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 167508.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 167227.220920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167227.559765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 167508.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 167227.220920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167227.559765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90935                       # number of writebacks
system.l2.writebacks::total                     90935                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93113                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93113                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     17641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14622302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14639943000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     17641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14622302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14639943000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.311111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.311111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 157508.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 157227.363147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 157227.701825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 157508.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 157227.363147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 157227.701825                       # average overall mshr miss latency
system.l2.replacements                          91065                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          268                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              268                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          268                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           92978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15547987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15547987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         92979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 167222.219235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 167222.219235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        92978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14618207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14618207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 157222.219235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 157222.219235                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     18761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     18761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.311111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.311111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 167508.928571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 167508.928571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     17641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.311111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.311111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 157508.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 157508.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 186604.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 186604.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 178021.739130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 178021.739130                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2027.454772                       # Cycle average of tags in use
system.l2.tags.total_refs                      186606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004081                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    152000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.318878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2025.135894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          841                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1585969                       # Number of tag accesses
system.l2.tags.data_accesses                  1585969                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000011680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1691541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1411271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90935                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489808                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454960                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        11                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489808                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454960                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  45467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        45467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.766798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.008995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.004747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        45466    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            45465    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45466                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95347712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93117440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1236.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1207.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77120391000                       # Total gap between requests
system.mem_ctrls.avgGap                     419023.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95233024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93114752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1487128.975094628753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1234861444.756924867630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1207394371.755986213684                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1792                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1488016                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454960                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    140292000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 110545866000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1930498529000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     78287.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     74290.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1326839.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95233024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95347712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93117440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93117440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        93001                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          93113                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        90935                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         90935                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1487129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1234861445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1236348574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1487129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1487129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1207429226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1207429226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1207429226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1487129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1234861445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2443777800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489808                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454918                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        90982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90992                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             82752258000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7449040000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       110686158000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                55545.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           74295.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1394542                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1352597                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       197585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   953.823337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   854.510337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.543645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11499      5.82%      5.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          241      0.12%      5.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          493      0.25%      6.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          985      0.50%      6.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1186      0.60%      7.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          715      0.36%      7.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          358      0.18%      7.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11601      5.87%     13.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       170507     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       197585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95347712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93114752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1236.348574                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1207.394372                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               9.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       705824700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       375147135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5320842240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3798745380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6087394560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13933510350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17880756000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48102220365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   623.728774                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  45825355250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2575040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28720017250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       704946480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       374687940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5316386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795900480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6087394560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13908656640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17901685440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48089658420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   623.565887                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45880402250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2575040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28664970250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90935                       # Transaction distribution
system.membus.trans_dist::CleanEvict               97                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       277258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 277258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188465152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188465152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93124                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93124                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6020303000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6101383000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       183857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           48                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       279017                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                280065                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       704512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190411776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              191116288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           91065                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93117440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           184452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000575                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 184347     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    104      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             184452                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77120412500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1585339000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1534945999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
