
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Work Zone/FPGA/TX/TX_UART_Module/pa.fromNcd.tcl}
# create_project -name TX_UART_Module -dir "D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_2" -part xc6slx45tfgg484-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Work Zone/FPGA/TX/TX_UART_Module} {ipcore_dir} }
# add_files [list {ipcore_dir/LogicAnalyzer.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf' to fileset 'constrs_1'
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 4311484 kilobytes

Parsing EDIF File [./planAhead_run_2/TX_UART_Module.data/cache/TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/TX_UART_Module.data/cache/TOP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design LogicAnalyzer.ngc ...
WARNING:NetListWriters:298 - No output is written to LogicAnalyzer.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block LogicAnalyzer is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block LogicAnalyzer is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file LogicAnalyzer.edif ...
ngc2edif: Total memory usage is 4315580 kilobytes

Reading core file 'D:/Work Zone/FPGA/TX/TX_UART_Module/ipcore_dir/LogicAnalyzer.ngc' for (cell view 'LogicAnalyzer', library 'TOP_lib', file 'TOP.ngc')
Parsing EDIF File [./planAhead_run_2/TX_UART_Module.data/cache/LogicAnalyzer_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/TX_UART_Module.data/cache/LogicAnalyzer_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/ipcore_dir/LogicAnalyzer.ncf]
Finished Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/ipcore_dir/LogicAnalyzer.ncf]
Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf]
Finished Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f345d840
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 810.648 ; gain = 152.430
# read_xdl -file "D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx45t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "TOP" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Successfully converted design 'D:\Work Zone\FPGA\TX\TX_UART_Module\TOP.ncd' to 'D:\Work Zone\FPGA\TX\TX_UART_Module\TOP.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd
WARNING: [Designutils 20-665] Net Name: D_Switches<0>. Found in file: D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: D_Switches<1>. Found in file: D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: D_Switches<2>. Found in file: D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: D_Switches<3>. Found in file: D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ncd
INFO: [Designutils 20-671] Placed 51 instances
read_xdl: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 816.195 ; gain = 0.594
# if {[catch {read_twx -name results_1 -file "D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat May 01 01:19:26 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
