$date
	Sat May 16 01:55:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module trans_A_t $end
$scope module a0 $end
$var wire 8 ! a [7:0] $end
$var wire 8 " out [7:0] $end
$scope module a_1 $end
$var wire 8 # a [7:0] $end
$var wire 8 $ b [7:0] $end
$var wire 8 % out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 %
b11111111 $
b1010 #
b1010 "
b1010 !
$end
#50
b111010 "
b111010 %
b111010 !
b111010 #
#100
b10101110 "
b10101110 %
b10101110 !
b10101110 #
#150
