{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607841266915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607841267022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:34:25 2020 " "Processing started: Sun Dec 13 13:34:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607841267022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841267022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841267022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607841268039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607841268039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file sample/ahb_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AHB_package (SystemVerilog) " "Found design unit 1: AHB_package (SystemVerilog)" {  } { { "Sample/AHB_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_package.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841282983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841282983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHB_arbiter_package.sv(32) " "Verilog HDL information at AHB_arbiter_package.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607841283004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_arbiter_package.sv 5 5 " "Found 5 design units, including 5 entities, in source file sample/ahb_arbiter_package.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Prior_Gen " "Found entity 1: Prior_Gen" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283008 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dynamic_Prior_Mask " "Found entity 2: Dynamic_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283008 ""} { "Info" "ISGN_ENTITY_NAME" "3 Req_Collect " "Found entity 3: Req_Collect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283008 ""} { "Info" "ISGN_ENTITY_NAME" "4 Fixed_Prior_Mask " "Found entity 4: Fixed_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283008 ""} { "Info" "ISGN_ENTITY_NAME" "5 BR_Req_Detect " "Found entity 5: BR_Req_Detect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_3 " "Found entity 1: AHB_mux_master_3" {  } { { "Gen_Result/mux/AHB_si_mux_master_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_2 " "Found entity 1: AHB_mux_master_2" {  } { { "Gen_Result/mux/AHB_si_mux_master_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_1 " "Found entity 1: AHB_mux_master_1" {  } { { "Gen_Result/mux/AHB_si_mux_master_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_kemee.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_kemee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_kemee " "Found entity 1: AHB_mux_kemee" {  } { { "Gen_Result/mux/AHB_si_mux_kemee.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_kemee.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_7 " "Found entity 1: AHB_mux_slave_7" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_6 " "Found entity 1: AHB_mux_slave_6" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_6.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_5 " "Found entity 1: AHB_mux_slave_5" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_5.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_4 " "Found entity 1: AHB_mux_slave_4" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_4.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_3 " "Found entity 1: AHB_mux_slave_3" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_2 " "Found entity 1: AHB_mux_slave_2" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_1 " "Found entity 1: AHB_mux_slave_1" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_3 " "Found entity 1: AHB_decoder_master_3" {  } { { "Gen_Result/decoder/AHB_decoder_master_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_2 " "Found entity 1: AHB_decoder_master_2" {  } { { "Gen_Result/decoder/AHB_decoder_master_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_1 " "Found entity 1: AHB_decoder_master_1" {  } { { "Gen_Result/decoder/AHB_decoder_master_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_kemee.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_kemee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_kemee " "Found entity 1: AHB_decoder_kemee" {  } { { "Gen_Result/decoder/AHB_decoder_kemee.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_kemee.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283044 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_7.sv(227) " "Verilog HDL Expression warning at AHB_arbiter_slave_7.sv(227): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_7 " "Found entity 1: AHB_arbiter_slave_7" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_6.sv(225) " "Verilog HDL Expression warning at AHB_arbiter_slave_6.sv(225): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_6 " "Found entity 1: AHB_arbiter_slave_6" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_5.sv(227) " "Verilog HDL Expression warning at AHB_arbiter_slave_5.sv(227): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_5 " "Found entity 1: AHB_arbiter_slave_5" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_4.sv(225) " "Verilog HDL Expression warning at AHB_arbiter_slave_4.sv(225): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_4 " "Found entity 1: AHB_arbiter_slave_4" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_3.sv(225) " "Verilog HDL Expression warning at AHB_arbiter_slave_3.sv(225): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_3 " "Found entity 1: AHB_arbiter_slave_3" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_2.sv(227) " "Verilog HDL Expression warning at AHB_arbiter_slave_2.sv(227): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_2 " "Found entity 1: AHB_arbiter_slave_2" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283066 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_1.sv(227) " "Verilog HDL Expression warning at AHB_arbiter_slave_1.sv(227): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607841283068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_1 " "Found entity 1: AHB_arbiter_slave_1" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/ahb_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/ahb_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_bus " "Found entity 1: AHB_bus" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607841283078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841283078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607841283226 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.haddr 0 TOP.sv(16) " "Net \"master_1_in.haddr\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hsize 0 TOP.sv(16) " "Net \"master_1_in.hsize\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hburst 0 TOP.sv(16) " "Net \"master_1_in.hburst\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hprot 0 TOP.sv(16) " "Net \"master_1_in.hprot\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.htrans 0 TOP.sv(16) " "Net \"master_1_in.htrans\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hwdata 0 TOP.sv(16) " "Net \"master_1_in.hwdata\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_1\[0\] 0 TOP.sv(17) " "Net \"hprior_master_1\[0\]\" at TOP.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.haddr 0 TOP.sv(19) " "Net \"master_2_in.haddr\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hsize 0 TOP.sv(19) " "Net \"master_2_in.hsize\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283237 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hburst 0 TOP.sv(19) " "Net \"master_2_in.hburst\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hprot 0 TOP.sv(19) " "Net \"master_2_in.hprot\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.htrans 0 TOP.sv(19) " "Net \"master_2_in.htrans\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hwdata 0 TOP.sv(19) " "Net \"master_2_in.hwdata\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_2\[0\] 0 TOP.sv(20) " "Net \"hprior_master_2\[0\]\" at TOP.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.haddr 0 TOP.sv(22) " "Net \"master_3_in.haddr\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hsize 0 TOP.sv(22) " "Net \"master_3_in.hsize\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hburst 0 TOP.sv(22) " "Net \"master_3_in.hburst\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hprot 0 TOP.sv(22) " "Net \"master_3_in.hprot\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.htrans 0 TOP.sv(22) " "Net \"master_3_in.htrans\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hwdata 0 TOP.sv(22) " "Net \"master_3_in.hwdata\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_3\[0\] 0 TOP.sv(23) " "Net \"hprior_master_3\[0\]\" at TOP.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.haddr 0 TOP.sv(25) " "Net \"kemee_in.haddr\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283238 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hsize 0 TOP.sv(25) " "Net \"kemee_in.hsize\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hburst 0 TOP.sv(25) " "Net \"kemee_in.hburst\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hprot 0 TOP.sv(25) " "Net \"kemee_in.hprot\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.htrans 0 TOP.sv(25) " "Net \"kemee_in.htrans\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hwdata 0 TOP.sv(25) " "Net \"kemee_in.hwdata\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_kemee\[0\] 0 TOP.sv(26) " "Net \"hprior_kemee\[0\]\" at TOP.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hrdata 0 TOP.sv(29) " "Net \"slave_1_in.hrdata\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hrdata 0 TOP.sv(32) " "Net \"slave_2_in.hrdata\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hrdata 0 TOP.sv(35) " "Net \"slave_3_in.hrdata\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hrdata 0 TOP.sv(38) " "Net \"slave_4_in.hrdata\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hrdata 0 TOP.sv(41) " "Net \"slave_5_in.hrdata\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hrdata 0 TOP.sv(44) " "Net \"slave_6_in.hrdata\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hrdata 0 TOP.sv(47) " "Net \"slave_7_in.hrdata\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hwrite 0 TOP.sv(16) " "Net \"master_1_in.hwrite\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283239 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hmastlock 0 TOP.sv(16) " "Net \"master_1_in.hmastlock\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hwrite 0 TOP.sv(19) " "Net \"master_2_in.hwrite\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hmastlock 0 TOP.sv(19) " "Net \"master_2_in.hmastlock\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hwrite 0 TOP.sv(22) " "Net \"master_3_in.hwrite\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hmastlock 0 TOP.sv(22) " "Net \"master_3_in.hmastlock\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hwrite 0 TOP.sv(25) " "Net \"kemee_in.hwrite\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hmastlock 0 TOP.sv(25) " "Net \"kemee_in.hmastlock\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hreadyout 0 TOP.sv(29) " "Net \"slave_1_in.hreadyout\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hresp 0 TOP.sv(29) " "Net \"slave_1_in.hresp\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hreadyout 0 TOP.sv(32) " "Net \"slave_2_in.hreadyout\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hresp 0 TOP.sv(32) " "Net \"slave_2_in.hresp\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hreadyout 0 TOP.sv(35) " "Net \"slave_3_in.hreadyout\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283240 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hresp 0 TOP.sv(35) " "Net \"slave_3_in.hresp\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hreadyout 0 TOP.sv(38) " "Net \"slave_4_in.hreadyout\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hresp 0 TOP.sv(38) " "Net \"slave_4_in.hresp\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hreadyout 0 TOP.sv(41) " "Net \"slave_5_in.hreadyout\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hresp 0 TOP.sv(41) " "Net \"slave_5_in.hresp\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hreadyout 0 TOP.sv(44) " "Net \"slave_6_in.hreadyout\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hresp 0 TOP.sv(44) " "Net \"slave_6_in.hresp\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hreadyout 0 TOP.sv(47) " "Net \"slave_7_in.hreadyout\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hresp 0 TOP.sv(47) " "Net \"slave_7_in.hresp\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607841283241 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_bus AHB_bus:DUT " "Elaborating entity \"AHB_bus\" for hierarchy \"AHB_bus:DUT\"" {  } { { "Gen_Result/TOP.sv" "DUT" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_1 AHB_bus.sv(81) " "Verilog HDL or VHDL warning at AHB_bus.sv(81): object \"hprior_slave_1\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841283301 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_3 AHB_bus.sv(96) " "Verilog HDL or VHDL warning at AHB_bus.sv(96): object \"hprior_slave_3\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841283302 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_4 AHB_bus.sv(103) " "Verilog HDL or VHDL warning at AHB_bus.sv(103): object \"hprior_slave_4\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841283302 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_6 AHB_bus.sv(119) " "Verilog HDL or VHDL warning at AHB_bus.sv(119): object \"hprior_slave_6\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841283303 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_7 AHB_bus.sv(125) " "Verilog HDL or VHDL warning at AHB_bus.sv(125): object \"hprior_slave_7\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841283304 "|TOP|AHB_bus:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_1 AHB_bus:DUT\|AHB_decoder_master_1:DEC_master_1 " "Elaborating entity \"AHB_decoder_master_1\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_1:DEC_master_1\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_1 AHB_bus:DUT\|AHB_mux_master_1:MUX_master_1 " "Elaborating entity \"AHB_mux_master_1\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_1:MUX_master_1\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_2 AHB_bus:DUT\|AHB_decoder_master_2:DEC_master_2 " "Elaborating entity \"AHB_decoder_master_2\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_2:DEC_master_2\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_2 AHB_bus:DUT\|AHB_mux_master_2:MUX_master_2 " "Elaborating entity \"AHB_mux_master_2\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_2:MUX_master_2\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_3 AHB_bus:DUT\|AHB_decoder_master_3:DEC_master_3 " "Elaborating entity \"AHB_decoder_master_3\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_3:DEC_master_3\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_3 AHB_bus:DUT\|AHB_mux_master_3:MUX_master_3 " "Elaborating entity \"AHB_mux_master_3\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_3:MUX_master_3\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_kemee AHB_bus:DUT\|AHB_decoder_kemee:DEC_kemee " "Elaborating entity \"AHB_decoder_kemee\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_kemee:DEC_kemee\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_kemee" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_kemee AHB_bus:DUT\|AHB_mux_kemee:MUX_kemee " "Elaborating entity \"AHB_mux_kemee\" for hierarchy \"AHB_bus:DUT\|AHB_mux_kemee:MUX_kemee\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_kemee" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_1 AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1 " "Elaborating entity \"AHB_arbiter_slave_1\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AHB_arbiter_slave_1.sv(108) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(108): truncated value with size 32 to match size of target (2)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841283665 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AHB_arbiter_slave_1.sv(130) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(130): truncated value with size 32 to match size of target (2)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841283666 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_1.sv(224) " "SystemVerilog warning at AHB_arbiter_slave_1.sv(224): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 224 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283691 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_1.sv(244) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841283691 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_1.sv(256) " "SystemVerilog warning at AHB_arbiter_slave_1.sv(256): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 256 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283691 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Req_Detect AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|BR_Req_Detect:BRRD " "Elaborating entity \"BR_Req_Detect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|BR_Req_Detect:BRRD\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "BRRD" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prior_Gen AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Prior_Gen:PG_gen\[0\].PG " "Elaborating entity \"Prior_Gen\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Prior_Gen:PG_gen\[0\].PG\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "PG_gen\[0\].PG" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dynamic_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Dynamic_Prior_Mask:DPM " "Elaborating entity \"Dynamic_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Dynamic_Prior_Mask:DPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "DPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Req_Collect AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Req_Collect:RC " "Elaborating entity \"Req_Collect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Req_Collect:RC\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "RC" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_1 AHB_bus:DUT\|AHB_mux_slave_1:MUX_slave_1 " "Elaborating entity \"AHB_mux_slave_1\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_1:MUX_slave_1\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_2 AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2 " "Elaborating entity \"AHB_arbiter_slave_2\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283901 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_2.sv(224) " "SystemVerilog warning at AHB_arbiter_slave_2.sv(224): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 224 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283902 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_2.sv(244) " "Verilog HDL assignment warning at AHB_arbiter_slave_2.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841283902 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_2.sv(256) " "SystemVerilog warning at AHB_arbiter_slave_2.sv(256): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 256 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283903 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fixed_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\|Fixed_Prior_Mask:FPM " "Elaborating entity \"Fixed_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\|Fixed_Prior_Mask:FPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "FPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_2 AHB_bus:DUT\|AHB_mux_slave_2:MUX_slave_2 " "Elaborating entity \"AHB_mux_slave_2\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_2:MUX_slave_2\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_3 AHB_bus:DUT\|AHB_arbiter_slave_3:ARB_slave_3 " "Elaborating entity \"AHB_arbiter_slave_3\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_3:ARB_slave_3\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841283991 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_3.sv(222) " "SystemVerilog warning at AHB_arbiter_slave_3.sv(222): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 222 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283994 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_3.sv(242) " "Verilog HDL assignment warning at AHB_arbiter_slave_3.sv(242): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841283995 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_3.sv(254) " "SystemVerilog warning at AHB_arbiter_slave_3.sv(254): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 254 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841283995 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_3 AHB_bus:DUT\|AHB_mux_slave_3:MUX_slave_3 " "Elaborating entity \"AHB_mux_slave_3\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_3:MUX_slave_3\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_4 AHB_bus:DUT\|AHB_arbiter_slave_4:ARB_slave_4 " "Elaborating entity \"AHB_arbiter_slave_4\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_4:ARB_slave_4\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_4" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284050 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_4.sv(222) " "SystemVerilog warning at AHB_arbiter_slave_4.sv(222): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 222 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284051 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_4.sv(242) " "Verilog HDL assignment warning at AHB_arbiter_slave_4.sv(242): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284051 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_4.sv(254) " "SystemVerilog warning at AHB_arbiter_slave_4.sv(254): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 254 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284052 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_4 AHB_bus:DUT\|AHB_mux_slave_4:MUX_slave_4 " "Elaborating entity \"AHB_mux_slave_4\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_4:MUX_slave_4\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_4" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_5 AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5 " "Elaborating entity \"AHB_arbiter_slave_5\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_5" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284115 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_5.sv(224) " "SystemVerilog warning at AHB_arbiter_slave_5.sv(224): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 224 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284116 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_5.sv(244) " "Verilog HDL assignment warning at AHB_arbiter_slave_5.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284116 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_5.sv(256) " "SystemVerilog warning at AHB_arbiter_slave_5.sv(256): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 256 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284116 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fixed_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\|Fixed_Prior_Mask:FPM " "Elaborating entity \"Fixed_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\|Fixed_Prior_Mask:FPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "FPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_5 AHB_bus:DUT\|AHB_mux_slave_5:MUX_slave_5 " "Elaborating entity \"AHB_mux_slave_5\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_5:MUX_slave_5\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_5" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_6 AHB_bus:DUT\|AHB_arbiter_slave_6:ARB_slave_6 " "Elaborating entity \"AHB_arbiter_slave_6\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_6:ARB_slave_6\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_6" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hlast AHB_arbiter_slave_6.sv(38) " "Verilog HDL or VHDL warning at AHB_arbiter_slave_6.sv(38): object \"hlast\" assigned a value but never read" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607841284205 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_6.sv(222) " "SystemVerilog warning at AHB_arbiter_slave_6.sv(222): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 222 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284206 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_6.sv(242) " "Verilog HDL assignment warning at AHB_arbiter_slave_6.sv(242): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284206 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_6.sv(254) " "SystemVerilog warning at AHB_arbiter_slave_6.sv(254): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 254 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284207 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_6 AHB_bus:DUT\|AHB_mux_slave_6:MUX_slave_6 " "Elaborating entity \"AHB_mux_slave_6\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_6:MUX_slave_6\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_6" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_7 AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7 " "Elaborating entity \"AHB_arbiter_slave_7\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_7" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHB_arbiter_slave_7.sv(108) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(108): truncated value with size 32 to match size of target (1)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284261 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHB_arbiter_slave_7.sv(130) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(130): truncated value with size 32 to match size of target (1)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284262 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_7.sv(224) " "SystemVerilog warning at AHB_arbiter_slave_7.sv(224): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 224 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284264 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_7.sv(244) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607841284265 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_7.sv(256) " "SystemVerilog warning at AHB_arbiter_slave_7.sv(256): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 256 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607841284265 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Req_Detect AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|BR_Req_Detect:BRRD " "Elaborating entity \"BR_Req_Detect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|BR_Req_Detect:BRRD\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "BRRD" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prior_Gen AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Prior_Gen:PG_gen\[0\].PG " "Elaborating entity \"Prior_Gen\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Prior_Gen:PG_gen\[0\].PG\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "PG_gen\[0\].PG" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dynamic_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Dynamic_Prior_Mask:DPM " "Elaborating entity \"Dynamic_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Dynamic_Prior_Mask:DPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "DPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Req_Collect AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Req_Collect:RC " "Elaborating entity \"Req_Collect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Req_Collect:RC\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "RC" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_7 AHB_bus:DUT\|AHB_mux_slave_7:MUX_slave_7 " "Elaborating entity \"AHB_mux_slave_7\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_7:MUX_slave_7\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_7" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841284383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.map.smsg " "Generated suppressed messages file D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841285529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607841285892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607841285892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hclk " "No output dependent on input pin \"hclk\"" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607841286685 "|TOP|hclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hreset_n " "No output dependent on input pin \"hreset_n\"" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607841286685 "|TOP|hreset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607841286685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607841286686 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607841286686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607841286686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607841286748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:34:46 2020 " "Processing ended: Sun Dec 13 13:34:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607841286748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607841286748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607841286748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607841286748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607841291879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607841291886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:34:47 2020 " "Processing started: Sun Dec 13 13:34:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607841291886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607841291886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607841291887 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607841294182 ""}
{ "Info" "0" "" "Project  = AHB_GEN" {  } {  } 0 0 "Project  = AHB_GEN" 0 0 "Fitter" 0 0 1607841294183 ""}
{ "Info" "0" "" "Revision = TOP" {  } {  } 0 0 "Revision = TOP" 0 0 "Fitter" 0 0 1607841294183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607841294435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607841294436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP 5CGTFD9E5F35C7 " "Selected device 5CGTFD9E5F35C7 for design \"TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607841294445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607841294548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607841294548 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607841295840 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607841295895 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607841296429 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607841296787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607841313851 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841313953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607841314006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607841314006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607841314006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607841314007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607841314007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607841314007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607841314007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607841314007 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607841314007 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841314025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607841338641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607841338642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1607841338642 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1607841338643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607841338644 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1607841338644 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607841338645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607841338646 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607841338738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841341573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607841343597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607841344677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841344677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607841347835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X11_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33" {  } { { "loc" "" { Generic "D:/Project/AMBA_BUS/AHB_GEN_201/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33"} { { 12 { 0 ""} 0 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607841368079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607841368079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607841368822 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607841368822 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607841368822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841368827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607841373990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607841374053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607841374732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607841374732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607841375215 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607841377424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.fit.smsg " "Generated suppressed messages file D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607841377933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6746 " "Peak virtual memory: 6746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607841378943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:36:18 2020 " "Processing ended: Sun Dec 13 13:36:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607841378943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607841378943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607841378943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607841378943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607841383212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607841383221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:36:21 2020 " "Processing started: Sun Dec 13 13:36:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607841383221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607841383221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607841383221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607841384358 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607841410446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607841412299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:36:52 2020 " "Processing ended: Sun Dec 13 13:36:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607841412299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607841412299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607841412299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607841412299 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607841413244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607841416391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607841416399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:36:53 2020 " "Processing started: Sun Dec 13 13:36:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607841416399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607841416399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AHB_GEN -c TOP " "Command: quartus_sta AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607841416399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607841416681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607841417755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607841417755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841417825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841417825 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607841419524 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841419524 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607841419525 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607841419525 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607841419525 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607841419526 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607841419526 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1607841419555 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607841419562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841419649 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607841419658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607841419774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607841420828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841420904 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607841420904 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607841420905 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607841420905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841420955 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607841420965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607841421225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607841422038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841422126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607841422126 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607841422127 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607841422127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422165 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607841422175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607841422381 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607841422381 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607841422381 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607841422382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607841422466 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607841423464 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607841423464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607841423558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:37:03 2020 " "Processing ended: Sun Dec 13 13:37:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607841423558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607841423558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607841423558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607841423558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607841427169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607841427177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:37:05 2020 " "Processing started: Sun Dec 13 13:37:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607841427177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607841427177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607841427178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607841428659 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1607841428772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP.svo D:/Project/AMBA_BUS/AHB_GEN_201/simulation/ simulation " "Generated file TOP.svo in folder \"D:/Project/AMBA_BUS/AHB_GEN_201/simulation/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607841429327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607841429471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:37:09 2020 " "Processing ended: Sun Dec 13 13:37:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607841429471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607841429471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607841429471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607841429471 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607841430238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607842035208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607842035216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 13:47:13 2020 " "Processing started: Sun Dec 13 13:47:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607842035216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607842035216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AHB_GEN -c TOP --netlist_type=sgate " "Command: quartus_npp AHB_GEN -c TOP --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607842035216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1607842035452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607842036077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 13:47:16 2020 " "Processing ended: Sun Dec 13 13:47:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607842036077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607842036077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607842036077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607842036077 ""}
