
object0.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)
 14047265000
800000b8 <conv>:
800000b8: 13 01 41 03  	addi	sp, sp, 52
800000bc: 13 02 82 00  	addi	tp, tp, 8
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 26 11 fc  	sw	ra, -52(sp)
800000cc: 83 22 c5 02  	lw	t0, 44(a0)
800000d0: 23 28 51 fe  	sw	t0, -16(sp)
800000d4: 83 22 85 02  	lw	t0, 40(a0)
800000d8: 23 2e 51 fe  	sw	t0, -4(sp)
800000dc: 83 22 45 02  	lw	t0, 36(a0)
800000e0: 23 2a 51 fe  	sw	t0, -12(sp)
800000e4: 83 22 05 02  	lw	t0, 32(a0)
800000e8: 23 22 51 fe  	sw	t0, -28(sp)
800000ec: 83 22 c5 01  	lw	t0, 28(a0)
800000f0: 23 20 51 fe  	sw	t0, -32(sp)
800000f4: 83 22 85 01  	lw	t0, 24(a0)
800000f8: 23 2e 51 fc  	sw	t0, -36(sp)
800000fc: 83 22 45 01  	lw	t0, 20(a0)
80000100: 23 2c 51 fc  	sw	t0, -40(sp)
80000104: 83 22 05 01  	lw	t0, 16(a0)
80000108: 23 24 51 fe  	sw	t0, -24(sp)
8000010c: 83 22 c5 00  	lw	t0, 12(a0)
80000110: 23 2c 51 fe  	sw	t0, -8(sp)
80000114: 83 22 45 00  	lw	t0, 4(a0)
80000118: 23 28 51 fc  	sw	t0, -48(sp)
8000011c: 83 22 05 00  	lw	t0, 0(a0)
80000120: 23 2a 51 fc  	sw	t0, -44(sp)
80000124: 83 22 85 00  	lw	t0, 8(a0)
80000128: 23 26 51 fe  	sw	t0, -20(sp)
8000012c: 57 40 00 5e  	vmv.v.x	v0, zero
80000130: ef 00 40 1e  	jal	0x80000314 <_Z13get_global_idj>
80000134: 0b 20 80 00  	regext	zero, zero, 8
80000138: 2b 2c 00 fe  	vsw.v	v0, -8(v0)
8000013c: 93 02 10 00  	li	t0, 1
80000140: 57 c0 02 5e  	vmv.v.x	v0, t0
80000144: ef 00 00 1d  	jal	0x80000314 <_Z13get_global_idj>
80000148: 0b 20 80 00  	regext	zero, zero, 8
8000014c: 2b 2e 00 fe  	vsw.v	v0, -4(v0)
80000150: 93 02 20 00  	li	t0, 2
80000154: 57 c0 02 5e  	vmv.v.x	v0, t0
80000158: ef 00 c0 1b  	jal	0x80000314 <_Z13get_global_idj>
8000015c: 83 26 81 fe  	lw	a3, -24(sp)
80000160: 0b 20 80 00  	regext	zero, zero, 8
80000164: 2b 27 80 7f  	vlw.v	v14, -8(v0)
80000168: d7 30 e1 96  	vsll.vi	v1, v14, 2
8000016c: 83 22 c1 fe  	lw	t0, -20(sp)
80000170: d7 c0 12 02  	vadd.vx	v1, v1, t0
80000174: 7b a2 00 00  	vlw12.v	v4, 0(v1)
80000178: 63 4a d0 00  	bgtz	a3, 0x8000018c <.LBB0_2>
8000017c: d7 42 40 02  	vadd.vx	v5, v4, zero
80000180: 0b 20 80 00  	regext	zero, zero, 8
80000184: ab 27 c0 7f  	vlw.v	v15, -4(v0)
80000188: 6f 00 00 08  	j	0x80000208 <.LBB0_6>

8000018c <.LBB0_2>:
8000018c: 83 25 41 fe  	lw	a1, -28(sp)
80000190: 03 26 01 fe  	lw	a2, -32(sp)
80000194: b3 82 c5 02  	mul	t0, a1, a2
80000198: d7 e0 e2 96  	vmul.vx	v1, v14, t0
8000019c: d7 e0 16 96  	vmul.vx	v1, v1, a3
800001a0: d7 30 11 96  	vsll.vi	v1, v1, 2
800001a4: 03 23 01 fd  	lw	t1, -48(sp)
800001a8: d7 40 13 02  	vadd.vx	v1, v1, t1
800001ac: 93 92 22 00  	slli	t0, t0, 2
800001b0: 93 93 25 00  	slli	t2, a1, 2
800001b4: 03 25 c1 fd  	lw	a0, -36(sp)
800001b8: 0b 20 80 00  	regext	zero, zero, 8
800001bc: ab 27 c0 7f  	vlw.v	v15, -4(v0)
800001c0: 57 41 f0 02  	vadd.vx	v2, v15, zero
800001c4: 57 61 05 a6  	vmadd.vx	v2, a0, v0
800001c8: 03 23 81 fd  	lw	t1, -40(sp)
800001cc: b3 04 65 02  	mul	s1, a0, t1
800001d0: 57 31 21 96  	vsll.vi	v2, v2, 2
800001d4: 03 23 41 fd  	lw	t1, -44(sp)
800001d8: 57 41 23 02  	vadd.vx	v2, v2, t1
800001dc: 93 94 24 00  	slli	s1, s1, 2
800001e0: 13 15 25 00  	slli	a0, a0, 2
800001e4: d7 41 00 5e  	vmv.v.x	v3, zero
800001e8: d7 46 00 5e  	vmv.v.x	v13, zero

800001ec <.LBB0_3>:
800001ec: 63 46 c0 00  	bgtz	a2, 0x800001f8 <.LBB0_5>
800001f0: d7 42 40 02  	vadd.vx	v5, v4, zero
800001f4: 6f 00 40 0a  	j	0x80000298 <.LBB0_12>

800001f8 <.LBB0_5>:
800001f8: 57 43 00 5e  	vmv.v.x	v6, zero
800001fc: d7 43 20 02  	vadd.vx	v7, v2, zero
80000200: 57 44 10 02  	vadd.vx	v8, v1, zero
80000204: 6f 00 80 07  	j	0x8000027c <.LBB0_9>

80000208 <.LBB0_6>:
80000208: 5b 20 00 00  	join	zero, zero, 0
8000020c: 57 41 00 5e  	vmv.v.x	v2, zero
80000210: b7 32 00 80  	lui	t0, 524291
80000214: 83 a2 82 00  	lw	t0, 8(t0)
80000218: 03 23 01 ff  	lw	t1, -16(sp)
8000021c: 33 33 60 00  	snez	t1, t1
80000220: d7 c0 02 5e  	vmv.v.x	v1, t0
80000224: d7 91 50 6e  	vmflt.vv	v3, v5, v1
80000228: 57 42 03 5e  	vmv.v.x	v4, t1
8000022c: d7 81 41 26  	vand.vv	v3, v4, v3

80000230 <.Lpcrel_hi0>:
80000230: 17 03 00 00  	auipc	t1, 0
80000234: 5b 30 03 01  	setrpc	zero, t1, 16
80000238: 5b 14 31 00  	vbne	v3, v2, 0x80000240 <.LBB0_8>
8000023c: d7 40 50 02  	vadd.vx	v1, v5, zero

80000240 <.LBB0_8>:
80000240: 5b 20 00 00  	join	zero, zero, 0
80000244: 83 22 41 ff  	lw	t0, -12(sp)
80000248: 57 e7 f2 a6  	vmadd.vx	v14, t0, v15
8000024c: 83 22 c1 ff  	lw	t0, -4(sp)
80000250: 57 e7 02 a6  	vmadd.vx	v14, t0, v0
80000254: 57 30 e1 96  	vsll.vi	v0, v14, 2
80000258: 83 22 81 ff  	lw	t0, -8(sp)
8000025c: 57 c0 02 02  	vadd.vx	v0, v0, t0
80000260: 7b 60 10 00  	vsw12.v	v1, 0(v0)
80000264: 83 20 c1 fc  	lw	ra, -52(sp)
80000268: 13 01 c1 fc  	addi	sp, sp, -52
8000026c: 13 02 82 ff  	addi	tp, tp, -8
80000270: 0b 20 10 00  	regext	zero, zero, 1
80000274: 57 40 02 5e  	vmv.v.x	v0, tp
80000278: 67 80 00 00  	ret

8000027c <.LBB0_9>:
8000027c: 63 46 b0 00  	bgtz	a1, 0x80000288 <.LBB0_11>
80000280: d7 42 40 02  	vadd.vx	v5, v4, zero
80000284: 6f 00 c0 03  	j	0x800002c0 <.LBB0_13>

80000288 <.LBB0_11>:
80000288: d7 c4 05 5e  	vmv.v.x	v9, a1
8000028c: 57 45 70 02  	vadd.vx	v10, v7, zero
80000290: d7 45 80 02  	vadd.vx	v11, v8, zero
80000294: 6f 00 40 05  	j	0x800002e8 <.LBB0_14>

80000298 <.LBB0_12>:
80000298: 5b 20 00 00  	join	zero, zero, 0
8000029c: d7 b1 30 02  	vadd.vi	v3, v3, 1
800002a0: d7 c0 12 02  	vadd.vx	v1, v1, t0
800002a4: 57 c1 24 02  	vadd.vx	v2, v2, s1
800002a8: 57 c3 06 5e  	vmv.v.x	v6, a3
800002ac: 57 42 50 02  	vadd.vx	v4, v5, zero

800002b0 <.Lpcrel_hi1>:
800002b0: 17 03 00 00  	auipc	t1, 0
800002b4: 5b 30 83 f5  	setrpc	zero, t1, -168
800002b8: db 08 33 f4  	vbeq	v3, v6, 0x80000208 <.LBB0_6>
800002bc: 6f f0 1f f3  	j	0x800001ec <.LBB0_3>

800002c0 <.LBB0_13>:
800002c0: 5b 20 00 00  	join	zero, zero, 0
800002c4: 57 b3 60 02  	vadd.vi	v6, v6, 1
800002c8: 57 c4 83 02  	vadd.vx	v8, v8, t2
800002cc: d7 43 75 02  	vadd.vx	v7, v7, a0
800002d0: d7 44 06 5e  	vmv.v.x	v9, a2
800002d4: 57 42 50 02  	vadd.vx	v4, v5, zero

800002d8 <.Lpcrel_hi2>:
800002d8: 17 03 00 00  	auipc	t1, 0
800002dc: 5b 30 03 fc  	setrpc	zero, t1, -64
800002e0: db 8c 64 fa  	vbeq	v6, v9, 0x80000298 <.LBB0_12>
800002e4: 6f f0 9f f9  	j	0x8000027c <.LBB0_9>

800002e8 <.LBB0_14>:
800002e8: fb 22 05 00  	vlw12.v	v5, 0(v10)
800002ec: 7b a6 05 00  	vlw12.v	v12, 0(v11)
800002f0: d7 12 46 a2  	vfmadd.vv	v5, v12, v4
800002f4: 8b 94 14 00  	vsub12.vi	v9, v9, 1
800002f8: d7 35 b2 02  	vadd.vi	v11, v11, 4
800002fc: 57 35 a2 02  	vadd.vi	v10, v10, 4
80000300: 57 42 50 02  	vadd.vx	v4, v5, zero

80000304 <.Lpcrel_hi3>:
80000304: 17 03 00 00  	auipc	t1, 0
80000308: 5b 30 c3 fb  	setrpc	zero, t1, -68
8000030c: db 8a 96 fa  	vbeq	v9, v13, 0x800002c0 <.LBB0_13>
80000310: 6f f0 9f fd  	j	0x800002e8 <.LBB0_14>

80000314 <_Z13get_global_idj>:
80000314: 13 01 41 00  	addi	sp, sp, 4
80000318: 23 2e 11 fe  	sw	ra, -4(sp)
8000031c: d7 40 00 02  	vadd.vx	v1, v0, zero
80000320: 93 02 20 00  	li	t0, 2
80000324: 57 c0 02 5e  	vmv.v.x	v0, t0

80000328 <.Lpcrel_hi0>:
80000328: 17 03 00 00  	auipc	t1, 0
8000032c: 5b 30 43 05  	setrpc	zero, t1, 84
80000330: 5b 04 10 04  	vbeq	v1, v0, 0x80000378 <.LBB0_5>
80000334: 6f 00 40 00  	j	0x80000338 <.LBB0_1>

80000338 <.LBB0_1>:
80000338: 93 02 10 00  	li	t0, 1
8000033c: 57 c0 02 5e  	vmv.v.x	v0, t0

80000340 <.Lpcrel_hi1>:
80000340: 17 03 00 00  	auipc	t1, 0
80000344: 5b 30 c3 03  	setrpc	zero, t1, 60
80000348: 5b 04 10 02  	vbeq	v1, v0, 0x80000370 <.LBB0_4>
8000034c: 6f 00 40 00  	j	0x80000350 <.LBB0_2>

80000350 <.LBB0_2>:
80000350: 57 41 00 5e  	vmv.v.x	v2, zero
80000354: 57 40 00 5e  	vmv.v.x	v0, zero

80000358 <.Lpcrel_hi2>:
80000358: 17 03 00 00  	auipc	t1, 0
8000035c: 5b 30 43 02  	setrpc	zero, t1, 36
80000360: 5b 1e 11 00  	vbne	v1, v2, 0x8000037c <.LBB0_6>
80000364: 6f 00 40 00  	j	0x80000368 <.LBB0_3>

80000368 <.LBB0_3>:
80000368: ef 00 00 10  	jal	0x80000468 <__builtin_riscv_global_id_x>
8000036c: 6f 00 00 01  	j	0x8000037c <.LBB0_6>

80000370 <.LBB0_4>:
80000370: ef 00 c0 12  	jal	0x8000049c <__builtin_riscv_global_id_y>
80000374: 6f 00 80 00  	j	0x8000037c <.LBB0_6>

80000378 <.LBB0_5>:
80000378: ef 00 40 15  	jal	0x800004cc <__builtin_riscv_global_id_z>

8000037c <.LBB0_6>:
8000037c: 5b 20 00 00  	join	zero, zero, 0
80000380: 83 20 c1 ff  	lw	ra, -4(sp)
80000384: 13 01 c1 ff  	addi	sp, sp, -4
80000388: 67 80 00 00  	ret

8000038c <__builtin_riscv_workitem_id_x>:
8000038c: 13 01 41 00  	addi	sp, sp, 4
80000390: 23 2e 11 fe  	sw	ra, -4(sp)
80000394: 73 25 30 80  	csrr	a0, 2051
80000398: 83 22 85 00  	lw	t0, 8(a0)
8000039c: 73 23 00 80  	csrr	t1, 2048
800003a0: 57 a1 08 52  	vid.v	v2
800003a4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003a8: 03 2e 85 01  	lw	t3, 24(a0)
800003ac: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003b0: 83 20 c1 ff  	lw	ra, -4(sp)
800003b4: 13 01 c1 ff  	addi	sp, sp, -4
800003b8: 67 80 00 00  	ret

800003bc <__builtin_riscv_workitem_id_y>:
800003bc: 13 01 41 00  	addi	sp, sp, 4
800003c0: 23 2e 11 fe  	sw	ra, -4(sp)
800003c4: 73 25 30 80  	csrr	a0, 2051
800003c8: 83 22 85 00  	lw	t0, 8(a0)
800003cc: 73 23 00 80  	csrr	t1, 2048
800003d0: 57 a1 08 52  	vid.v	v2
800003d4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003d8: 03 2e 85 01  	lw	t3, 24(a0)
800003dc: 83 2e c5 01  	lw	t4, 28(a0)
800003e0: 33 8f ce 03  	mul	t5, t4, t3
800003e4: 57 60 0f 8a  	vremu.vx	v0, v0, t5
800003e8: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800003ec: d7 c0 0e 5e  	vmv.v.x	v1, t4

800003f0 <.hi2>:
800003f0: 17 03 00 00  	auipc	t1, 0
800003f4: 5b 30 43 01  	setrpc	zero, t1, 20
800003f8: 5b c6 00 00  	vblt	v0, v1, 0x80000404 <.end2>
800003fc: 13 0f f0 ff  	li	t5, -1
80000400: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000404 <.end2>:
80000404: 5b 20 00 00  	join	zero, zero, 0
80000408: 83 20 c1 ff  	lw	ra, -4(sp)
8000040c: 13 01 c1 ff  	addi	sp, sp, -4
80000410: 67 80 00 00  	ret

80000414 <__builtin_riscv_workitem_id_z>:
80000414: 13 01 41 00  	addi	sp, sp, 4
80000418: 23 2e 11 fe  	sw	ra, -4(sp)
8000041c: 73 25 30 80  	csrr	a0, 2051
80000420: 73 23 00 80  	csrr	t1, 2048
80000424: 57 a1 08 52  	vid.v	v2
80000428: 57 40 23 02  	vadd.vx	v0, v2, t1
8000042c: 03 2e 85 01  	lw	t3, 24(a0)
80000430: 83 2e c5 01  	lw	t4, 28(a0)
80000434: 03 2f 05 02  	lw	t5, 32(a0)
80000438: b3 8e ce 03  	mul	t4, t4, t3
8000043c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000440: d7 40 0f 5e  	vmv.v.x	v1, t5

80000444 <.hi3>:
80000444: 17 03 00 00  	auipc	t1, 0
80000448: 5b 30 43 01  	setrpc	zero, t1, 20
8000044c: 5b c6 00 00  	vblt	v0, v1, 0x80000458 <.end3>
80000450: 13 0f f0 ff  	li	t5, -1
80000454: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000458 <.end3>:
80000458: 5b 20 00 00  	join	zero, zero, 0
8000045c: 83 20 c1 ff  	lw	ra, -4(sp)
80000460: 13 01 c1 ff  	addi	sp, sp, -4
80000464: 67 80 00 00  	ret

80000468 <__builtin_riscv_global_id_x>:
80000468: 13 01 41 00  	addi	sp, sp, 4
8000046c: 23 2e 11 fe  	sw	ra, -4(sp)
80000470: ef f0 df f1  	jal	0x8000038c <__builtin_riscv_workitem_id_x>
80000474: 73 25 30 80  	csrr	a0, 2051
80000478: 73 23 80 80  	csrr	t1, 2056
8000047c: 03 2e 85 01  	lw	t3, 24(a0)
80000480: 83 2e 45 02  	lw	t4, 36(a0)
80000484: b3 0f c3 03  	mul	t6, t1, t3
80000488: b3 8f df 01  	add	t6, t6, t4
8000048c: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000490: 83 20 c1 ff  	lw	ra, -4(sp)
80000494: 13 01 c1 ff  	addi	sp, sp, -4
80000498: 67 80 00 00  	ret

8000049c <__builtin_riscv_global_id_y>:
8000049c: 13 01 41 00  	addi	sp, sp, 4
800004a0: 23 2e 11 fe  	sw	ra, -4(sp)
800004a4: ef f0 9f f1  	jal	0x800003bc <__builtin_riscv_workitem_id_y>
800004a8: 73 23 90 80  	csrr	t1, 2057
800004ac: 83 23 c5 01  	lw	t2, 28(a0)
800004b0: 83 2e 85 02  	lw	t4, 40(a0)
800004b4: 33 0e 73 02  	mul	t3, t1, t2
800004b8: 33 0e de 01  	add	t3, t3, t4
800004bc: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004c0: 83 20 c1 ff  	lw	ra, -4(sp)
800004c4: 13 01 c1 ff  	addi	sp, sp, -4
800004c8: 67 80 00 00  	ret

800004cc <__builtin_riscv_global_id_z>:
800004cc: 13 01 41 00  	addi	sp, sp, 4
800004d0: 23 2e 11 fe  	sw	ra, -4(sp)
800004d4: ef f0 1f f4  	jal	0x80000414 <__builtin_riscv_workitem_id_z>
800004d8: 73 25 30 80  	csrr	a0, 2051
800004dc: 73 23 a0 80  	csrr	t1, 2058
800004e0: 83 23 05 02  	lw	t2, 32(a0)
800004e4: 03 2e c5 02  	lw	t3, 44(a0)
800004e8: b3 83 63 02  	mul	t2, t2, t1
800004ec: b3 83 c3 01  	add	t2, t2, t3
800004f0: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004f4: 83 20 c1 ff  	lw	ra, -4(sp)
800004f8: 13 01 c1 ff  	addi	sp, sp, -4
800004fc: 67 80 00 00  	ret
