\hypertarget{group__Clock__Enable__GPIO__Clocks}{}\doxysection{Clock Enable GPIO Clocks}
\label{group__Clock__Enable__GPIO__Clocks}\index{Clock Enable GPIO Clocks@{Clock Enable GPIO Clocks}}


Macros for enabling clocks to GPIO peripherals.  


Collaboration diagram for Clock Enable GPIO Clocks\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__Clock__Enable__GPIO__Clocks}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_ga17c0eb1a7e7645a5d63d8b7a41fbb19c}\label{group__Clock__Enable__GPIO__Clocks_ga17c0eb1a7e7645a5d63d8b7a41fbb19c}} 
\#define {\bfseries GPIOA\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$0) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_ga1bc2b8b73bb42c4d2cd758a732fbe871}\label{group__Clock__Enable__GPIO__Clocks_ga1bc2b8b73bb42c4d2cd758a732fbe871}} 
\#define {\bfseries GPIOB\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$1) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_gab9e994b2e5e4ada47764117634c64728}\label{group__Clock__Enable__GPIO__Clocks_gab9e994b2e5e4ada47764117634c64728}} 
\#define {\bfseries GPIOC\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$2) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_gac08ecd1bbe57ab59746d6da5b972f493}\label{group__Clock__Enable__GPIO__Clocks_gac08ecd1bbe57ab59746d6da5b972f493}} 
\#define {\bfseries GPIOD\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$3) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_gaa93bc85ce9310ae89c709ad615d9bb18}\label{group__Clock__Enable__GPIO__Clocks_gaa93bc85ce9310ae89c709ad615d9bb18}} 
\#define {\bfseries GPIOE\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$4) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_ga1a46c65e3a2959ce65c503bc735d45ea}\label{group__Clock__Enable__GPIO__Clocks_ga1a46c65e3a2959ce65c503bc735d45ea}} 
\#define {\bfseries GPIOF\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$5) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_ga84b14038fe3d35ca857056c98f796c64}\label{group__Clock__Enable__GPIO__Clocks_ga84b14038fe3d35ca857056c98f796c64}} 
\#define {\bfseries GPIOG\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$6) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_ga2be7b357e112e2036141678aa6bc3506}\label{group__Clock__Enable__GPIO__Clocks_ga2be7b357e112e2036141678aa6bc3506}} 
\#define {\bfseries GPIOH\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$7) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__GPIO__Clocks_gae7a11cdb49af5cb6c9fa08a57d474eba}\label{group__Clock__Enable__GPIO__Clocks_gae7a11cdb49af5cb6c9fa08a57d474eba}} 
\#define {\bfseries GPIOI\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$AHB1\+ENR $\vert$= (1$<$$<$8) )
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros for enabling clocks to GPIO peripherals. 

