{
    "data": [
        {
            "NLPfilename": "BiasVoltageGenerator",
            "LLMprompt": "Design a BiasVoltageGenerator with a source PMOS and a load NMOS. Position the load below the source. Short the drains of both transistors and the load gate. Connect the source gate and load source."
        },
        {
            "NLPfilename": "CrossCoupledInverters",
            "LLMprompt": "Cross-coupled inverters consist of two inverters, where the output of one is the input of the other. Use interdigitated placement to match the PFET and NFET of both inverters."
        },
        {
            "NLPfilename": "DiffPair",
            "LLMprompt": "Create an NFET differential pair without using any matching techniques. Place two NFETs side by side and connect their sources."
        },
        {
            "NLPfilename": "SourceFollow",
            "LLMprompt": "Design an N-type source follower with the amplifier named 'srcfoll' and the load named 'isrc'. Place the load below the amplifier and route the load source to the amplifier drain without using any matching techniques."
        },
        {
            "NLPfilename": "CascodeCommonGate",
            "LLMprompt": "Design a cascode common gate stage with two NFETs: an input NFET and an output NFET. Connect the source of the input to the drain of the output. Place the output above the input and parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "CTATVGen",
            "LLMprompt": "Design a CTAT voltage generator with a pair of NMOS transistors: one source and one load. Connect the drain of the source to the source of the load. Place the source above the load and parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "Inverter",
            "LLMprompt": "Design an inverter with a PMOS for pull-up and an NMOS for pull-down. Connect their drains to form the output node and their gates to form the input node. Place the PFET above the NFET and parametrize everything."
        },
        {
            "NLPfilename": "CascodeCommonSource",
            "LLMprompt": "Design a cascode common source stage with an input NMOS and a bias NFET stacked above each other, with the input at the bottom. Connect the bias source to the input drain and parametrize everything."
        },
        {
            "NLPfilename": "CurrentMirrorNtype",
            "LLMprompt": "Design an N-type current mirror with two NMOS transistors: a reference and a mirror. Place them side by side, connecting the gates and sources together. Connect the drain and gate of the mirror transistor. Parametrize everything without using special placement techniques."
        },
        {
            "NLPfilename": "LowNoiseAmp",
            "LLMprompt": "Design a low noise amplifier with two NFETs: one for input and one for gain. Connect the gain source and input gate to form the input node, and the input source and gain drain to form the output node without using any special placement strategies."
        },
        {
            "NLPfilename": "ULPD",
            "LLMprompt": "Design an ultra low power diode with two NFET transistors: one named 'forward' and the other 'leakagered'. Place 'forward' on top and route the gate to the source of both transistors without using any matching techniques."
        },
        {
            "NLPfilename": "ClassBPushPull",
            "LLMprompt": "Design a class B push-pull amplifier with an NFET named 'supply' and a PFET named 'absorb'. Parametrize everything, route the sources together, and route the gates together without using any matching techniques."
        },
        {
            "NLPfilename": "CurrentMirrorNtypeInterdigitated",
            "LLMprompt": "Design an N-type current mirror using interdigitated placement. Parametrize width, length, and fingers."
        },
        {
            "NLPfilename": "NAND",
            "LLMprompt": "Design a NAND gate with two pull-up and two pull-down transistors. Place the pull-up transistors in parallel and the pull-down transistors in series. Place the pull-up network above the pull-down network without using any matching techniques."
        },
        {
            "NLPfilename": "Varactor",
            "LLMprompt": "Design a varactor with two NMOS transistors named 'control' and 'accumulation'. Short the sources and drains, and connect the control source to the accumulation drain."
        },
        {
            "NLPfilename": "CommonSourceAmplifier",
            "LLMprompt": "Design a common source amplifier with an input NMOS and a bias PMOS. Place the input at the bottom and route the input drain to the bias source."
        },
        {
            "NLPfilename": "CurrentMirrorPtype",
            "LLMprompt": "Design a current mirror using PMOS transistors. Parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "NoiseXDiffConv",
            "LLMprompt": "Design a NoiseXDiffConv circuit with two NFET transistors, one below the other, with the gate of one connected to the drain of the other."
        },
        {
            "NLPfilename": "VoltageFollower",
            "LLMprompt": "Design a voltage follower with a transconductance enhancement NFET (tet) and a gate-source capacitance NFET (gsc). Route the source of tet to the drain of gsc and the drain of tet to the gate of gsc without using special placement strategies."
        },
        {
            "NLPfilename": "CommonSourceAmplifierFoldedDiodeLoad",
            "LLMprompt": "Design a common source amplifier with a folded diode load using NFET transistors. Replace the bias transistor with a diode-connected transistor. Route the gate and drain of the diode and short the drains and sources without using special placement techniques."
        },
        {
            "NLPfilename": "CurrentMirrorPtypeInterdigitated",
            "LLMprompt": "Design a P-type current mirror using interdigitated matching. Parametrize width, length, and fingers."
        },
        {
            "NLPfilename": "NOR",
            "LLMprompt": "Design a NOR gate with two pull-up and two pull-down transistors. Place the pull-up transistors in series and the pull-down transistors in parallel. Place the pull-up network above the pull-down network without using any matching techniques."
        },
        {
            "NLPfilename": "CommonSourceAmplifierWDiodeLoad",
            "LLMprompt": "Design a high-speed common source amplifier with a diode load using NFET transistors. Short the source of the input transistor and the diode drain, and also short the diode gate and drain."
        },
        {
            "NLPfilename": "DegenCommonGate",
            "LLMprompt": "Design a degenerated common gate stage with two NFETs named 'isrc' and 'load'. Short the load drain and isrc source."
        },
        {
            "NLPfilename": "PTATVoltageGen",
            "LLMprompt": "Design a PTAT voltage generator with a mirror NMOS and a bias NMOS. Place the bias below the mirror and short the gates. Route the gate of the mirror to its drain and the source of the mirror to the drain of the bias."
        },
        {
            "NLPfilename": "ConstBiasVoltageGen",
            "LLMprompt": "Design a bias voltage generator using two N-type transistors with different threshold voltages. Connect the source of the first transistor (source) to the drain of the second transistor (load), and connect the load gate to its drain. Connect the gate of the source to the source of the load. Parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "DegenCommonSource",
            "LLMprompt": "Design a degenerated common source stage with two NFETs named 'isrc' and 'degen'. Connect the source of 'isrc' to the drain of 'degen' and short the gates of both transistors. Parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "RegulatedCascode",
            "LLMprompt": "Design a regulated cascode with two NMOS transistors named 'cascode' and 'feedback'. Connect the gate of 'cascode' to the drain of 'feedback' and the gate of 'feedback' to the source of 'cascode'. Parametrize everything without using any matching techniques."
        },
        {
            "NLPfilename": "ClassBPushPullInterdigitated",
            "LLMprompt": "Design an interdigitated class B push-pull amplifier. Parametrize the width, length, and fingers."
        },
        {
            "NLPfilename": "CascodeCommonGateInterdigitated",
            "LLMprompt": "Design an interdigitated cascode common gate stage. Parametrize the width, length, and fingers."
        },
        {
            "NLPfilename": "CascodeCommonSourceInterdigitated",
            "LLMprompt": "Design an interdigitated cascode common source stage with an input NMOS and a bias NFET. Connect the bias source to the input drain and parametrize everything."
        },
        {
            "NLPfilename": "ClassBPushPullInterdigitated",
            "LLMprompt": "Design an interdigitated class B push-pull amplifier. Place an NFET named 'supply' and a PFET named 'absorb'. Parametrize everything, route the sources together, and route the gates together."
        },
        {
            "NLPfilename": "CascodeCommonGateInterdigitated",
            "LLMprompt": "Design an interdigitated cascode common gate stage with two NFETs: an input NFET and an output NFET. Connect the source of the input to the drain of the output. Parametrize everything and match the transistors through interdigitation."
        },
        {
            "NLPfilename": "CascodeCommonSourceInterdigitated",
            "LLMprompt": "Design an interdigitated cascode common source stage with an input NMOS and a bias NFET. Connect the bias source to the input drain and parametrize everything."
        },
        {
            "NLPfilename": "CascodeCommonGateCommonCentroid",
            "LLMprompt": "Design a cascode common gate stage with two NFETs: an input NFET and an output NFET. Connect the source of the input to the drain of the output. Parametrize everything and match the transistors using common centroid placement."
        }
    ]
}
