INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:43:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 buffer78/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.820ns  (clk rise@4.820ns - clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 0.861ns (16.072%)  route 4.496ns (83.928%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.303 - 4.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1840, unset)         0.508     0.508    buffer78/clk
                         FDRE                                         r  buffer78/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer78/outs_reg[0]/Q
                         net (fo=38, unplaced)        0.463     1.197    buffer78/control/transmitValue_reg_13
                         LUT3 (Prop_lut3_I0_O)        0.119     1.316 r  buffer78/control/outputValid_i_12/O
                         net (fo=2, unplaced)         0.716     2.032    buffer78/control/outputValid_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.075 r  buffer78/control/outputValid_i_10/O
                         net (fo=1, unplaced)         0.222     2.297    buffer78/control/outputValid_i_10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.340 r  buffer78/control/outputValid_i_8/O
                         net (fo=1, unplaced)         0.377     2.717    buffer69/fifo/outputValid_i_4__0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.760 f  buffer69/fifo/outputValid_i_5/O
                         net (fo=1, unplaced)         0.244     3.004    buffer119/fifo/buffer115_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     3.047 f  buffer119/fifo/outputValid_i_4__0/O
                         net (fo=6, unplaced)         0.276     3.323    fork54/control/generateBlocks[0].regblock/mux26_outs_ready
                         LUT5 (Prop_lut5_I4_O)        0.043     3.366 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_11__3/O
                         net (fo=1, unplaced)         0.244     3.610    fork54/control/generateBlocks[1].regblock/transmitValue_i_17__1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.653 r  fork54/control/generateBlocks[1].regblock/transmitValue_i_8__2/O
                         net (fo=2, unplaced)         0.388     4.041    init0/control/blockStopArray[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.084 r  init0/control/transmitValue_i_17__1/O
                         net (fo=1, unplaced)         0.222     4.306    buffer78/control/transmitValue_i_6__2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.349 r  buffer78/control/transmitValue_i_11__1/O
                         net (fo=1, unplaced)         0.244     4.593    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__113_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.636 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__2/O
                         net (fo=1, unplaced)         0.244     4.880    fork45/control/generateBlocks[8].regblock/transmitValue_reg_9
                         LUT6 (Prop_lut6_I3_O)        0.043     4.923 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__113/O
                         net (fo=22, unplaced)        0.306     5.229    buffer74/control/outputValid_reg_10
                         LUT4 (Prop_lut4_I1_O)        0.043     5.272 f  buffer74/control/fullReg_i_3__5/O
                         net (fo=5, unplaced)         0.272     5.544    buffer74/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     5.587 r  buffer74/control/dataReg[5]_i_1__3/O
                         net (fo=6, unplaced)         0.278     5.865    buffer37/E[0]
                         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.820     4.820 r  
                                                      0.000     4.820 r  clk (IN)
                         net (fo=1840, unset)         0.483     5.303    buffer37/clk
                         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty           -0.035     5.267    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.075    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 -0.790    




