--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\ProgramFiles\app\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml MaiModule.twx MaiModule.ncd -o MaiModule.twr
MaiModule.pcf -ucf MaiModule.ucf

Design file:              MaiModule.ncd
Physical constraint file: MaiModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK80 = PERIOD TIMEGRP "CLK80" 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54798 paths analyzed, 2258 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.911ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/upper_reg_banks_RAMC (SLICE_X16Y16.DX), 1243 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/upper_reg_banks_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.859ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/upper_reg_banks_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.C3      net (fanout=7)        1.258   XLXI_103/XLXN_1<6>
    SLICE_X16Y16.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    SLICE_X15Y17.A5      net (fanout=2)        1.231   XLXI_103/XLXI_419/sy<6>
    SLICE_X15Y17.AMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X13Y17.B5      net (fanout=14)       0.507   PORT_ID<6>
    SLICE_X13Y17.B       Tilo                  0.259   XLXI_272/XLXI_26/XLXN_75
                                                       XLXI_272/XLXI_35
    SLICE_X13Y17.A5      net (fanout=1)        0.230   XLXI_272/XLXN_140
    SLICE_X13Y17.A       Tilo                  0.259   XLXI_272/XLXI_26/XLXN_75
                                                       XLXI_272/XLXI_38
    SLICE_X15Y16.D4      net (fanout=2)        1.190   XLXI_272/enable1
    SLICE_X15Y16.D       Tilo                  0.259   XLXI_272/addra_curr1_dellayed<3>
                                                       XLXI_96/XLXI_37
    SLICE_X14Y16.B3      net (fanout=2)        0.408   presentToPBData
    SLICE_X14Y16.B       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_142/XLXI_36
    SLICE_X14Y17.D4      net (fanout=8)        1.078   XLXI_103/XLXI_142/XLXN_77
    SLICE_X14Y17.D       Tilo                  0.235   XLXI_103/PB_INPUT<6>
                                                       XLXI_103/XLXI_142/XLXI_7/Mmux_O11
    SLICE_X18Y16.C6      net (fanout=1)        0.627   XLXI_103/PB_INPUT<6>
    SLICE_X18Y16.C       Tilo                  0.235   XLXI_103/XLXI_419/KCPSM6_ALU1
                                                       XLXI_103/XLXI_419/data_path_loop[6].alu_mux_lut
    SLICE_X16Y16.DX      net (fanout=2)        1.023   XLXI_103/XLXI_419/alu_result<6>
    SLICE_X16Y16.CLK     Tds                   0.062   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     11.859ns (4.307ns logic, 7.552ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/upper_reg_banks_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/upper_reg_banks_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA5     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.A2      net (fanout=7)        1.724   XLXI_103/XLXN_1<5>
    SLICE_X16Y16.AMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMA
    SLICE_X15Y17.B5      net (fanout=2)        0.503   XLXI_103/XLXI_419/sy<4>
    SLICE_X15Y17.BMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.A3      net (fanout=22)       1.285   PORT_ID<4>
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y16.B6      net (fanout=2)        0.143   XLXI_103/dataFromFlashPresent
    SLICE_X14Y16.B       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_142/XLXI_36
    SLICE_X14Y17.D4      net (fanout=8)        1.078   XLXI_103/XLXI_142/XLXN_77
    SLICE_X14Y17.D       Tilo                  0.235   XLXI_103/PB_INPUT<6>
                                                       XLXI_103/XLXI_142/XLXI_7/Mmux_O11
    SLICE_X18Y16.C6      net (fanout=1)        0.627   XLXI_103/PB_INPUT<6>
    SLICE_X18Y16.C       Tilo                  0.235   XLXI_103/XLXI_419/KCPSM6_ALU1
                                                       XLXI_103/XLXI_419/data_path_loop[6].alu_mux_lut
    SLICE_X16Y16.DX      net (fanout=2)        1.023   XLXI_103/XLXI_419/alu_result<6>
    SLICE_X16Y16.CLK     Tds                   0.062   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     11.852ns (4.024ns logic, 7.828ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/upper_reg_banks_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.848ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/upper_reg_banks_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.C3      net (fanout=7)        1.258   XLXI_103/XLXN_1<6>
    SLICE_X16Y16.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    SLICE_X15Y17.A5      net (fanout=2)        1.231   XLXI_103/XLXI_419/sy<6>
    SLICE_X15Y17.AMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.B5      net (fanout=14)       0.530   PORT_ID<6>
    SLICE_X17Y18.B       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O_SW0
    SLICE_X17Y18.A5      net (fanout=1)        0.230   XLXI_103/XLXI_473/N01
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y16.B6      net (fanout=2)        0.143   XLXI_103/dataFromFlashPresent
    SLICE_X14Y16.B       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_142/XLXI_36
    SLICE_X14Y17.D4      net (fanout=8)        1.078   XLXI_103/XLXI_142/XLXN_77
    SLICE_X14Y17.D       Tilo                  0.235   XLXI_103/PB_INPUT<6>
                                                       XLXI_103/XLXI_142/XLXI_7/Mmux_O11
    SLICE_X18Y16.C6      net (fanout=1)        0.627   XLXI_103/PB_INPUT<6>
    SLICE_X18Y16.C       Tilo                  0.235   XLXI_103/XLXI_419/KCPSM6_ALU1
                                                       XLXI_103/XLXI_419/data_path_loop[6].alu_mux_lut
    SLICE_X16Y16.DX      net (fanout=2)        1.023   XLXI_103/XLXI_419/alu_result<6>
    SLICE_X16Y16.CLK     Tds                   0.062   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     11.848ns (4.283ns logic, 7.565ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/zero_flag_flop (SLICE_X18Y15.B1), 1245 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.895ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA5     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.A2      net (fanout=7)        1.724   XLXI_103/XLXN_1<5>
    SLICE_X16Y16.AMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMA
    SLICE_X15Y17.B5      net (fanout=2)        0.503   XLXI_103/XLXI_419/sy<4>
    SLICE_X15Y17.BMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.A3      net (fanout=22)       1.285   PORT_ID<4>
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X14Y15.C4      net (fanout=8)        0.406   XLXI_103/XLXI_142/XLXN_75
    SLICE_X14Y15.C       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_1/Mmux_O11
    SLICE_X17Y15.A3      net (fanout=1)        0.563   XLXI_103/PB_INPUT<0>
    SLICE_X17Y15.A       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[0].alu_mux_lut
    SLICE_X18Y15.B1      net (fanout=2)        0.755   XLXI_103/XLXI_419/alu_result<0>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.895ns (4.603ns logic, 7.292ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.891ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.C3      net (fanout=7)        1.258   XLXI_103/XLXN_1<6>
    SLICE_X16Y16.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    SLICE_X15Y17.A5      net (fanout=2)        1.231   XLXI_103/XLXI_419/sy<6>
    SLICE_X15Y17.AMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.B5      net (fanout=14)       0.530   PORT_ID<6>
    SLICE_X17Y18.B       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O_SW0
    SLICE_X17Y18.A5      net (fanout=1)        0.230   XLXI_103/XLXI_473/N01
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X14Y15.C4      net (fanout=8)        0.406   XLXI_103/XLXI_142/XLXN_75
    SLICE_X14Y15.C       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_1/Mmux_O11
    SLICE_X17Y15.A3      net (fanout=1)        0.563   XLXI_103/PB_INPUT<0>
    SLICE_X17Y15.A       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[0].alu_mux_lut
    SLICE_X18Y15.B1      net (fanout=2)        0.755   XLXI_103/XLXI_419/alu_result<0>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.891ns (4.862ns logic, 7.029ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.864ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y17.C3      net (fanout=7)        1.723   XLXI_103/XLXN_1<6>
    SLICE_X16Y17.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG0
                                                       XLXI_103/XLXI_419/lower_reg_banks_RAMC
    SLICE_X15Y17.C4      net (fanout=2)        0.556   XLXI_103/XLXI_419/sy<2>
    SLICE_X15Y17.CMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.A1      net (fanout=24)       1.202   PORT_ID<2>
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X14Y15.C4      net (fanout=8)        0.406   XLXI_103/XLXI_142/XLXN_75
    SLICE_X14Y15.C       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_1/Mmux_O11
    SLICE_X17Y15.A3      net (fanout=1)        0.563   XLXI_103/PB_INPUT<0>
    SLICE_X17Y15.A       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[0].alu_mux_lut
    SLICE_X18Y15.B1      net (fanout=2)        0.755   XLXI_103/XLXI_419/alu_result<0>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.864ns (4.603ns logic, 7.261ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/zero_flag_flop (SLICE_X18Y15.B5), 1245 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.875ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA5     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.A2      net (fanout=7)        1.724   XLXI_103/XLXN_1<5>
    SLICE_X16Y16.AMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMA
    SLICE_X15Y17.B5      net (fanout=2)        0.503   XLXI_103/XLXI_419/sy<4>
    SLICE_X15Y17.BMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.A3      net (fanout=22)       1.285   PORT_ID<4>
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X13Y15.D5      net (fanout=8)        0.473   XLXI_103/XLXI_142/XLXN_75
    SLICE_X13Y15.D       Tilo                  0.259   XLXI_103/PB_INPUT<1>
                                                       XLXI_103/XLXI_142/XLXI_2/Mmux_O11
    SLICE_X17Y15.B6      net (fanout=1)        0.551   XLXI_103/PB_INPUT<1>
    SLICE_X17Y15.B       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[1].alu_mux_lut
    SLICE_X18Y15.B5      net (fanout=3)        0.656   XLXI_103/XLXI_419/alu_result<1>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.875ns (4.627ns logic, 7.248ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.871ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y16.C3      net (fanout=7)        1.258   XLXI_103/XLXN_1<6>
    SLICE_X16Y16.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG1
                                                       XLXI_103/XLXI_419/upper_reg_banks_RAMC
    SLICE_X15Y17.A5      net (fanout=2)        1.231   XLXI_103/XLXI_419/sy<6>
    SLICE_X15Y17.AMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.B5      net (fanout=14)       0.530   PORT_ID<6>
    SLICE_X17Y18.B       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O_SW0
    SLICE_X17Y18.A5      net (fanout=1)        0.230   XLXI_103/XLXI_473/N01
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X13Y15.D5      net (fanout=8)        0.473   XLXI_103/XLXI_142/XLXN_75
    SLICE_X13Y15.D       Tilo                  0.259   XLXI_103/PB_INPUT<1>
                                                       XLXI_103/XLXI_142/XLXI_2/Mmux_O11
    SLICE_X17Y15.B6      net (fanout=1)        0.551   XLXI_103/PB_INPUT<1>
    SLICE_X17Y15.B       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[1].alu_mux_lut
    SLICE_X18Y15.B5      net (fanout=3)        0.656   XLXI_103/XLXI_419/alu_result<1>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.871ns (4.886ns logic, 6.985ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          XLXI_103/XLXI_419/zero_flag_flop (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.844ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.665 - 0.625)
  Source Clock:         CLK80_IBUF_BUFG rising at 0.000ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Trcko_DOA             2.100   XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                                       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X16Y17.C3      net (fanout=7)        1.723   XLXI_103/XLXN_1<6>
    SLICE_X16Y17.CMUX    Tilo                  0.326   XLXI_103/XLXI_419/KCPSM6_REG0
                                                       XLXI_103/XLXI_419/lower_reg_banks_RAMC
    SLICE_X15Y17.C4      net (fanout=2)        0.556   XLXI_103/XLXI_419/sy<2>
    SLICE_X15Y17.CMUX    Tilo                  0.337   XLXI_103/XLXI_419/KCPSM6_PORT_ID
                                                       XLXI_103/XLXI_419/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X17Y18.A1      net (fanout=24)       1.202   PORT_ID<2>
    SLICE_X17Y18.A       Tilo                  0.259   XLXI_103/XLXI_473/N01
                                                       XLXI_103/XLXI_473/O
    SLICE_X14Y16.A6      net (fanout=1)        1.445   XLXI_103/XLXN_1181
    SLICE_X14Y16.A       Tilo                  0.235   XLXI_272/addra_curr1_dellayed<5>
                                                       XLXI_103/XLXI_478
    SLICE_X14Y15.B4      net (fanout=2)        0.611   XLXI_103/dataFromFlashPresent
    SLICE_X14Y15.B       Tilo                  0.235   XLXI_103/PB_INPUT<0>
                                                       XLXI_103/XLXI_142/XLXI_38
    SLICE_X13Y15.D5      net (fanout=8)        0.473   XLXI_103/XLXI_142/XLXN_75
    SLICE_X13Y15.D       Tilo                  0.259   XLXI_103/PB_INPUT<1>
                                                       XLXI_103/XLXI_142/XLXI_2/Mmux_O11
    SLICE_X17Y15.B6      net (fanout=1)        0.551   XLXI_103/PB_INPUT<1>
    SLICE_X17Y15.B       Tilo                  0.259   XLXI_103/XLXI_419/KCPSM6_ALU0
                                                       XLXI_103/XLXI_419/data_path_loop[1].alu_mux_lut
    SLICE_X18Y15.B5      net (fanout=3)        0.656   XLXI_103/XLXI_419/alu_result<1>
    SLICE_X18Y15.CLK     Tas                   0.617   XLXI_103/XLXI_419/KCPSM6_FLAGS
                                                       XLXI_103/XLXI_419/lower_zero_lut/LUT5
                                                       XLXI_103/XLXI_419/upper_zero_muxcy
                                                       XLXI_103/XLXI_419/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     11.844ns (4.627ns logic, 7.217ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK80 = PERIOD TIMEGRP "CLK80" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/stack_ram_high_RAMA_D1 (SLICE_X16Y12.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_103/XLXI_419/address_loop[5].pc_flop (FF)
  Destination:          XLXI_103/XLXI_419/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         CLK80_IBUF_BUFG rising at 12.500ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_103/XLXI_419/address_loop[5].pc_flop to XLXI_103/XLXI_419/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.200   XLXI_103/XLXI_419/KCPSM6_PC1
                                                       XLXI_103/XLXI_419/address_loop[5].pc_flop
    SLICE_X16Y12.AI      net (fanout=3)        0.137   XLXI_103/ProgAddr_DUMMY<5>
    SLICE_X16Y12.CLK     Tdh         (-Th)     0.004   XLXI_103/XLXI_419/KCPSM6_STACK_RAM1
                                                       XLXI_103/XLXI_419/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.196ns logic, 0.137ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/stack_ram_high_RAMB (SLICE_X16Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_103/XLXI_419/address_loop[6].pc_flop (FF)
  Destination:          XLXI_103/XLXI_419/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         CLK80_IBUF_BUFG rising at 12.500ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_103/XLXI_419/address_loop[6].pc_flop to XLXI_103/XLXI_419/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.200   XLXI_103/XLXI_419/KCPSM6_PC1
                                                       XLXI_103/XLXI_419/address_loop[6].pc_flop
    SLICE_X16Y12.BX      net (fanout=3)        0.247   XLXI_103/ProgAddr_DUMMY<6>
    SLICE_X16Y12.CLK     Tdh         (-Th)     0.111   XLXI_103/XLXI_419/KCPSM6_STACK_RAM1
                                                       XLXI_103/XLXI_419/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.089ns logic, 0.247ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_103/XLXI_419/stack_ram_low_RAMC (SLICE_X16Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_103/XLXI_419/address_loop[0].pc_flop (FF)
  Destination:          XLXI_103/XLXI_419/stack_ram_low_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         CLK80_IBUF_BUFG rising at 12.500ns
  Destination Clock:    CLK80_IBUF_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_103/XLXI_419/address_loop[0].pc_flop to XLXI_103/XLXI_419/stack_ram_low_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.200   XLXI_103/XLXI_419/KCPSM6_PC0
                                                       XLXI_103/XLXI_419/address_loop[0].pc_flop
    SLICE_X16Y11.CX      net (fanout=3)        0.243   XLXI_103/ProgAddr_DUMMY<0>
    SLICE_X16Y11.CLK     Tdh         (-Th)     0.098   XLXI_103/XLXI_419/KCPSM6_STACK_RAM0
                                                       XLXI_103/XLXI_419/stack_ram_low_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.102ns logic, 0.243ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK80 = PERIOD TIMEGRP "CLK80" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_94/third_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKA
  Logical resource: XLXI_94/third_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: CLK80_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: XLXI_94/third_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKB
  Logical resource: XLXI_94/third_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: CLK80_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_94/second_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKA
  Logical resource: XLXI_94/second_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: CLK80_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK80
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK80          |   11.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 54798 paths, 0 nets, and 2184 connections

Design statistics:
   Minimum period:  11.911ns{1}   (Maximum frequency:  83.956MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 28 16:59:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



