
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354513500                       # Number of ticks simulated
final_tick                               2261605654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              249403133                       # Simulator instruction rate (inst/s)
host_op_rate                                249395818                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              749979606                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767724                       # Number of bytes of host memory used
host_seconds                                     0.47                       # Real time elapsed on the host
sim_insts                                   117885731                       # Number of instructions simulated
sim_ops                                     117885731                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       121920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       211712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        83968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       121920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        260032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       598976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          598976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9359                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9359                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    343907919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    597190234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     94777773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    236854168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    294804006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1739939382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3307473481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    343907919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     94777773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    294804006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        733489698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1689571765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1689571765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1689571765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    343907919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    597190234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     94777773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    236854168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    294804006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1739939382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4997045247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138920000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151179500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61937500     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5021                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412565                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64939                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.933479                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.589265                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.823300                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969556                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130022                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30561                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56266                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56266                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56266                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56266                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2869                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2869                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5000                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5000                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5000                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5000                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61266                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61266                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61266                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085821                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085821                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076556                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076556                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081611                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081611                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081611                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3151                       # number of writebacks
system.cpu0.dcache.writebacks::total             3151                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.209508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.614630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.357329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334575                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334575                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163563                       # number of overall hits
system.cpu0.icache.overall_hits::total         163563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351563000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357349000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017962000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.274032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.126415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.318662                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.955370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170544                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722569                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893113                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          969                       # number of writebacks
system.cpu1.dcache.writebacks::total              969                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.369423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.434597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357085500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          274.193743                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.044352                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535535                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551034500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560467500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509942500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.816492                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.634530                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.181963                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335224                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621449                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956673                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8258                       # number of writebacks
system.cpu3.dcache.writebacks::total             8258                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.381416                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.489770                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19398                       # number of replacements
system.l2.tags.tagsinuse                  4004.790485                       # Cycle average of tags in use
system.l2.tags.total_refs                       20831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19398                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1288.216416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        43.259197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       192.316859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         6.710558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.178387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        39.301626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        29.172826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         9.125495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         9.903620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   478.604285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   413.065033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    97.827458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   208.442561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   413.079794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   774.586371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.314506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.046952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.009595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.002418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.116847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.100846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.023884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.050889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.100850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.189108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977732                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    438668                       # Number of tag accesses
system.l2.tags.data_accesses                   438668                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12379                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   722                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3960                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4603                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1388                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          744                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3091                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9285                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          578                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1388                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          744                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          846                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2638                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3091                       # number of overall hits
system.l2.overall_hits::total                    9285                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8839                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4063                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5422                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1905                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9641                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18324                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1905                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3308                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          525                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1312                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1633                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9641                       # number of overall misses
system.l2.overall_misses::total                 18324                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27609                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27609                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.652174                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.886884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.859155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.941784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924485                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.767217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.413712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.382346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.506419                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.562949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.502304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.540863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.540848                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.767217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.704429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.413712                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.607970                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.382346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.757226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.663697                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.767217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.704429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.413712                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.607970                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.382346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.757226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.663697                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9359                       # number of writebacks
system.l2.writebacks::total                      9359                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9485                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9359                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7454                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              124                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8878                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8836                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9485                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1771600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1771600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             35367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35367                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33928                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28429                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62357                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12729                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301665                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165934                       # Number of instructions committed
system.switch_cpus0.committedOps               165934                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160127                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17154                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160127                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220826                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112900                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62621                       # number of memory refs
system.switch_cpus0.num_load_insts              34132                       # Number of load instructions
system.switch_cpus0.num_store_insts             28489                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230978.945317                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70686.054683                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765680                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22552                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95899     57.75%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35092     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28769     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166046                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522804230                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655345553.957264                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867458676.042736                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191797                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808203                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522804116                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520450306.181621                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353809.818380                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523211309                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644274612.320343                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878936696.679657                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636481                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363519                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3352                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2233                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1119                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       524496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       206360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1349472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2941712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19398                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.286623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.728959                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62954     83.23%     83.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6939      9.17%     92.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2638      3.49%     95.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2982      3.94%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    130      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75643                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.195403                       # Number of seconds simulated
sim_ticks                                4195402787500                       # Number of ticks simulated
final_tick                               6457364906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1218895                       # Simulator instruction rate (inst/s)
host_op_rate                                  1218895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              600569431                       # Simulator tick rate (ticks/s)
host_mem_usage                                 785132                       # Number of bytes of host memory used
host_seconds                                  6985.71                       # Real time elapsed on the host
sim_insts                                  8514845340                       # Number of instructions simulated
sim_ops                                    8514845340                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1246016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       423808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1014976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     12428672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data   1492543616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       402560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       367680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1509616768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1246016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       423808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     12428672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       402560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14501056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    918626368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       918626368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        19469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        18451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         6622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        15859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       194198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     23320994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         5745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23587762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14353537                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14353537                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       296996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       281466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       101017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       241926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2962450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    355756930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        95953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        87639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             359826421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       296996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       101017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2962450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        95953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3456416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       218960232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218960232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       218960232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       296996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       281466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       101017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       241926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2962450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    355756930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        95953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        87639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           2044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            578786653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4390                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     91419                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   19130     24.11%     24.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    370      0.47%     24.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4296      5.41%     29.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     89      0.11%     30.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55469     69.90%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               79354                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    19123     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     370      0.86%     45.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4296     10.01%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      89      0.21%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   19034     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42912                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4191888381500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27750000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210504000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               14589500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3468461500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4195609686500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999634                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.343147                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.540767                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         4      8.89%      8.89% # number of syscalls executed
system.cpu0.kern.syscall::6                         5     11.11%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        3      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::20                        2      4.44%     31.11% # number of syscalls executed
system.cpu0.kern.syscall::24                        2      4.44%     35.56% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      2.22%     37.78% # number of syscalls executed
system.cpu0.kern.syscall::45                        9     20.00%     57.78% # number of syscalls executed
system.cpu0.kern.syscall::47                        2      4.44%     62.22% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.22%     64.44% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.22%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      2.22%     68.89% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.22%     71.11% # number of syscalls executed
system.cpu0.kern.syscall::71                        8     17.78%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      4.44%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      2.22%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    45                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  179      0.21%      0.22% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.22% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69609     83.35%     83.57% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8608     10.31%     93.88% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     93.88% # number of callpals executed
system.cpu0.kern.callpal::rti                    4990      5.98%     99.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  74      0.09%     99.95% # number of callpals executed
system.cpu0.kern.callpal::imb                      45      0.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 83513                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5171                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                230                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                230                      
system.cpu0.kern.mode_good::user                  230                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.044479                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.085169                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1966906500     87.50%     87.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           280906500     12.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     179                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            37726                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          468.904186                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2593496                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            37726                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.745587                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   468.904186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.915828                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.915828                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7377060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7377060                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2287655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2287655                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1261819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1261819                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        30364                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        30364                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        29222                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        29222                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3549474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3549474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3549474                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3549474                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        35808                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        35808                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        17247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17247                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2172                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        53055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         53055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        53055                       # number of overall misses
system.cpu0.dcache.overall_misses::total        53055                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2323463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2323463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1279066                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1279066                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        31807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        31807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        31394                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31394                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3602529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3602529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3602529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3602529                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015411                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.013484                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013484                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.045367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.069185                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069185                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16705                       # number of writebacks
system.cpu0.dcache.writebacks::total            16705                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            56105                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999742                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7746977                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            56105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           138.079975                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999742                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21416385                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21416385                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10623969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10623969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10623969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10623969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10623969                       # number of overall hits
system.cpu0.icache.overall_hits::total       10623969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        56149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        56149                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        56149                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         56149                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        56149                       # number of overall misses
system.cpu0.icache.overall_misses::total        56149                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10680118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10680118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10680118                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10680118                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10680118                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10680118                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005257                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005257                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        56105                       # number of writebacks
system.cpu0.icache.writebacks::total            56105                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4385                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     78075                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17881     26.35%     26.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4296      6.33%     32.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     88      0.13%     32.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45596     67.19%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67861                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17878     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4296     10.73%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      88      0.22%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17790     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                40052                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4192901645500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210504000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               14423500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2272530000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4195399103000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999832                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.390166                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.590206                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.86%      2.86% # number of syscalls executed
system.cpu1.kern.syscall::3                         4     11.43%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         3      8.57%     22.86% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      2.86%     25.71% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.86%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::23                        1      2.86%     31.43% # number of syscalls executed
system.cpu1.kern.syscall::24                        1      2.86%     34.29% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.86%     37.14% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     14.29%     51.43% # number of syscalls executed
system.cpu1.kern.syscall::47                        1      2.86%     54.29% # number of syscalls executed
system.cpu1.kern.syscall::60                        2      5.71%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     25.71%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::74                        3      8.57%     94.29% # number of syscalls executed
system.cpu1.kern.syscall::132                       1      2.86%     97.14% # number of syscalls executed
system.cpu1.kern.syscall::136                       1      2.86%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    35                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  110      0.15%      0.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58957     81.59%     81.76% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8600     11.90%     93.66% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.66% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.66% # number of callpals executed
system.cpu1.kern.callpal::rti                    4520      6.26%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                  46      0.06%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                      13      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 72256                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              239                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                133                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4392                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                141                      
system.cpu1.kern.mode_good::user                  133                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel     0.589958                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001821                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.059194                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         269722000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           160152000      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783509463500     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     110                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            36289                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          442.915970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1606099                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            36289                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.258563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   442.915970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.865070                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.865070                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5287722                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5287722                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1623166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1623166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       909815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        909815                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15497                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14587                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14587                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2532981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2532981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2532981                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2532981                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        43341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        43341                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10100                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          507                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          507                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1351                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1351                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        53441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        53441                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53441                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1666507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1666507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       919915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       919915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2586422                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2586422                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2586422                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2586422                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026007                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026007                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.010979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010979                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.031680                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.031680                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.084766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020662                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10159                       # number of writebacks
system.cpu1.dcache.writebacks::total            10159                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            40656                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.998753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4171818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40656                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           102.612603                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000014                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.998738                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15618476                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15618476                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7748236                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7748236                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7748236                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7748236                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7748236                       # number of overall hits
system.cpu1.icache.overall_hits::total        7748236                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        40668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        40668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        40668                       # number of overall misses
system.cpu1.icache.overall_misses::total        40668                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7788904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7788904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7788904                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7788904                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7788904                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7788904                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005221                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        40656                       # number of writebacks
system.cpu1.icache.writebacks::total            40656                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1172                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6776872                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  102408     41.00%     41.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    376      0.15%     41.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4296      1.72%     42.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      4      0.00%     42.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 142688     57.13%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              249772                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   102406     48.88%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     376      0.18%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4296      2.05%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       4      0.00%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  102402     48.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               209484                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4182683357500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26884000      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              210504000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 553000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            12688433000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4195609731500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999980                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.717664                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.838701                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      2469     82.05%     82.05% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.50%     82.55% # number of syscalls executed
system.cpu2.kern.syscall::6                        52      1.73%     84.28% # number of syscalls executed
system.cpu2.kern.syscall::15                        1      0.03%     84.31% # number of syscalls executed
system.cpu2.kern.syscall::17                      308     10.24%     94.55% # number of syscalls executed
system.cpu2.kern.syscall::45                      105      3.49%     98.04% # number of syscalls executed
system.cpu2.kern.syscall::48                        3      0.10%     98.14% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     98.17% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.03%     98.21% # number of syscalls executed
system.cpu2.kern.syscall::60                        1      0.03%     98.24% # number of syscalls executed
system.cpu2.kern.syscall::71                       40      1.33%     99.57% # number of syscalls executed
system.cpu2.kern.syscall::73                        6      0.20%     99.77% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.10%     99.87% # number of syscalls executed
system.cpu2.kern.syscall::136                       1      0.03%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.03%     99.93% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3009                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  264      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  559      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                      12      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl               206234      4.24%      4.25% # number of callpals executed
system.cpu2.kern.callpal::rdps                  10557      0.22%      4.47% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.47% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.47% # number of callpals executed
system.cpu2.kern.callpal::rti                   38862      0.80%      5.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                3040      0.06%      5.33% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%      5.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4607796     94.67%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               4867333                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            39420                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              38404                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              38403                      
system.cpu2.kern.mode_good::user                38404                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.974201                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.986932                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       78834998500      1.88%      1.88% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4117553262000     98.12%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     559                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         93750066                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.635146                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3117773628                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         93750066                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.256229                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.005363                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.629784                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999277                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999287                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6517051227                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6517051227                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1970740979                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1970740979                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1111853673                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1111853673                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     17597828                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     17597828                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     17688490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     17688490                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3082594652                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3082594652                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3082594652                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3082594652                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     51119168                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     51119168                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     42549795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     42549795                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        94099                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        94099                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1560                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1560                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     93668963                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      93668963                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     93668963                       # number of overall misses
system.cpu2.dcache.overall_misses::total     93668963                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2021860147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2021860147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1154403468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1154403468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     17691927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     17691927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     17690050                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     17690050                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3176263615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3176263615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3176263615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3176263615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.036859                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036859                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000088                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000088                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029490                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029490                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029490                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029490                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     78939823                       # number of writebacks
system.cpu2.dcache.writebacks::total         78939823                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2843910                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999994                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8242196602                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2843910                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2898.191786                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.010817                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989177                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000021                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16747870980                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16747870980                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8369669622                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8369669622                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8369669622                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8369669622                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8369669622                       # number of overall hits
system.cpu2.icache.overall_hits::total     8369669622                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2843912                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2843912                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2843912                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2843912                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2843912                       # number of overall misses
system.cpu2.icache.overall_misses::total      2843912                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8372513534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8372513534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8372513534                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8372513534                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8372513534                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8372513534                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000340                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000340                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2843910                       # number of writebacks
system.cpu2.icache.writebacks::total          2843910                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4392                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     76499                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17650     26.11%     26.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4296      6.35%     32.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    181      0.27%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  45477     67.27%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               67604                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17648     44.38%     44.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4296     10.80%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     181      0.46%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17643     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39768                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4193106492500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              210504000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               21555500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2267320000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4195605872000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999887                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.387954                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.588249                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::48                        1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  123      0.17%      0.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpipl                58796     81.70%     81.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8596     11.94%     93.82% # number of callpals executed
system.cpu3.kern.callpal::rti                    4419      6.14%     99.96% # number of callpals executed
system.cpu3.kern.callpal::callsys                  11      0.02%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.98% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 15      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71970                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4542                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 28                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 28                      
system.cpu3.kern.mode_good::user                   28                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.006165                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.012254                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       10021131000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             2258000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     123                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            21166                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          483.470460                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1318827                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            21166                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            62.308750                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   483.470460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.944278                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.944278                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4820863                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4820863                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1498303                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1498303                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       826842                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        826842                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13679                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13679                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12605                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12605                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2325145                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2325145                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2325145                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2325145                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        33176                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        33176                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5970                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          395                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1397                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1397                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        39146                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         39146                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        39146                       # number of overall misses
system.cpu3.dcache.overall_misses::total        39146                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1531479                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1531479                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       832812                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       832812                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        14074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2364291                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2364291                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2364291                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2364291                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021663                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021663                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.007168                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007168                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.028066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.028066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.099771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.099771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016557                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016557                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016557                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016557                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2517                       # number of writebacks
system.cpu3.dcache.writebacks::total             2517                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            34359                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3364597                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34359                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            97.924765                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14277255                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14277255                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7087089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7087089                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7087089                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7087089                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7087089                       # number of overall hits
system.cpu3.icache.overall_hits::total        7087089                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        34359                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34359                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        34359                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34359                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        34359                       # number of overall misses
system.cpu3.icache.overall_misses::total        34359                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7121448                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7121448                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7121448                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7121448                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7121448                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7121448                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004825                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004825                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004825                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        34359                       # number of writebacks
system.cpu3.icache.writebacks::total            34359                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7060                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7060                       # Transaction distribution
system.iobus.trans_dist::WriteReq              400924                       # Transaction distribution
system.iobus.trans_dist::WriteResp             400924                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        38460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3742                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        63748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  815968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       153840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4069                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       172092                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24193964                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376110                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376110                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384990                       # Number of tag accesses
system.iocache.tags.data_accesses             3384990                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          942                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              942                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          942                       # number of demand (read+write) misses
system.iocache.demand_misses::total               942                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          942                       # number of overall misses
system.iocache.overall_misses::total              942                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          942                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            942                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          942                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             942                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          942                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            942                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  24109722                       # number of replacements
system.l2.tags.tagsinuse                  3964.144901                       # Cycle average of tags in use
system.l2.tags.total_refs                   123800133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24109722                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.134864                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1156.598412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.066700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.061324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.000960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.386389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.174600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.104638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.003597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     7.379267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.629214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     3.412624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     5.951849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   128.395860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2654.711477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     3.558077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.709913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.282373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.031347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.648123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1609322577                       # Number of tag accesses
system.l2.tags.data_accesses               1609322577                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     78969204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         78969204                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2583976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2583976                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          847                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          620                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1490                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          629                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                663                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data     32726157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              32728574                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        36676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        34046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      2649695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        28069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2748486                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        14466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        21674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     37692814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        15264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37744218                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        36676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        15900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        34046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        22552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      2649695                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     70418971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        28069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        15369                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73221278                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        36676                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        15900                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        34046                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        22552                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      2649695                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     70418971                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        28069                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        15369                       # number of overall hits
system.l2.overall_hits::total                73221278                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         7942                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2855                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14340                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1832                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         1062                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1028                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4298                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5988                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         5300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      9820458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         1459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9833205                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        19469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         6622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       194217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         6290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           226598                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        12466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        10559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data     13500764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         4286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        13528075                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        19469                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         6622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       194217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     23321222                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         6290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5745                       # number of demand (read+write) misses
system.l2.demand_misses::total               23587878                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        19469                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18454                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         6622                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15859                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       194217                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     23321222                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         6290                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5745                       # number of overall misses
system.l2.overall_misses::total              23587878                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     78969204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     78969204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2583976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2583976                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         8789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          975                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15830                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1857                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         1066                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         1005                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         1033                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4961                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         6178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data     42546615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         1564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          42561779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        56145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        40668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      2843912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        34359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2975084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        26932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        32233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     51193578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        19550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      51272293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        56145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        34354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        40668                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      2843912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     93740193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        34359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        21114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96809156                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        56145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        34354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        40668                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      2843912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     93740193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        34359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        21114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96809156                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.903630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.997206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.364103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905875                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.986537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.996248                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.374129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.995160                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866358                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.806791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.857883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.230816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.932864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231034                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.346763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.162831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.068292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.183067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076165                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.462869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.327584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.263720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.219233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263848                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.346763                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.537172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.162831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.412877                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.068292                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.248786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.183067                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.272094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243653                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.346763                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.537172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.162831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.412877                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.068292                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.248786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.183067                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.272094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243653                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             13978353                       # number of writebacks
system.l2.writebacks::total                  13978353                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6118                       # Transaction distribution
system.membus.trans_dist::ReadResp           13761733                       # Transaction distribution
system.membus.trans_dist::WriteReq              25756                       # Transaction distribution
system.membus.trans_dist::WriteResp             25756                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     14353537                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9421673                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            16929                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5817                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           18774                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9836119                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9833069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13755615                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        375168                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1127551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1127551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        63748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70619933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     70683681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               71811232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     24072064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     24072064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       172092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2404230080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2404402172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2428474236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          47797559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                47797559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            47797559                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2355091                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1938                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          111458                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1316434                       # DTB write hits
system.switch_cpus0.dtb.write_misses              164                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          51540                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3671525                       # DTB hits
system.switch_cpus0.dtb.data_misses              2102                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          162998                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1622256                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1039                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1623295                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8391223841                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10678006                       # Number of instructions committed
system.switch_cpus0.committedOps             10678006                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10249779                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         11271                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             479719                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       803895                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10249779                       # number of integer instructions
system.switch_cpus0.num_fp_insts                11271                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13970400                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7997520                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6924                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6830                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3680969                       # number of memory refs
system.switch_cpus0.num_load_insts            2359436                       # Number of load instructions
system.switch_cpus0.num_store_insts           1321533                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8380546542.781141                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10677298.218859                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001272                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998728                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1470255                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        69482      0.65%      0.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6422508     60.14%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           37217      0.35%     61.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           2726      0.03%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            517      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2426805     22.72%     83.89% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1330261     12.46%     96.34% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        390602      3.66%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10680118                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1681546                       # DTB read hits
system.switch_cpus1.dtb.read_misses               921                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           70885                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             940099                       # DTB write hits
system.switch_cpus1.dtb.write_misses               90                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  15                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          32793                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2621645                       # DTB hits
system.switch_cpus1.dtb.data_misses              1011                       # DTB misses
system.switch_cpus1.dtb.data_acv                   15                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          103678                       # DTB accesses
system.switch_cpus1.itb.fetch_hits            1241443                       # ITB hits
system.switch_cpus1.itb.fetch_misses              409                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses        1241852                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8390802143                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7787878                       # Number of instructions committed
system.switch_cpus1.committedOps              7787878                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7468016                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses         10592                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             303363                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       598550                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7468016                       # number of integer instructions
system.switch_cpus1.num_fp_insts                10592                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10267263                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      5860438                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         6733                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         6666                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2628354                       # number of memory refs
system.switch_cpus1.num_load_insts            1683432                       # Number of load instructions
system.switch_cpus1.num_store_insts            944922                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8383017217.184187                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7784925.815813                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000928                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999072                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1049068                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        55205      0.71%      0.71% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4715346     60.54%     61.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           28090      0.36%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           3038      0.04%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            581      0.01%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1715799     22.03%     83.68% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         945287     12.14%     95.82% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        325558      4.18%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7788904                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2034604943                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1590411                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2020183453                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1172137247                       # DTB write hits
system.switch_cpus2.dtb.write_misses           311861                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1132121557                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3206742190                       # DTB hits
system.switch_cpus2.dtb.data_misses           1902272                       # DTB misses
system.switch_cpus2.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3152305010                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8238792475                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2559                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8238795034                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8391220646                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8370611230                       # Number of instructions committed
system.switch_cpus2.committedOps           8370611230                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7901893121                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     337730742                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          136149597                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1099006553                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7901893121                       # number of integer instructions
system.switch_cpus2.num_fp_insts            337730742                       # number of float instructions
system.switch_cpus2.num_int_register_reads  11143722550                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5489203069                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    418316296                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    216514163                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3213601754                       # number of memory refs
system.switch_cpus2.num_load_insts         2041146384                       # Number of load instructions
system.switch_cpus2.num_store_insts        1172455370                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      18291536.591263                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8372929109.408737                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997820                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002180                       # Percentage of idle cycles
system.switch_cpus2.Branches               1291931947                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    195372285      2.33%      2.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4597545081     54.91%     57.25% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        58811323      0.70%     57.95% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      190510297      2.28%     60.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47040492      0.56%     60.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            181      0.00%     60.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      24039997      0.29%     61.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1515316      0.02%     61.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1183215      0.01%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2058980640     24.59%     85.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1172493856     14.00%     99.70% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      25020851      0.30%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8372513534                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1544867                       # DTB read hits
system.switch_cpus3.dtb.read_misses                69                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             504                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             850929                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            392                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2395796                       # DTB hits
system.switch_cpus3.dtb.data_misses                89                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             896                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             921242                       # ITB hits
system.switch_cpus3.itb.fetch_misses               40                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         921282                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8391216136                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7121348                       # Number of instructions committed
system.switch_cpus3.committedOps              7121348                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      6825065                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          1620                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             289036                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       520177                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             6825065                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 1620                       # number of float instructions
system.switch_cpus3.num_int_register_reads      9369752                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      5393662                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          813                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          812                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2401346                       # number of memory refs
system.switch_cpus3.num_load_insts            1545630                       # Number of load instructions
system.switch_cpus3.num_store_insts            855716                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8384098691.761442                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7117444.238558                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000848                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999152                       # Percentage of idle cycles
system.switch_cpus3.Branches                   952103                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        43399      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4307697     60.49%     61.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           27170      0.38%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             71      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              9      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1574647     22.11%     83.59% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         855862     12.02%     95.61% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        312590      4.39%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7121448                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    193712894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     96268596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1447333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3063035                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2888884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       174151                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               6118                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          54309143                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             25756                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            25756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     78969204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2583976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14447461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           18283                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6480                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          24763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         42564829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        42564829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2975088                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     51327937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       131616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       157766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        89048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       139074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      8232515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    280922327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        80973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        96304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289849623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4829888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4031543                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3096320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3948896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    344870592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side  11052849241                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2983296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2508492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11419118268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24861942                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        218606710                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256980                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              213825122     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3412917      1.56%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 277064      0.13%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1043895      0.48%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47712      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          218606710                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.375374                       # Number of seconds simulated
sim_ticks                                3375373751500                       # Number of ticks simulated
final_tick                               9832738658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2449771                       # Simulator instruction rate (inst/s)
host_op_rate                                  2449771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248707340                       # Simulator tick rate (ticks/s)
host_mem_usage                                 788204                       # Number of bytes of host memory used
host_seconds                                 13571.67                       # Real time elapsed on the host
sim_insts                                 33247475587                       # Number of instructions simulated
sim_ops                                   33247475587                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     16037632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data   2375146880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      7307904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data   2307563520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     16005376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data   2514322560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     10032960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data   2338043392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9584460224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     16037632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      7307904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     16005376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     10032960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      49383872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2190731648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2190731648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       250588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data     37111670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       114186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data     36055680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       250084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     39286290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       156765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data     36531928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           149757191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      34230182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           34230182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4751365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    703669299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2165065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    683646817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4741809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    744901971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2972400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    692676890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2839525614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4751365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2165065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4741809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2972400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14630638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       649033799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            649033799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       649033799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4751365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    703669299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2165065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    683646817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4741809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    744901971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2972400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    692676890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3488559413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     707                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  19473256                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   17156     24.61%     24.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     80      0.11%     24.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3456      4.96%     29.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    463      0.66%     30.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  48566     69.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               69721                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    17156     45.32%     45.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      80      0.21%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3456      9.13%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     463      1.22%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   16701     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                37856                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3371524238000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6000000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              169344000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               55156500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3619041500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3375373780000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.343883                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.542964                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::wripir                  415      0.53%      0.53% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  863      1.11%      1.64% # number of callpals executed
system.cpu0.kern.callpal::swpipl                60884     77.96%     79.60% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6917      8.86%     88.46% # number of callpals executed
system.cpu0.kern.callpal::rti                    4838      6.20%     94.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                 838      1.07%     95.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3338      4.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 78093                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5701                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4050                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4050                      
system.cpu0.kern.mode_good::user                 4050                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.710402                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.830684                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4441022811000     58.68%     58.68% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3127697220000     41.32%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     863                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         54733584                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.228993                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2294784987                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         54733584                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            41.926452                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   510.228993                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.996541                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996541                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4751836230                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4751836230                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1569492940                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1569492940                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    724193884                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     724193884                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19008                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19008                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        28928                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28928                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2293686824                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2293686824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2293686824                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2293686824                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     51004142                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     51004142                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      3771415                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3771415                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        14834                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14834                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4827                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     54775557                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54775557                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     54775557                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54775557                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   1620497082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1620497082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    727965299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    727965299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        33842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2348462381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2348462381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2348462381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2348462381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031474                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005181                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.438331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.143001                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.143001                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.023324                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023324                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.023324                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023324                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     15390338                       # number of writebacks
system.cpu0.dcache.writebacks::total         15390338                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         11779066                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         6175536761                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         11779066                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           524.280682                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      12540369146                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     12540369146                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   6252515974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     6252515974                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   6252515974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      6252515974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   6252515974                       # number of overall hits
system.cpu0.icache.overall_hits::total     6252515974                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     11779066                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     11779066                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     11779066                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      11779066                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     11779066                       # number of overall misses
system.cpu0.icache.overall_misses::total     11779066                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   6264295040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   6264295040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   6264295040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   6264295040                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   6264295040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   6264295040                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001880                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001880                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001880                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     11779066                       # number of writebacks
system.cpu0.icache.writebacks::total         11779066                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     853                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  13750874                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   16896     27.23%     27.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3456      5.57%     32.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    458      0.74%     33.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  41233     66.46%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               62043                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    16896     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3456      9.28%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     458      1.23%     55.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   16442     44.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                37252                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3372415375000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              169344000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               53894500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2707949500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3375346563000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.398758                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.600422                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                  436      0.62%      0.62% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  863      1.22%      1.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                53379     75.69%     77.53% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6925      9.82%     87.35% # number of callpals executed
system.cpu1.kern.callpal::rti                    4752      6.74%     94.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                 832      1.18%     95.27% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3338      4.73%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 70525                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             4334                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3896                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1281                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4312                      
system.cpu1.kern.mode_good::user                 3896                      
system.cpu1.kern.mode_good::idle                  416                      
system.cpu1.kern.mode_switch_good::kernel     0.994924                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.324746                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.906740                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3072041000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2983128943000     78.78%     78.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        800597177000     21.14%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     863                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         48222795                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.912153                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2230371483                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         48222795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.251394                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.912153                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.993969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4603597870                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4603597870                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   1524121723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1524121723                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    705247479                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     705247479                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15548                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15548                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2229369202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2229369202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2229369202                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2229369202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     44504569                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     44504569                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      3752700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3752700                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         7390                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7390                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4788                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4788                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     48257269                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      48257269                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     48257269                       # number of overall misses
system.cpu1.dcache.overall_misses::total     48257269                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   1568626292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1568626292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    709000179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    709000179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        22920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        22920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2277626471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2277626471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2277626471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2277626471                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028372                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005293                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005293                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.322173                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322173                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.208901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.208901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021188                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     12972647                       # number of writebacks
system.cpu1.dcache.writebacks::total         12972647                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         11650947                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.976663                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         5694645826                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11650947                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           488.771070                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.976663                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11958289068                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11958289068                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   5961668112                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     5961668112                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   5961668112                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      5961668112                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   5961668112                       # number of overall hits
system.cpu1.icache.overall_hits::total     5961668112                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     11650948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11650948                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     11650948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11650948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     11650948                       # number of overall misses
system.cpu1.icache.overall_misses::total     11650948                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   5973319060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   5973319060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   5973319060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   5973319060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   5973319060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   5973319060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001950                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001950                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     11650947                       # number of writebacks
system.cpu1.icache.writebacks::total         11650947                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     648                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  16296148                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  114225     44.45%     44.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.00%     44.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3456      1.34%     45.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    426      0.17%     45.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 138841     54.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              256952                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   114225     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.00%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3456      1.49%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     426      0.18%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  113815     49.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               231926                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3368076837500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              169344000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48237500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7078951500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3375373656500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.819751                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.902604                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         2      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        82      0.11%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::71                        5      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::256                   23920     33.29%     33.42% # number of syscalls executed
system.cpu2.kern.syscall::257                   47840     66.58%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 71856                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  530      0.15%      0.15% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  892      0.26%      0.41% # number of callpals executed
system.cpu2.kern.callpal::swpipl               164063     47.87%     48.28% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6970      2.03%     50.32% # number of callpals executed
system.cpu2.kern.callpal::rti                   89006     25.97%     76.29% # number of callpals executed
system.cpu2.kern.callpal::callsys               73211     21.36%     97.65% # number of callpals executed
system.cpu2.kern.callpal::rdunique               8056      2.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                342728                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            89898                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              88340                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              88340                      
system.cpu2.kern.mode_good::user                88340                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.982669                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.991259                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      244907644000      7.26%      7.26% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3130466012500     92.74%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     892                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         51273139                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.349300                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2363651554                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51273139                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.099217                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.349300                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4881045820                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4881045820                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1591421431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1591421431                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    771874272                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     771874272                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       118511                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       118511                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       131716                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       131716                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   2363295703                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2363295703                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   2363295703                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2363295703                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     44388689                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44388689                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6911579                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6911579                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        18941                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        18941                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         5689                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5689                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     51300268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      51300268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     51300268                       # number of overall misses
system.cpu2.dcache.overall_misses::total     51300268                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   1635810120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1635810120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    778785851                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    778785851                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       137452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       137452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       137405                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       137405                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2414595971                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2414595971                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2414595971                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2414595971                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027136                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027136                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008875                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008875                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.137801                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.137801                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.041403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.041403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021246                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021246                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021246                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021246                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     16356488                       # number of writebacks
system.cpu2.dcache.writebacks::total         16356488                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         11232821                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         6430070793                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         11232821                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           572.435971                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      12640505701                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     12640505701                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   6303403619                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     6303403619                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   6303403619                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      6303403619                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   6303403619                       # number of overall hits
system.cpu2.icache.overall_hits::total     6303403619                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     11232821                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     11232821                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     11232821                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      11232821                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     11232821                       # number of overall misses
system.cpu2.icache.overall_misses::total     11232821                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   6314636440                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   6314636440                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   6314636440                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   6314636440                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   6314636440                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   6314636440                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001779                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001779                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001779                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     11232821                       # number of writebacks
system.cpu2.icache.writebacks::total         11232821                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     697                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  21171256                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17392     27.48%     27.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3456      5.46%     32.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    504      0.80%     33.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  41932     66.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               63284                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17392     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3456      9.01%     54.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     504      1.31%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   16993     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                38345                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3372383838000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              169344000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               56901500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2736436000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3375346519500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.405251                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.605919                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                  422      0.58%      0.58% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  890      1.23%      1.82% # number of callpals executed
system.cpu3.kern.callpal::swpipl                54207     75.11%     76.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6915      9.58%     86.51% # number of callpals executed
system.cpu3.kern.callpal::rti                    5160      7.15%     93.66% # number of callpals executed
system.cpu3.kern.callpal::callsys                1239      1.72%     95.37% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3338      4.63%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 72171                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             6050                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4460                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               4460                      
system.cpu3.kern.mode_good::user                 4460                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.737190                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.848716                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4439429236000     58.71%     58.71% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3121561229500     41.29%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     890                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         52427829                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.473713                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         2281417659                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         52427829                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.515394                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   510.473713                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.997019                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997019                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       4718190931                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      4718190931                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   1561140176                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1561140176                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    719196018                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     719196018                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16582                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16582                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18704                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   2280336194                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      2280336194                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   2280336194                       # number of overall hits
system.cpu3.dcache.overall_hits::total     2280336194                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     48439308                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     48439308                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      4035129                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4035129                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7999                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7999                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5864                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5864                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     52474437                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      52474437                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     52474437                       # number of overall misses
system.cpu3.dcache.overall_misses::total     52474437                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   1609579484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1609579484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    723231147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    723231147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        24581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        24568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        24568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   2332810631                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   2332810631                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   2332810631                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   2332810631                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.030094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030094                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005579                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005579                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.325414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.325414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.238684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.238684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022494                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022494                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022494                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022494                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     14639091                       # number of writebacks
system.cpu3.dcache.writebacks::total         14639091                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements         11730249                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         6127565729                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         11730249                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           522.373031                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      12512710091                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     12512710091                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   6238759672                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     6238759672                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   6238759672                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      6238759672                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   6238759672                       # number of overall hits
system.cpu3.icache.overall_hits::total     6238759672                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     11730249                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     11730249                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     11730249                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      11730249                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     11730249                       # number of overall misses
system.cpu3.icache.overall_misses::total     11730249                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   6250489921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   6250489921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   6250489921                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   6250489921                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   6250489921                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   6250489921                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001877                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001877                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001877                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks     11730249                       # number of writebacks
system.cpu3.icache.writebacks::total         11730249                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  524                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 524                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18079                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18079                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        35044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       140176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       141625                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   158041                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 167296154                       # number of replacements
system.l2.tags.tagsinuse                  4054.031302                       # Cycle average of tags in use
system.l2.tags.total_refs                   211517354                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 167296154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.264329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      891.836478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    42.815407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   827.169171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    30.042412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   649.029806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    48.045150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   754.943965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    35.734751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   774.414162                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.217734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.201946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.158455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.011730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.184312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.008724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.189066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3839480643                       # Number of tag accesses
system.l2.tags.data_accesses               3839480643                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     59358564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         59358564                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      9830401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9830401                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3587                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          882                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1481                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1038                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6988                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          226                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          330                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          419                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1016                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1587013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      1702563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      1795244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      1840703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6925523                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst     11528478                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst     11536762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst     10982737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst     11573484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           45621461                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data     16037650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data     10466149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     10197708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data     14053100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          50754607                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst     11528478                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     17624663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst     11536762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data     12168712                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst     10982737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     11992952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst     11573484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data     15893803                       # number of demand (read+write) hits
system.l2.demand_hits::total                103301591                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst     11528478                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     17624663                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst     11536762                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data     12168712                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst     10982737                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     11992952                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst     11573484                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data     15893803                       # number of overall hits
system.l2.overall_hits::total               103301591                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2455                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1772                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          758                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8587                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          288                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          588                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          472                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          476                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1824                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      2149094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      2031339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      5095867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      2161439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            11437739                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       250588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       114186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       250084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       156765                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           771623                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data     34962580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data     34024341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data     34190428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data     34370489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       137547838                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       250588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data     37111674                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       114186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data     36055680                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       250084                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     39286295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       156765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data     36531928                       # number of demand (read+write) misses
system.l2.demand_misses::total              149757200                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       250588                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data     37111674                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       114186                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data     36055680                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       250084                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     39286295                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       156765                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data     36531928                       # number of overall misses
system.l2.overall_misses::total             149757200                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     59358564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     59358564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      9830401                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9830401                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6042                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         5083                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15575                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          513                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          895                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2840                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      3736107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      3733902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6891111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      4002142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          18363262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst     11779066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst     11650948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst     11232821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst     11730249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       46393084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     51000230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data     44490490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     44388136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data     48423589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     188302445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst     11779066                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     54736337                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst     11650948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data     48224392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst     11232821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     51279247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst     11730249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data     52425731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            253058791                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst     11779066                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     54736337                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst     11650948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data     48224392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst     11232821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     51279247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst     11730249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data     52425731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           253058791                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.406322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.667671                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.708637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.422049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.551332                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.560311                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.640523                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.920078                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.531844                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.642254                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.575223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.544026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.739484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.540071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622860                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.021274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.009801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.022264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.013364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016632                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.685538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.764755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.770261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.709788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.730462                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.021274                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.678008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.009801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.747665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.022264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.766125                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.013364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.696832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.591788                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.021274                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.678008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.009801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.747665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.022264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.766125                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.013364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.696832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.591788                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             34229942                       # number of writebacks
system.l2.writebacks::total                  34229942                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 520                       # Transaction distribution
system.membus.trans_dist::ReadResp          138319985                       # Transaction distribution
system.membus.trans_dist::WriteReq              17823                       # Transaction distribution
system.membus.trans_dist::WriteResp             17823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     34230182                       # Transaction distribution
system.membus.trans_dist::CleanEvict        114992782                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44695                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20152                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10420                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11493617                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11437730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     138319465                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        36686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    448868244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    448904930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              448905706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       141625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11775176512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  11775318137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11775333753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         299119496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               299119496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           299119496                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          1609353309                       # DTB read hits
system.switch_cpus0.dtb.read_misses          17032620                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      1624365258                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          728001631                       # DTB write hits
system.switch_cpus0.dtb.write_misses          2358300                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      729189522                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2337354940                       # DTB hits
system.switch_cpus0.dtb.data_misses          19390920                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      2353554780                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         6256325485                       # ITB hits
system.switch_cpus0.itb.fetch_misses              244                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     6256325729                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              6750748210                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         6244904120                       # Number of instructions committed
system.switch_cpus0.committedOps           6244904120                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   3711897145                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    4384004692                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           29064615                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    167433490                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          3711897145                       # number of integer instructions
system.switch_cpus0.num_fp_insts           4384004692                       # number of float instructions
system.switch_cpus0.num_int_register_reads   8730497776                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1463935907                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   5454838985                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   3712018020                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           2367930874                       # number of memory refs
system.switch_cpus0.num_load_insts         1637564020                       # Number of load instructions
system.switch_cpus0.num_store_insts         730366854                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      486452976.945654                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      6264295233.054346                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.927941                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.072059                       # Percentage of idle cycles
system.switch_cpus0.Branches                206275730                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    102669058      1.64%      1.64% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1165170952     18.60%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           36899      0.00%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd     1200739123     19.17%     39.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       55004189      0.88%     40.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       11137120      0.18%     40.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult    1154819217     18.43%     58.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        7542142      0.12%     59.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       4916713      0.08%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      1637625266     26.14%     85.24% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      730375027     11.66%     96.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     194259334      3.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        6264295040                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          1561269429                       # DTB read hits
system.switch_cpus1.dtb.read_misses          11822813                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      1571521194                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          709025276                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1853375                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      709967536                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2270294705                       # DTB hits
system.switch_cpus1.dtb.data_misses          13676188                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      2281488730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         5967114668                       # ITB hits
system.switch_cpus1.itb.fetch_misses              249                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     5967114917                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              6750693979                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         5959642872                       # Number of instructions committed
system.switch_cpus1.committedOps           5959642872                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   3530593047                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    4248328040                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           28346594                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    154474040                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          3530593047                       # number of integer instructions
system.switch_cpus1.num_fp_insts           4248328040                       # number of float instructions
system.switch_cpus1.num_int_register_reads   8394727422                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1353250450                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   5275507510                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   3597538746                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           2291357631                       # number of memory refs
system.switch_cpus1.num_load_insts         1580472043                       # Number of load instructions
system.switch_cpus1.num_store_insts         710885588                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      777422883.075139                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      5973271095.924861                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.884838                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.115162                       # Percentage of idle cycles
system.switch_cpus1.Branches                192306582                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     80898548      1.35%      1.35% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1111761397     18.61%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           29121      0.00%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd     1169343730     19.58%     39.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       53142746      0.89%     40.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       11014579      0.18%     40.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult    1108581289     18.56%     59.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        6024126      0.10%     59.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       4045209      0.07%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      1580511517     26.46%     85.80% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      710886877     11.90%     97.71% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     137079921      2.29%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        5973319060                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          1626865194                       # DTB read hits
system.switch_cpus2.dtb.read_misses          13917253                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      1632860559                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          779009667                       # DTB write hits
system.switch_cpus2.dtb.write_misses          2031016                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      762979359                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2405874861                       # DTB hits
system.switch_cpus2.dtb.data_misses          15948269                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2395839918                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         6265321645                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1268                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     6265322913                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              6750748151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         6298688171                       # Number of instructions committed
system.switch_cpus2.committedOps           6298688171                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   3798781109                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    4371760434                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           35217616                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    164322454                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          3798781109                       # number of integer instructions
system.switch_cpus2.num_fp_insts           4371760434                       # number of float instructions
system.switch_cpus2.num_int_register_reads   8859624168                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1508889782                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   5414504393                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   3682272085                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2430912637                       # number of memory refs
system.switch_cpus2.num_load_insts         1649864869                       # Number of load instructions
system.switch_cpus2.num_store_insts         781047768                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      436110484.861837                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      6314637666.138163                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.935398                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.064602                       # Percentage of idle cycles
system.switch_cpus2.Branches                209393979                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     94343222      1.49%      1.49% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1209426813     19.15%     20.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1936999      0.03%     20.68% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     20.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd     1214476918     19.23%     39.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       56747886      0.90%     40.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       18684627      0.30%     41.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult    1114920826     17.66%     58.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        6482016      0.10%     58.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       5025551      0.08%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      1650036325     26.13%     85.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      781061099     12.37%     97.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     161494158      2.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        6314636440                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          1597398309                       # DTB read hits
system.switch_cpus3.dtb.read_misses          18280963                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      1614056189                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          723258214                       # DTB write hits
system.switch_cpus3.dtb.write_misses          2813874                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      725117319                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          2320656523                       # DTB hits
system.switch_cpus3.dtb.data_misses          21094837                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      2339173508                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         6243997754                       # ITB hits
system.switch_cpus3.itb.fetch_misses              331                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     6243998085                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              6750693736                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         6229395084                       # Number of instructions committed
system.switch_cpus3.committedOps           6229395084                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   3715610324                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    4345203554                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           28829492                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    169227281                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          3715610324                       # number of integer instructions
system.switch_cpus3.num_fp_insts           4345203554                       # number of float instructions
system.switch_cpus3.num_int_register_reads   8692805655                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1478340726                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   5401814444                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   3677723602                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           2353964125                       # number of memory refs
system.switch_cpus3.num_load_insts         1627885028                       # Number of load instructions
system.switch_cpus3.num_store_insts         726079097                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      500253963.647663                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      6250439772.352337                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.925896                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.074104                       # Percentage of idle cycles
system.switch_cpus3.Branches                207711395                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    108445759      1.73%      1.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1167439623     18.68%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           29709      0.00%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd     1192142409     19.07%     39.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       54441205      0.87%     40.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       11113294      0.18%     40.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult    1140034330     18.24%     58.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        6966505      0.11%     58.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       4592867      0.07%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      1627926620     26.04%     85.00% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      726080415     11.62%     96.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess     211277185      3.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        6250489921                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    506321377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    213604711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     89074538                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       77585288                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     77045601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       539687                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                520                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         234779476                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17823                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     59358564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9830401                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       134458106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           51674                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         21168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          72842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         18419149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        18419149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      46393084                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    188385872                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     26104539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160999855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     25644538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    141329257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     24863286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    151117564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     26004206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154162406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             710225651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    916830272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4490699755                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    895589760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   3918489760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    872349760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4330317270                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    913533248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4295104280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            20632914105                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       167296674                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        673636394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.466497                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.911240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              497015585     73.78%     73.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               96900097     14.38%     88.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2               22129173      3.29%     91.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3               57275073      8.50%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 316466      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          673636394                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546280                       # Number of seconds simulated
sim_ticks                                546280148500                       # Number of ticks simulated
final_tick                               10379018806500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               70110824                       # Simulator instruction rate (inst/s)
host_op_rate                                 70110822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1115134828                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789228                       # Number of bytes of host memory used
host_seconds                                   489.88                       # Real time elapsed on the host
sim_insts                                 34345756640                       # Number of instructions simulated
sim_ops                                   34345756640                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       218560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       666432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        30080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1245120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    238285184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        77568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       108608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240659136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       218560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        27584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1245120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1568832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    117641664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117641664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        19455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3723206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3760299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1838151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1838151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       400088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1219945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        50494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        55063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2279270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    436195942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       141993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       198814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             440541610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       400088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        50494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2279270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       141993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2871845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       215350428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215350428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       215350428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       400088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1219945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        50494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        55063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2279270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    436195942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       141993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       198814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            655892038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     564                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     29522                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9968     36.05%     36.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   2476      8.95%     45.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    560      2.03%     47.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     10      0.04%     47.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14640     52.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27654                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9966     43.39%     43.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    2476     10.78%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     560      2.44%     56.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      10      0.04%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9958     43.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22970                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            544559264000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              185640500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               27440000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1710500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1505907500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        546279962500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999799                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.680191                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.830621                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    13                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   66      0.26%      0.27% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21463     83.09%     83.37% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1123      4.35%     87.72% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     87.72% # number of callpals executed
system.cpu0.kern.callpal::rti                    3147     12.18%     99.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                  17      0.07%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.98% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  5      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 25830                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3210                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                100                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                  100                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.030841                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.060121                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      546243390500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75811000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      66                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14905                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          491.755905                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1550826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15417                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           100.591944                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   491.755905                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.960461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3130273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3130273                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       936322                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         936322                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       563818                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        563818                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19764                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18876                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18876                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1500140                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1500140                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1500140                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1500140                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8403                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         8902                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8902                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          294                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          294                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          787                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          787                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17305                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17305                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17305                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17305                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       944725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       944725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       572720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       572720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        19663                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19663                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1517445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1517445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1517445                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1517445                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008895                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.015543                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015543                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.014657                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014657                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.040024                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040024                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011404                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8963                       # number of writebacks
system.cpu0.dcache.writebacks::total             8963                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9591                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           84732858                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10103                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8386.900723                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9673827                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9673827                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      4822524                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4822524                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      4822524                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4822524                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      4822524                       # number of overall hits
system.cpu0.icache.overall_hits::total        4822524                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9593                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9593                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9593                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9593                       # number of overall misses
system.cpu0.icache.overall_misses::total         9593                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      4832117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4832117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      4832117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4832117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      4832117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4832117                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001985                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001985                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001985                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001985                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001985                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001985                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9591                       # number of writebacks
system.cpu0.icache.writebacks::total             9591                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     569                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      9791                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2271     26.29%     26.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    560      6.48%     32.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.10%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5798     67.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8638                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2271     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     560     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2262     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5102                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            545876611500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               27440000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              293551000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        546199335000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.390135                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.590646                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7498     81.43%     81.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1120     12.16%     93.72% # number of callpals executed
system.cpu1.kern.callpal::rti                     571      6.20%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9208                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                4                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                578                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  4                      
system.cpu1.kern.mode_good::user                    2                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.003460                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.013699                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           4966500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user              304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        466376655500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2078                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.495860                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             293900                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2525                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           116.396040                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.495860                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           575122                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          575122                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       179586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         179586                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        98937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         98937                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       278523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          278523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       278523                       # number of overall hits
system.cpu1.dcache.overall_hits::total         278523                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3191                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3191                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          507                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          507                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           52                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3698                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3698                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       182777                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       182777                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        99444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        99444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       282221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       282221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       282221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       282221                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005098                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.028603                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028603                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.086884                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.086884                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013103                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          131                       # number of writebacks
system.cpu1.dcache.writebacks::total              131                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3549                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          271669539                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4061                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66897.202413                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1679543                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1679543                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       834448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         834448                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       834448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          834448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       834448                       # number of overall hits
system.cpu1.icache.overall_hits::total         834448                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3549                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3549                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3549                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3549                       # number of overall misses
system.cpu1.icache.overall_misses::total         3549                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       837997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       837997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       837997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       837997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       837997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       837997                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004235                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004235                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3549                       # number of writebacks
system.cpu1.icache.writebacks::total             3549                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    574712                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   61987     48.18%     48.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     48.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    560      0.44%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  66105     51.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              128654                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    61987     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     560      0.45%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   61986     49.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               124535                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            535468972500     98.04%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               27440000      0.01%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10671833500      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        546168482000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.937690                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.967984                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.06%      0.06% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.06%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::4                        99      5.70%      5.81% # number of syscalls executed
system.cpu2.kern.syscall::6                        18      1.04%      6.85% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.06%      6.90% # number of syscalls executed
system.cpu2.kern.syscall::45                       34      1.96%      8.86% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.06%      8.92% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.06%      8.98% # number of syscalls executed
system.cpu2.kern.syscall::73                       21      1.21%     10.18% # number of syscalls executed
system.cpu2.kern.syscall::121                    1561     89.82%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1738                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   23      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  150      0.10%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl               125753     87.97%     88.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                   8215      5.75%     93.84% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     93.84% # number of callpals executed
system.cpu2.kern.callpal::rti                    2339      1.64%     95.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                1748      1.22%     96.70% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     96.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4707      3.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                142945                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2490                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2308                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2309                      
system.cpu2.kern.mode_good::user                 2308                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.927309                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.962276                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       26951952000      4.94%      4.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        519049417000     95.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     150                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4542419                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.798436                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          364054338                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4542827                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.138279                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.798436                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        741676679                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       741676679                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    217335539                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      217335539                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    144174648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     144174648                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1250344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1250344                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1261188                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1261188                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    361510187                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       361510187                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    361510187                       # number of overall hits
system.cpu2.dcache.overall_hits::total      361510187                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4213338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4213338                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       318013                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       318013                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        13008                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13008                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          333                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          333                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4531351                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4531351                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4531351                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4531351                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    221548877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    221548877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    144492661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    144492661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1263352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1263352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1261521                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1261521                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    366041538                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    366041538                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    366041538                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    366041538                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019018                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002201                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.010296                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.010296                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000264                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000264                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012379                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012379                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012379                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012379                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2318084                       # number of writebacks
system.cpu2.dcache.writebacks::total          2318084                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           493519                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999913                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1092363652                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           494031                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2211.123699                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999913                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2184495914                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2184495914                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1091507671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1091507671                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1091507671                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1091507671                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1091507671                       # number of overall hits
system.cpu2.icache.overall_hits::total     1091507671                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       493524                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       493524                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       493524                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        493524                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       493524                       # number of overall misses
system.cpu2.icache.overall_misses::total       493524                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1092001195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1092001195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1092001195                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1092001195                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1092001195                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1092001195                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       493519                       # number of writebacks
system.cpu2.icache.writebacks::total           493519                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     570                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     10732                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2396     26.64%     26.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    560      6.23%     32.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     17      0.19%     33.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6021     66.94%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                8994                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2396     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     560     10.44%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      17      0.32%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2393     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5366                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            545868513500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               27440000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2102500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              302560000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        546200616000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.397442                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.596620                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   69      0.72%      0.73% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.05%      0.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 7785     80.77%     81.55% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1121     11.63%     93.18% # number of callpals executed
system.cpu3.kern.callpal::rti                     639      6.63%     99.81% # number of callpals executed
system.cpu3.kern.callpal::callsys                  11      0.11%     99.93% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%     99.95% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9638                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              708                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 69                      
system.cpu3.kern.mode_good::user                   69                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.097458                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.177606                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      546076093500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8491000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             4572                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          499.988215                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             343481                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5031                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.272908                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   499.988215                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.976539                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976539                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           690549                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          690549                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       213299                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         213299                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       117472                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        117472                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2246                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2246                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2174                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2174                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       330771                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          330771                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       330771                       # number of overall hits
system.cpu3.dcache.overall_hits::total         330771                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5432                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1182                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1182                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          110                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6614                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6614                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6614                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6614                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       218731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       218731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       118654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       118654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       337385                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       337385                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       337385                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       337385                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.024834                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.024834                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009962                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.046689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.046689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.069349                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.069349                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.019604                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019604                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.019604                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019604                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1157                       # number of writebacks
system.cpu3.dcache.writebacks::total             1157                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5950                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          116001652                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6462                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         17951.354379                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2088072                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2088072                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1035111                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1035111                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1035111                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1035111                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1035111                       # number of overall hits
system.cpu3.icache.overall_hits::total        1035111                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         5950                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5950                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         5950                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5950                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         5950                       # number of overall misses
system.cpu3.icache.overall_misses::total         5950                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1041061                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1041061                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1041061                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1041061                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1041061                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1041061                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005715                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005715                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005715                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005715                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         5950                       # number of writebacks
system.cpu3.icache.writebacks::total             5950                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14868                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14868                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12739                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12739                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        54188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        38208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        77854                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   110630                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4044412                       # number of replacements
system.l2.tags.tagsinuse                  3985.546160                       # Cycle average of tags in use
system.l2.tags.total_refs                     5355253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4048373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.322816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      918.672682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     8.970058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     2.705879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     6.072851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     6.103293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   326.187133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2710.986236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     3.891658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.956371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.224285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.079636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.661862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967041                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84508366                       # Number of tag accesses
system.l2.tags.data_accesses                 84508366                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2328335                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2328335                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       439745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           439745                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  194                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 98                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        84239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85101                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         6177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       474069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             488102                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         3508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       728988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            736959                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         6177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1779                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       474069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       813227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2863                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1310162                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         6177                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4191                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3118                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1779                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       474069                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       813227                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4738                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2863                       # number of overall hits
system.l2.overall_hits::total                 1310162                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          300                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          277                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2155                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          603                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              870                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       233261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              240394                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        19455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24513                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      3489946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3495404                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          431                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        19455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3723207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1212                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1705                       # number of demand (read+write) misses
system.l2.demand_misses::total                3760311                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3415                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10416                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          431                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          470                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        19455                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3723207                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1212                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1705                       # number of overall misses
system.l2.overall_misses::total               3760311                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2328335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2328335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       439745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       439745                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1542                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          607                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            968                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       317500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            325495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       493524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         5950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         512615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         7465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      4218934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         3831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4232363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        14607                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       493524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4536434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5070473                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        14607                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       493524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4536434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5070473                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.948768                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.983607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.534884                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.965157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.917412                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.993410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.991667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.380952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.978723                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.898760                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.904369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.896552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.734680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.773406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.738549                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.356026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.121443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.039421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.203697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047820                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.530074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.171589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.827210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.296267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825875                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.356026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.713083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.121443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.208982                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.039421                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.820734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.203697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.373249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741610                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.356026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.713083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.121443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.208982                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.039421                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.820734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.203697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.373249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741610                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1837639                       # number of writebacks
system.l2.writebacks::total                   1837639                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14867                       # Transaction distribution
system.membus.trans_dist::ReadResp            3534785                       # Transaction distribution
system.membus.trans_dist::WriteReq              12227                       # Transaction distribution
system.membus.trans_dist::WriteResp             12227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1838151                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1910579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2627                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1341                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3037                       # Transaction distribution
system.membus.trans_dist::ReadExReq            240682                       # Transaction distribution
system.membus.trans_dist::ReadExResp           240382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3519918                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           512                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        54188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11276121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11330309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11331847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        77854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    358268032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    358345886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               358378718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7540905                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7540905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7540905                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              974148                       # DTB read hits
system.switch_cpus0.dtb.read_misses               379                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34145                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             605246                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15555                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1579394                       # DTB hits
system.switch_cpus0.dtb.data_misses               485                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49700                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             647053                       # ITB hits
system.switch_cpus0.itb.fetch_misses              158                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         647211                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1092560861                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            4831627                       # Number of instructions committed
system.switch_cpus0.committedOps              4831627                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      4642980                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          4020                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             362822                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       334577                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             4642980                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 4020                       # number of float instructions
system.switch_cpus0.num_int_register_reads      6073982                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3567665                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2565                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2556                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1586147                       # number of memory refs
system.switch_cpus0.num_load_insts             980019                       # Number of load instructions
system.switch_cpus0.num_store_insts            606128                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1087729147.503790                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4831713.496210                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004422                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995578                       # Percentage of idle cycles
system.switch_cpus0.Branches                   764178                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        30066      0.62%      0.62% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          3000899     62.10%     62.73% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7433      0.15%     62.88% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1184      0.02%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1039703     21.52%     84.42% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         607324     12.57%     96.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        145281      3.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4832117                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              184531                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             101799                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              286330                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             118026                       # ITB hits
system.switch_cpus1.itb.fetch_misses                6                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         118032                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1092399239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             837989                       # Number of instructions committed
system.switch_cpus1.committedOps               837989                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       800955                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              35046                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        58249                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              800955                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  268                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1094241                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       634221                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               287005                       # number of memory refs
system.switch_cpus1.num_load_insts             184603                       # Number of load instructions
system.switch_cpus1.num_store_insts            102402                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1091561928.448973                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      837310.551027                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000766                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999234                       # Percentage of idle cycles
system.switch_cpus1.Branches                   110921                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5359      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           498820     59.53%     60.16% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3194      0.38%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              8      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          188285     22.47%     83.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102411     12.22%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         39920      4.76%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            837997                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           222748623                       # DTB read hits
system.switch_cpus2.dtb.read_misses            426061                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       215205699                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          145756100                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4351                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      139780952                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           368504723                       # DTB hits
system.switch_cpus2.dtb.data_misses            430412                       # DTB misses
system.switch_cpus2.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       354986651                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1039352518                       # ITB hits
system.switch_cpus2.itb.fetch_misses              779                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1039353297                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1092336770                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1091570769                       # Number of instructions committed
system.switch_cpus2.committedOps           1091570769                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    982834818                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6256489                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           69666969                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    113057912                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           982834818                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6256489                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1309435223                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    684014506                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      3126527                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3125567                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            368999799                       # number of memory refs
system.switch_cpus2.num_load_insts          223238300                       # Number of load instructions
system.switch_cpus2.num_store_insts         145761499                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      558213.903601                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1091778556.096399                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999489                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000511                       # Percentage of idle cycles
system.switch_cpus2.Branches                194230314                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95673074      8.76%      8.76% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        620896491     56.86%     65.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158411      0.01%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3775      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             77      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            166      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       224648484     20.57%     86.21% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      145765109     13.35%     99.56% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       4855588      0.44%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1092001195                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              220477                       # DTB read hits
system.switch_cpus3.dtb.read_misses               334                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1920                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             121438                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            914                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              341915                       # DTB hits
system.switch_cpus3.dtb.data_misses               372                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2834                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             142535                       # ITB hits
system.switch_cpus3.itb.fetch_misses              131                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         142666                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1092401802                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1040668                       # Number of instructions committed
system.switch_cpus3.committedOps              1040668                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       997197                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           565                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              39761                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        81826                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              997197                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  565                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1361914                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       785240                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          285                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               343696                       # number of memory refs
system.switch_cpus3.num_load_insts             221433                       # Number of load instructions
system.switch_cpus3.num_store_insts            122263                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1091361330.960443                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1040471.039557                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000952                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999048                       # Percentage of idle cycles
system.switch_cpus3.Branches                   141020                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         8277      0.80%      0.80% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           633756     60.88%     61.67% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3531      0.34%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             33      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          226263     21.73%     83.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         122285     11.75%     95.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         46913      4.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1041061                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     10163070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4970491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       249512                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         592731                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       581577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq              14867                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4771311                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             12227                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            12227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2328335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       439745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2175353                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2809                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1439                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           325795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          325795                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        512616                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4243828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        23396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       100780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         9431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1419643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     13578069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        17338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15170595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       883392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1657856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       244352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       232464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     59271616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    439168950                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       551744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       487896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              502498270                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4045438                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14235602                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091245                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.413629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13366748     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 633070      4.45%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44726      0.31%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 187833      1.32%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3225      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14235602                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
