Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L c_counter_binary_v12_0_20 -L xlslice_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot toplevel_sim_behav xil_defaultlib.toplevel_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_master.sv" Line 3. Module high_level_state_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_sm.sv" Line 3. Module spi_state_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_master.sv" Line 3. Module high_level_state_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_sm.sv" Line 3. Module spi_state_machine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_20.c_counter_binary_v12_0_20_viv_co...
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package c_counter_binary_v12_0_20.c_counter_binary_v12_0_20_xbip_p...
Compiling package c_counter_binary_v12_0_20.c_counter_binary_v12_0_20_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.high_level_state_machine
Compiling module xil_defaultlib.spi_state_machine
Compiling module xil_defaultlib.spi_top
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.l_clock_out
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IOSTANDA...
Compiling module xil_defaultlib.l_clock_in
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_width=2...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_19.c_addsub_v12_0_19_lut6_legacy [\c_addsub_v12_0_19_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_fabric_legacy [\c_addsub_v12_0_19_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_legacy [\c_addsub_v12_0_19_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_20.c_counter_binary_v12_0_20_legacy [\c_counter_binary_v12_0_20_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_20.c_counter_binary_v12_0_20_viv [\c_counter_binary_v12_0_20_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_20.c_counter_binary_v12_0_20 [\c_counter_binary_v12_0_20(c_xde...]
Compiling architecture led_c_counter_binary_0_0_arch of entity xil_defaultlib.LED_c_counter_binary_0_0 [led_c_counter_binary_0_0_default]
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.LED_xlslice_0_0
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.LED_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.toplevel_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplevel_sim_behav
