// Seed: 898714838
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_27;
  wire id_28;
  wire id_29;
  for (id_30 = -1; (1); id_23 = 1 - id_22) begin : LABEL_0
    wire id_31, id_32;
  end
  integer id_33, id_34 = id_8;
  wire id_35;
  assign id_4 = -1;
  wire id_36;
  id_37(
      .id_0(-1),
      .id_1(id_34 & 1),
      .id_2(id_12),
      .id_3(-1),
      .id_4(id_5),
      .id_5(1'b0),
      .id_6(id_16),
      .id_7(-1),
      .id_8(id_30)
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  logic [7:0][1] id_2 = -1;
  reg id_3;
  wire id_4, id_5;
  final @(-1) id_3 <= -1;
  always_latch id_3 <= id_1;
  bit id_6 = -1'b0, id_7, id_8 = id_1;
  localparam id_9 = 1;
  assign id_1 = 1;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_5,
      id_9,
      id_9,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_5,
      id_9,
      id_5,
      id_5,
      id_5,
      id_4,
      id_9,
      id_5,
      id_9
  );
  assign id_2 = 1 / id_1;
endmodule
