# system info qsys_top_mm_ccb_0 on 2022.08.29.08:13:19
system_info:
name,value
DEVICE,1SM21CHU2F53E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for qsys_top_mm_ccb_0 on 2022.08.29.08:13:19
files:
filepath,kind,attributes,module,is_top
sim/qsys_top_mm_ccb_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_mm_ccb_0,true
mm_ccb_1920/sim/qsys_top_mm_ccb_0_mm_ccb_1920_5p3ibgq.v,VERILOG,,qsys_top_mm_ccb_0_mm_ccb_1920_5p3ibgq,false
mm_ccb_1920/sim/qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_622tdai.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_622tdai,false
mm_ccb_1920/sim/qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_shimbei.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_shimbei,false
st_dc_fifo_1940/sim/qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy.v,VERILOG,,qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy,false
st_dc_fifo_1940/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy,false
st_dc_fifo_1940/sim/altera_std_synchronizer_nocut.v,VERILOG,,qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top_mm_ccb_0.mm_ccb_0,qsys_top_mm_ccb_0_mm_ccb_1920_5p3ibgq
qsys_top_mm_ccb_0.mm_ccb_0.my_altera_avalon_dc_fifo_cmd_fifo,qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_622tdai
qsys_top_mm_ccb_0.mm_ccb_0.my_altera_avalon_dc_fifo_cmd_fifo.my_altera_avalon_dc_fifo_cmd_fifo,qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy
qsys_top_mm_ccb_0.mm_ccb_0.my_altera_avalon_dc_fifo_rsp_fifo,qsys_top_mm_ccb_0_mm_ccb_st_dc_fifo_1920_shimbei
qsys_top_mm_ccb_0.mm_ccb_0.my_altera_avalon_dc_fifo_rsp_fifo.my_altera_avalon_dc_fifo_rsp_fifo,qsys_top_mm_ccb_0_st_dc_fifo_1940_r4vdppy
