Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
