# Nand2tetrisProjects 

My implementations for the projects from the [Nand2Tetris](https://www.nand2tetris.org/) course, where we build a computer from the ground up.

## What's Here

- **Project 1**: Basic logic gates (NAND, AND, OR, etc.)
- **Project 2**: Combinational chips (ALU, adder, etc.)
- **Project 3**: Sequential chips (memory, counters)

## Gate Diagrams

I drew these by hand to better understand how everything connects:

### Basic logic gates
*All built from NAND gate only!
![NOT/AND/OR/XOR/Mux/DMux/AND16/NOT16 Gates](./Diagrams/1.jpeg)  
![OR16/Mux16/OR8Way/Mux4Way16 Gates](./Diagrams/2.jpeg)  
![Mux8Way16/Dmux8Way](./Diagrams/3.jpeg)  
 

### Combinational chips 
![HalfAdder/FullAdder/Add16/Inc16](./Diagrams/4.jpeg)
![ALU](./Diagrams/5.jpeg)

### Sequential chips 
![Bit/Register/RAM8/RAM64/RAM512](./Diagrams/6.jpeg)
![PC](./Diagrams/7.jpeg)

## Author
Levannah
