$date
	Tue Dec  3 16:25:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C0 $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 4 ' A_in [3:0] $end
$var wire 4 ( B_in [3:0] $end
$var wire 1 % C0 $end
$var wire 1 ) C1 $end
$var wire 1 * C2 $end
$var wire 1 + C3 $end
$var wire 1 , C4 $end
$var wire 1 & clk $end
$var wire 1 - w1 $end
$var wire 1 . w10 $end
$var wire 1 / w11 $end
$var wire 1 0 w12 $end
$var wire 1 1 w13 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$var wire 1 4 w4 $end
$var wire 1 5 w5 $end
$var wire 1 6 w6 $end
$var wire 1 7 w7 $end
$var wire 1 8 w8 $end
$var wire 1 9 w9 $end
$var wire 4 : S_out [3:0] $end
$var wire 4 ; S [3:0] $end
$var wire 1 < P3 $end
$var wire 1 = P2 $end
$var wire 1 > P1 $end
$var wire 1 ? P0 $end
$var wire 1 @ G3 $end
$var wire 1 A G2 $end
$var wire 1 B G1 $end
$var wire 1 C G0 $end
$var wire 1 " Cout $end
$var wire 4 D B [3:0] $end
$var wire 4 E A [3:0] $end
$scope module ffA0 $end
$var wire 1 & clk $end
$var wire 1 F d $end
$var reg 1 G q $end
$upscope $end
$scope module ffA1 $end
$var wire 1 & clk $end
$var wire 1 H d $end
$var reg 1 I q $end
$upscope $end
$scope module ffA2 $end
$var wire 1 & clk $end
$var wire 1 J d $end
$var reg 1 K q $end
$upscope $end
$scope module ffA3 $end
$var wire 1 & clk $end
$var wire 1 L d $end
$var reg 1 M q $end
$upscope $end
$scope module ffB0 $end
$var wire 1 & clk $end
$var wire 1 N d $end
$var reg 1 O q $end
$upscope $end
$scope module ffB1 $end
$var wire 1 & clk $end
$var wire 1 P d $end
$var reg 1 Q q $end
$upscope $end
$scope module ffB2 $end
$var wire 1 & clk $end
$var wire 1 R d $end
$var reg 1 S q $end
$upscope $end
$scope module ffB3 $end
$var wire 1 & clk $end
$var wire 1 T d $end
$var reg 1 U q $end
$upscope $end
$scope module ffC0 $end
$var wire 1 & clk $end
$var wire 1 , d $end
$var reg 1 " q $end
$upscope $end
$scope module ffS0 $end
$var wire 1 & clk $end
$var wire 1 V d $end
$var reg 1 W q $end
$upscope $end
$scope module ffS1 $end
$var wire 1 & clk $end
$var wire 1 X d $end
$var reg 1 Y q $end
$upscope $end
$scope module ffS2 $end
$var wire 1 & clk $end
$var wire 1 Z d $end
$var reg 1 [ q $end
$upscope $end
$scope module ffS3 $end
$var wire 1 & clk $end
$var wire 1 \ d $end
$var reg 1 ] q $end
$upscope $end
$scope module pfa0 $end
$var wire 1 ^ A $end
$var wire 1 _ B $end
$var wire 1 % Cin $end
$var wire 1 C Gb $end
$var wire 1 ? P $end
$var wire 1 ` Si $end
$upscope $end
$scope module pfa1 $end
$var wire 1 a A $end
$var wire 1 b B $end
$var wire 1 ) Cin $end
$var wire 1 B Gb $end
$var wire 1 > P $end
$var wire 1 c Si $end
$upscope $end
$scope module pfa2 $end
$var wire 1 d A $end
$var wire 1 e B $end
$var wire 1 * Cin $end
$var wire 1 A Gb $end
$var wire 1 = P $end
$var wire 1 f Si $end
$upscope $end
$scope module pfa3 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 + Cin $end
$var wire 1 @ Gb $end
$var wire 1 < P $end
$var wire 1 i Si $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
0T
xS
0R
xQ
0P
xO
0N
xM
0L
xK
0J
xI
0H
xG
0F
bx E
bx D
xC
xB
xA
x@
x?
x>
x=
x<
bx ;
bx :
x9
18
x7
x6
x5
14
x3
x2
11
x0
x/
x.
1-
x,
x+
x*
x)
b0 (
b0 '
0&
0%
b0 $
b0 #
x"
bx !
$end
#5
0Z
0\
0X
0f
0i
0,
0V
0c
0*
0+
b0 ;
0`
0)
02
13
05
17
16
09
10
1/
1.
0?
1C
0>
1B
0=
1A
0<
1@
0^
0a
0d
0g
0_
0b
0e
0h
0G
0I
0K
b0 E
0M
0O
0Q
0S
b0 D
0U
1&
#10
0&
#12
1N
1F
1H
b1 $
b1 (
b11 #
b11 '
#15
1Z
b100 ;
1f
1*
03
1)
12
1>
0C
1_
1a
1^
0]
0[
0Y
b0 !
b0 :
0W
0"
b1 D
1O
1I
b11 E
1G
1&
#20
0&
#24
1J
b111 #
b111 '
#25
1\
1i
0Z
1+
b1000 ;
0f
07
1=
1d
b111 E
1K
b100 !
b100 :
1[
1&
#30
0&
#35
1]
b1000 !
b1000 :
0[
1&
#36
1P
1R
1T
1L
b1111 $
b1111 (
b1111 #
b1111 '
#40
0&
#45
1X
1Z
1,
1c
13
15
b1110 ;
1f
17
19
0>
0B
0=
0A
0@
1g
1b
1e
1h
b1111 E
1M
1Q
1S
b1111 D
1U
1&
#48
0N
0P
0R
0T
0H
0J
b0 $
b0 (
b1001 #
b1001 '
#50
0&
#55
0X
0Z
0,
1V
0c
0f
b1001 ;
1`
0)
02
0+
09
0*
05
1<
1@
1?
1C
1A
1B
0h
0e
0b
0_
0d
0a
1[
b1110 !
b1110 :
1Y
1"
0U
0S
0Q
b0 D
0O
0K
b1001 E
0I
1&
#60
1P
1T
0F
1H
0&
b1010 $
b1010 (
b1010 #
b1010 '
#65
1Z
0V
1f
0\
1,
0`
1*
15
b100 ;
0i
0?
0B
0<
0@
0^
1a
1b
1h
0G
b1010 E
1I
1Q
b1010 D
1U
0"
1W
0Y
b1001 !
b1001 :
0[
1&
#70
0&
#72
1N
1R
1F
1J
b1111 $
b1111 (
b1111 #
b1111 '
#75
1\
1X
1i
b1110 ;
1c
1+
19
1)
12
0A
0C
1e
1_
1d
1^
0]
1[
b100 !
b100 :
0W
1"
1S
b1111 D
1O
1K
b1111 E
1G
1&
#80
0&
#84
0P
0T
0F
0J
b101 $
b101 (
b1010 #
b1010 '
#85
1Z
0+
1f
1V
1X
1\
0,
1`
0)
02
09
1c
17
13
0*
05
b1111 ;
1i
10
1/
1.
1?
1C
1=
1A
1>
1B
1<
1@
0^
0d
0b
0h
0G
b1010 E
0K
0Q
b101 D
0U
1Y
b1110 !
b1110 :
1]
1&
#90
0&
#95
b1111 !
b1111 :
1W
0"
1&
#96
0N
0R
1F
0H
0L
b0 $
b0 (
b1 #
b1 '
#100
0&
#105
0X
0\
0Z
0c
0i
b1 ;
0f
0>
0<
0=
1^
0a
0g
0_
0e
1G
0I
b1 E
0M
0O
b0 D
0S
1&
#108
0F
b0 #
b0 '
#110
0&
#115
0V
b0 ;
0`
0?
0^
0]
0[
b1 !
b1 :
0Y
b0 E
0G
1&
#120
1N
1R
1H
1J
0&
b101 $
b101 (
b110 #
b110 '
#125
1\
1X
1V
1i
1c
b1011 ;
1`
1+
19
1>
1?
0A
1a
1d
1_
1e
1I
b110 E
1K
1O
b101 D
1S
b0 !
b0 :
0W
1&
#130
0&
#132
1P
1F
0H
0J
1L
b111 $
b111 (
b1001 #
b1001 '
#135
0\
1,
0i
0X
1*
0Z
0V
0c
03
0f
00
07
1+
09
b0 ;
0`
1)
12
1<
1=
1A
0?
0C
1b
1g
0d
0a
1^
1]
1Y
b1011 !
b1011 :
1W
b111 D
1Q
1M
0K
0I
b1001 E
1G
1&
#140
0&
#145
1"
0W
0Y
b0 !
b0 :
0]
1&
#150
0&
#155
1&
#160
0&
#165
1&
#170
0&
#175
1&
#180
0&
#185
1&
#190
0&
#195
1&
#200
0&
#205
1&
#210
0&
#215
1&
#220
0&
#225
1&
#230
0&
#235
1&
#240
0&
#245
1&
#250
0&
#252
