{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670608543248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670608543249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 20:55:43 2022 " "Processing started: Fri Dec 09 20:55:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670608543249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670608543249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670608543249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670608543750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670608543750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu32.v 1 1 " "Using design file alu32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551602 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(18) " "Verilog HDL Instantiation warning at alu32.v(18): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551605 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(19) " "Verilog HDL Instantiation warning at alu32.v(19): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(20) " "Verilog HDL Instantiation warning at alu32.v(20): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(21) " "Verilog HDL Instantiation warning at alu32.v(21): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(22) " "Verilog HDL Instantiation warning at alu32.v(22): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu32.v(23) " "Verilog HDL Instantiation warning at alu32.v(23): instance has no name" {  } { { "alu32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670608551608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and32bit.v 1 1 " "Using design file and32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and32bit " "Found entity 1: and32bit" {  } { { "and32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "and32bit.v(2) " "Verilog HDL Instantiation warning at and32bit.v(2): instance has no name" {  } { { "and32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "and32bit.v(3) " "Verilog HDL Instantiation warning at and32bit.v(3): instance has no name" {  } { { "and32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "and32bit.v(4) " "Verilog HDL Instantiation warning at and32bit.v(4): instance has no name" {  } { { "and32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "and32bit.v(5) " "Verilog HDL Instantiation warning at and32bit.v(5): instance has no name" {  } { { "and32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32bit and32bit:comb_23 " "Elaborating entity \"and32bit\" for hierarchy \"and32bit:comb_23\"" {  } { { "alu32.v" "comb_23" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and8bit.v 1 1 " "Using design file and8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and8bit " "Found entity 1: and8bit" {  } { { "and8bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and8bit and32bit:comb_23\|and8bit:comb_3 " "Elaborating entity \"and8bit\" for hierarchy \"and32bit:comb_23\|and8bit:comb_3\"" {  } { { "and32bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/and32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or32bit.v 1 1 " "Using design file or32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or32bit " "Found entity 1: or32bit" {  } { { "or32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551709 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "or32bit.v(2) " "Verilog HDL Instantiation warning at or32bit.v(2): instance has no name" {  } { { "or32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551710 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "or32bit.v(3) " "Verilog HDL Instantiation warning at or32bit.v(3): instance has no name" {  } { { "or32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551710 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "or32bit.v(4) " "Verilog HDL Instantiation warning at or32bit.v(4): instance has no name" {  } { { "or32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551710 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "or32bit.v(5) " "Verilog HDL Instantiation warning at or32bit.v(5): instance has no name" {  } { { "or32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32bit or32bit:comb_24 " "Elaborating entity \"or32bit\" for hierarchy \"or32bit:comb_24\"" {  } { { "alu32.v" "comb_24" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or8bit.v 1 1 " "Using design file or8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or8bit " "Found entity 1: or8bit" {  } { { "or8bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or8bit or32bit:comb_24\|or8bit:comb_3 " "Elaborating entity \"or8bit\" for hierarchy \"or32bit:comb_24\|or8bit:comb_3\"" {  } { { "or32bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/or32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor32bit.v 1 1 " "Using design file xor32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor32bit " "Found entity 1: xor32bit" {  } { { "xor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "xor32bit.v(2) " "Verilog HDL Instantiation warning at xor32bit.v(2): instance has no name" {  } { { "xor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "xor32bit.v(3) " "Verilog HDL Instantiation warning at xor32bit.v(3): instance has no name" {  } { { "xor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "xor32bit.v(4) " "Verilog HDL Instantiation warning at xor32bit.v(4): instance has no name" {  } { { "xor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "xor32bit.v(5) " "Verilog HDL Instantiation warning at xor32bit.v(5): instance has no name" {  } { { "xor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32bit xor32bit:comb_25 " "Elaborating entity \"xor32bit\" for hierarchy \"xor32bit:comb_25\"" {  } { { "alu32.v" "comb_25" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor8bit.v 1 1 " "Using design file xor8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor8bit " "Found entity 1: xor8bit" {  } { { "xor8bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor8bit xor32bit:comb_25\|xor8bit:comb_3 " "Elaborating entity \"xor8bit\" for hierarchy \"xor32bit:comb_25\|xor8bit:comb_3\"" {  } { { "xor32bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/xor32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nor32bit.v 1 1 " "Using design file nor32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nor32bit " "Found entity 1: nor32bit" {  } { { "nor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nor32bit.v(2) " "Verilog HDL Instantiation warning at nor32bit.v(2): instance has no name" {  } { { "nor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nor32bit.v(3) " "Verilog HDL Instantiation warning at nor32bit.v(3): instance has no name" {  } { { "nor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nor32bit.v(4) " "Verilog HDL Instantiation warning at nor32bit.v(4): instance has no name" {  } { { "nor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nor32bit.v(5) " "Verilog HDL Instantiation warning at nor32bit.v(5): instance has no name" {  } { { "nor32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32bit nor32bit:comb_26 " "Elaborating entity \"nor32bit\" for hierarchy \"nor32bit:comb_26\"" {  } { { "alu32.v" "comb_26" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nor8bit.v 1 1 " "Using design file nor8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nor8bit " "Found entity 1: nor8bit" {  } { { "nor8bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor8bit nor32bit:comb_26\|nor8bit:comb_3 " "Elaborating entity \"nor8bit\" for hierarchy \"nor32bit:comb_26\|nor8bit:comb_3\"" {  } { { "nor32bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/nor32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult32.v(8) " "Verilog HDL information at mult32.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "mult32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670608551831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult32.v 1 1 " "Using design file mult32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult32.v(21) " "Verilog HDL Instantiation warning at mult32.v(21): instance has no name" {  } { { "mult32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult32.v(22) " "Verilog HDL Instantiation warning at mult32.v(22): instance has no name" {  } { { "mult32.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32 mult32:comb_27 " "Elaborating entity \"mult32\" for hierarchy \"mult32:comb_27\"" {  } { { "alu32.v" "comb_27" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mult32:comb_27\|control:comb_972 " "Elaborating entity \"control\" for hierarchy \"mult32:comb_27\|control:comb_972\"" {  } { { "mult32.v" "comb_972" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i control.v(2) " "Verilog HDL or VHDL warning at control.v(2): object \"i\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/control.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670608551869 "|alu32|mult32:comb_27|control:comb_972"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(9) " "Verilog HDL Instantiation warning at datapath.v(9): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(10) " "Verilog HDL Instantiation warning at datapath.v(10): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(11) " "Verilog HDL Instantiation warning at datapath.v(11): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(12) " "Verilog HDL Instantiation warning at datapath.v(12): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(13) " "Verilog HDL Instantiation warning at datapath.v(13): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mult32:comb_27\|datapath:comb_973 " "Elaborating entity \"datapath\" for hierarchy \"mult32:comb_27\|datapath:comb_973\"" {  } { { "mult32.v" "comb_973" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mult32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux32bit.v 1 1 " "Using design file mux32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit " "Found entity 1: mux32bit" {  } { { "mux32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux32bit.v(2) " "Verilog HDL Instantiation warning at mux32bit.v(2): instance has no name" {  } { { "mux32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux32bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux32bit.v(3) " "Verilog HDL Instantiation warning at mux32bit.v(3): instance has no name" {  } { { "mux32bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux32bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5 " "Elaborating entity \"mux32bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\"" {  } { { "datapath.v" "comb_5" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16bit.v 1 1 " "Using design file mux16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux16bit " "Found entity 1: mux16bit" {  } { { "mux16bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux16bit.v(2) " "Verilog HDL Instantiation warning at mux16bit.v(2): instance has no name" {  } { { "mux16bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux16bit.v(3) " "Verilog HDL Instantiation warning at mux16bit.v(3): instance has no name" {  } { { "mux16bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux16bit.v(4) " "Verilog HDL Instantiation warning at mux16bit.v(4): instance has no name" {  } { { "mux16bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux16bit.v(5) " "Verilog HDL Instantiation warning at mux16bit.v(5): instance has no name" {  } { { "mux16bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3 " "Elaborating entity \"mux16bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3\"" {  } { { "mux32bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4bit.v 1 1 " "Using design file mux4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4bit " "Found entity 1: mux4bit" {  } { { "mux4bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551952 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4bit.v(2) " "Verilog HDL Instantiation warning at mux4bit.v(2): instance has no name" {  } { { "mux4bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551953 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4bit.v(3) " "Verilog HDL Instantiation warning at mux4bit.v(3): instance has no name" {  } { { "mux4bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551953 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4bit.v(4) " "Verilog HDL Instantiation warning at mux4bit.v(4): instance has no name" {  } { { "mux4bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551953 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4bit.v(5) " "Verilog HDL Instantiation warning at mux4bit.v(5): instance has no name" {  } { { "mux4bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608551953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3\|mux4bit:comb_3 " "Elaborating entity \"mux4bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3\|mux4bit:comb_3\"" {  } { { "mux16bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux16bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux1bit.v 1 1 " "Using design file mux1bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608551971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608551971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3\|mux4bit:comb_3\|mux1bit:comb_3 " "Elaborating entity \"mux1bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|mux32bit:comb_5\|mux16bit:comb_3\|mux4bit:comb_3\|mux1bit:comb_3\"" {  } { { "mux4bit.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux4bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608551972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 4 4 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552017 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder16bit " "Found entity 2: fullAdder16bit" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552017 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder4bit " "Found entity 3: fullAdder4bit" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552017 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder1bit " "Found entity 4: fullAdder1bit" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(22) " "Verilog HDL Instantiation warning at adder.v(22): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(14) " "Verilog HDL Instantiation warning at adder.v(14): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(15) " "Verilog HDL Instantiation warning at adder.v(15): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(16) " "Verilog HDL Instantiation warning at adder.v(16): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(17) " "Verilog HDL Instantiation warning at adder.v(17): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(7) " "Verilog HDL Instantiation warning at adder.v(7): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(8) " "Verilog HDL Instantiation warning at adder.v(8): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(9) " "Verilog HDL Instantiation warning at adder.v(9): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(10) " "Verilog HDL Instantiation warning at adder.v(10): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(2) " "Verilog HDL Instantiation warning at adder.v(2): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder.v(3) " "Verilog HDL Instantiation warning at adder.v(3): instance has no name" {  } { { "adder.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mult32:comb_27\|datapath:comb_973\|adder:comb_8 " "Elaborating entity \"adder\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|adder:comb_8\"" {  } { { "datapath.v" "comb_8" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder16bit mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3 " "Elaborating entity \"fullAdder16bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3\"" {  } { { "adder.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4bit mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3\|fullAdder4bit:comb_3 " "Elaborating entity \"fullAdder4bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3\|fullAdder4bit:comb_3\"" {  } { { "adder.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder1bit mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3\|fullAdder4bit:comb_3\|fullAdder1bit:comb_3 " "Elaborating entity \"fullAdder1bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|adder:comb_8\|fullAdder16bit:comb_3\|fullAdder4bit:comb_3\|fullAdder1bit:comb_3\"" {  } { { "adder.v" "comb_3" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux64bit.v 1 1 " "Using design file mux64bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux64bit " "Found entity 1: mux64bit" {  } { { "mux64bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608552081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux64bit.v(2) " "Verilog HDL Instantiation warning at mux64bit.v(2): instance has no name" {  } { { "mux64bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux64bit.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux64bit.v(3) " "Verilog HDL Instantiation warning at mux64bit.v(3): instance has no name" {  } { { "mux64bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux64bit.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux64bit.v(4) " "Verilog HDL Instantiation warning at mux64bit.v(4): instance has no name" {  } { { "mux64bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux64bit.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux64bit.v(5) " "Verilog HDL Instantiation warning at mux64bit.v(5): instance has no name" {  } { { "mux64bit.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux64bit.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64bit mult32:comb_27\|datapath:comb_973\|mux64bit:comb_9 " "Elaborating entity \"mux64bit\" for hierarchy \"mult32:comb_27\|datapath:comb_973\|mux64bit:comb_9\"" {  } { { "datapath.v" "comb_9" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux6x1.v 1 1 " "Using design file mux6x1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux6x1 " "Found entity 1: mux6x1" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670608552156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(8) " "Verilog HDL Instantiation warning at mux6x1.v(8): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(9) " "Verilog HDL Instantiation warning at mux6x1.v(9): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(10) " "Verilog HDL Instantiation warning at mux6x1.v(10): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(11) " "Verilog HDL Instantiation warning at mux6x1.v(11): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(12) " "Verilog HDL Instantiation warning at mux6x1.v(12): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(13) " "Verilog HDL Instantiation warning at mux6x1.v(13): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552156 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux6x1.v(14) " "Verilog HDL Instantiation warning at mux6x1.v(14): instance has no name" {  } { { "mux6x1.v" "" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/mux6x1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670608552157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6x1 mux6x1:comb_28 " "Elaborating entity \"mux6x1\" for hierarchy \"mux6x1:comb_28\"" {  } { { "alu32.v" "comb_28" { Text "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608552157 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670608553103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670608553435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.map.smsg " "Generated suppressed messages file C:/Users/ccayc/OneDrive/Masaüstü/CSE331Homework2/QuartusPart/alu32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670608553980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670608554152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670608554152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670608554226 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670608554226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "423 " "Implemented 423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670608554226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670608554226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670608554246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 20:55:54 2022 " "Processing ended: Fri Dec 09 20:55:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670608554246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670608554246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670608554246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670608554246 ""}
