

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Fri Dec 11 18:33:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.952 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56| 0.280 us | 0.280 us |   56|   56|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_readmem_fu_78    |readmem   |       43|       43|  0.215 us |  0.215 us |   30|   30| dataflow |
        |grp_writemem_fu_111  |writemem  |        9|        9| 45.000 ns | 45.000 ns |   10|   10| function |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     660|   2025|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    137|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     678|   2168|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+------+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+------+-----+
    |example_AXILiteS_s_axi_U  |example_AXILiteS_s_axi  |        0|      0|   36|    40|    0|
    |grp_readmem_fu_78         |readmem                 |        0|      0|  614|  1874|    0|
    |grp_writemem_fu_111       |writemem                |        0|      0|   10|   111|    0|
    +--------------------------+------------------------+---------+-------+-----+------+-----+
    |Total                     |                        |        0|      0|  660|  2025|    0|
    +--------------------------+------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |tb_U   |example_tb  |        2|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        2|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |grp_readmem_fu_78_out_strm_TREADY   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_grp_readmem_fu_78_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_readmem_fu_78_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|   6|           3|           3|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  62|         15|    1|         15|
    |in1_strm_TDATA_blk_n  |   9|          2|    1|          2|
    |in1_strm_TREADY_int   |   9|          2|    1|          2|
    |in2_strm_TREADY_int   |   9|          2|    1|          2|
    |tb_address1           |  15|          3|    4|         12|
    |tb_ce0                |   9|          2|    1|          2|
    |tb_ce1                |  15|          3|    1|          3|
    |tb_we1                |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 137|         31|   11|         40|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  14|   0|   14|          0|
    |ap_sync_reg_grp_readmem_fu_78_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_readmem_fu_78_ap_ready  |   1|   0|    1|          0|
    |grp_readmem_fu_78_ap_start_reg          |   1|   0|    1|          0|
    |grp_writemem_fu_111_ap_start_reg        |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  18|   0|   18|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      example      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      example      | return value |
|interrupt               | out |    1| ap_ctrl_hs |      example      | return value |
|in1_strm_TDATA          |  in |   32|    axis    | in1_strm_V_data_V |    pointer   |
|in1_strm_TVALID         |  in |    1|    axis    | in1_strm_V_dest_V |    pointer   |
|in1_strm_TREADY         | out |    1|    axis    | in1_strm_V_dest_V |    pointer   |
|in1_strm_TDEST          |  in |    1|    axis    | in1_strm_V_dest_V |    pointer   |
|in1_strm_TKEEP          |  in |    4|    axis    | in1_strm_V_keep_V |    pointer   |
|in1_strm_TSTRB          |  in |    4|    axis    | in1_strm_V_strb_V |    pointer   |
|in1_strm_TUSER          |  in |    1|    axis    | in1_strm_V_user_V |    pointer   |
|in1_strm_TLAST          |  in |    1|    axis    | in1_strm_V_last_V |    pointer   |
|in1_strm_TID            |  in |    1|    axis    |  in1_strm_V_id_V  |    pointer   |
|in2_strm_TDATA          |  in |   32|    axis    | in2_strm_V_data_V |    pointer   |
|in2_strm_TVALID         |  in |    1|    axis    | in2_strm_V_dest_V |    pointer   |
|in2_strm_TREADY         | out |    1|    axis    | in2_strm_V_dest_V |    pointer   |
|in2_strm_TDEST          |  in |    1|    axis    | in2_strm_V_dest_V |    pointer   |
|in2_strm_TKEEP          |  in |    4|    axis    | in2_strm_V_keep_V |    pointer   |
|in2_strm_TSTRB          |  in |    4|    axis    | in2_strm_V_strb_V |    pointer   |
|in2_strm_TUSER          |  in |    1|    axis    | in2_strm_V_user_V |    pointer   |
|in2_strm_TLAST          |  in |    1|    axis    | in2_strm_V_last_V |    pointer   |
|in2_strm_TID            |  in |    1|    axis    |  in2_strm_V_id_V  |    pointer   |
|out_strm_TDATA          | out |   32|    axis    | out_strm_V_data_V |    pointer   |
|out_strm_TVALID         | out |    1|    axis    | out_strm_V_dest_V |    pointer   |
|out_strm_TREADY         |  in |    1|    axis    | out_strm_V_dest_V |    pointer   |
|out_strm_TDEST          | out |    1|    axis    | out_strm_V_dest_V |    pointer   |
|out_strm_TKEEP          | out |    4|    axis    | out_strm_V_keep_V |    pointer   |
|out_strm_TSTRB          | out |    4|    axis    | out_strm_V_strb_V |    pointer   |
|out_strm_TUSER          | out |    1|    axis    | out_strm_V_user_V |    pointer   |
|out_strm_TLAST          | out |    1|    axis    | out_strm_V_last_V |    pointer   |
|out_strm_TID            | out |    1|    axis    |  out_strm_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+-------------------+--------------+

