Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  3 18:09:19 2020
| Host         : www1.ino.tifr.res.in running 64-bit unknown
| Command      : report_drc -file cpu_block_wrapper_drc_opted.rpt -pb cpu_block_wrapper_drc_opted.pb -rpx cpu_block_wrapper_drc_opted.rpx
| Design       : cpu_block_wrapper
| Device       : xczu4cg-sfvc784-2-e
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

