[View]
Entity=FSM
Architecture=
TopLevelType=3
[file:.\src\bitcell.v]
Enabled=1
Compile Check=0
Data_1=
Data_2=
[file:.\src\memorycell.v]
Enabled=1
[file:.\src\testBitcell.awc]
Enabled=1
[file:.\src\testMemory.awc]
Enabled=1
[file:.\src\Testbench.v]
Enabled=1
[file:.\src\memory-test.do]
Enabled=1
[file:.\src\TestBenchMemory.v]
Enabled=1
[file:.\src\stateDiagram.asf]
Enabled=1
[file:.\src\testbenchBitcell.v]
Enabled=1
[file:.\src\testBenchBitcell.awc]
Enabled=1
[file:.\src\TestBenchMemory.awc]
Enabled=1
[file:.\src\memory_row.v]
Enabled=1
[file:.\src\adressDecoder.v]
Enabled=1
[file:.\src\testbenchDecoder.v]
Enabled=1
[file:.\src\testBenchAdressDecoder.awc]
Enabled=1
[file:.\src\testbenchMemoryRow.v]
Enabled=1
[file:.\src\testbenchMemoryRow.awc]
Enabled=1
[file:.\src\FSM.v]
Enabled=1
[file:.\src\D_flipflop.v]
Enabled=1
