<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="qmtech.com" name="bajie" display_name="BajieBoard" url="https://www.aliexpress.us/item/3256802705341392.html" preset_file="preset.xml">
  <images>
    <image name="bajie-7010.jpg" display_name="BAJIE BOARD" sub_type="board">
      <description>Bajie 7010 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">d</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>QMTech Bajie 7010 Board</description>

  <components>
    <component name="part0" display_name="BajieBoard" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="qmtech" spec_url="http://www.qmtech.org">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
        </interface>
        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    <component name="sys_clock" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>System Clock, 125 MHz</description>
    </component>
  </components>

  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>

  <connections>
    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="21" c1_end_index="21" c2_st_index="0" c2_end_index="0"/>
    </connection>
  </connections>
</board>
