Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: uart_tx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_tx.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_tx"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : uart_tx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\convert_to_baud.v" into library work
Parsing module <convert_to_baud>.
Analyzing Verilog file "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" into library work
Parsing module <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_tx>.
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 23: Using initial value of data_W since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 24: Using initial value of data_e since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 25: Using initial value of data__ since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 26: Using initial value of data_a since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 27: Using initial value of data_r since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 28: Using initial value of data_P since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 29: Using initial value of data_n since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 30: Using initial value of data_v since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 31: Using initial value of data_d since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 32: Using initial value of data_R since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 33: Using initial value of data_m since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 34: Using initial value of data_s since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 35: Using initial value of data_t since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 36: Using initial value of data_u since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 37: Using initial value of data_y since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 38: Using initial value of data_I since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 39: Using initial value of data_T since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 40: Using initial value of data_D since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 41: Using initial value of data_M since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 42: Using initial value of data_K since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 43: Using initial value of data_c since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 44: Using initial value of data_h since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 45: Using initial value of data_p since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 46: Using initial value of data_dot since it is never assigned

Elaborating module <convert_to_baud>.
WARNING:HDLCompiler:413 - "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v" Line 187: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\uart_tx.v".
        IDLE = 2'b00
        START = 2'b01
        DATA = 2'b10
        STOP = 2'b11
WARNING:Xst:647 - Input <rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tx>.
    Found 3-bit register for signal <bit_position>.
    Found 8-bit register for signal <data>.
    Found 32-bit register for signal <i>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <ch>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_baud (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_position[2]_GND_1_o_add_109_OUT> created at line 187.
    Found 32-bit adder for signal <i[31]_GND_1_o_add_114_OUT> created at line 202.
    Found 1-bit 8-to-1 multiplexer for signal <bit_position[2]_data[7]_Mux_112_o> created at line 188.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <convert_to_baud>.
    Related source file is "C:\Users\jani\Desktop\LUCID intern\ise projects\ttllogic ctr\UART_Tx\convert_to_baud.v".
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <clk_out>.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_1_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <convert_to_baud> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 3
 16-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 27
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <convert_to_baud>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <convert_to_baud> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bit_position>: 1 register on signal <bit_position>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 27
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <data_7> (without init value) has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_tx> ...
WARNING:Xst:1293 - FF/Latch <baud1/counter_15> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <baud1/counter_14> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <baud1/counter_13> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <baud1/counter_12> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_31> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_30> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_29> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_28> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_27> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_26> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_25> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_24> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_23> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_22> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_21> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_20> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_19> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_18> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_17> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_16> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_15> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_14> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_13> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_12> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_11> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_10> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_9> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_8> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_7> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_6> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_tx, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_tx.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 102
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 1
#      LUT3                        : 14
#      LUT4                        : 15
#      LUT5                        : 2
#      LUT6                        : 14
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 33
#      FD                          : 1
#      FDC                         : 14
#      FDCE                        : 15
#      FDE                         : 1
#      FDP                         : 1
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   66  out of   5720     1%  
    Number used as Logic:                66  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:      34  out of     67    50%  
   Number with an unused LUT:             1  out of     67     1%  
   Number of fully used LUT-FF pairs:    32  out of     67    47%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   4  out of    200     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
baud1/clk_out                      | BUFG                   | 20    |
clk_50M                            | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.992ns (Maximum Frequency: 334.230MHz)
   Minimum input arrival time before clock: 3.862ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'baud1/clk_out'
  Clock period: 2.992ns (frequency: 334.230MHz)
  Total number of paths / destination ports: 228 / 37
-------------------------------------------------------------------------
Delay:               2.992ns (Levels of Logic = 1)
  Source:            i_3 (FF)
  Destination:       data_0 (FF)
  Source Clock:      baud1/clk_out rising
  Destination Clock: baud1/clk_out rising

  Data Path: i_3 to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  i_3 (i_3)
     LUT6:I0->O            7   0.203   0.773  _n0363_inv1 (_n0363_inv1)
     FDCE:CE                   0.322          data_0
    ----------------------------------------
    Total                      2.992ns (0.972ns logic, 2.020ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 2.974ns (frequency: 336.281MHz)
  Total number of paths / destination ports: 235 / 13
-------------------------------------------------------------------------
Delay:               2.974ns (Levels of Logic = 2)
  Source:            baud1/counter_0 (FF)
  Destination:       baud1/counter_0 (FF)
  Source Clock:      clk_50M rising
  Destination Clock: clk_50M rising

  Data Path: baud1/counter_0 to baud1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  baud1/counter_0 (baud1/counter_0)
     LUT6:I0->O           13   0.203   1.037  baud1/counter[15]_GND_2_o_equal_1_o<15>1 (baud1/counter[15]_GND_2_o_equal_1_o<15>)
     LUT3:I1->O            1   0.203   0.000  baud1/Mcount_counter_eqn_01 (baud1/Mcount_counter_eqn_0)
     FDC:D                     0.102          baud1/counter_0
    ----------------------------------------
    Total                      2.974ns (0.955ns logic, 2.019ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'baud1/clk_out'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.862ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ch (FF)
  Destination Clock: baud1/clk_out rising

  Data Path: rst to ch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.534  rst_IBUF (rst_IBUF)
     LUT3:I0->O            1   0.205   0.579  _n0377_inv1 (_n0377_inv)
     FDE:CE                    0.322          ch
    ----------------------------------------
    Total                      3.862ns (1.749ns logic, 2.113ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50M'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.080ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       baud1/clk_out (FF)
  Destination Clock: clk_50M rising

  Data Path: rst to baud1/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.203   0.000  baud1/clk_out_rstpot (baud1/clk_out_rstpot)
     FD:D                      0.102          baud1/clk_out
    ----------------------------------------
    Total                      3.080ns (1.527ns logic, 1.553ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'baud1/clk_out'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            tx (FF)
  Destination:       tx (PAD)
  Source Clock:      baud1/clk_out rising

  Data Path: tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  tx (tx_OBUF)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock baud1/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
baud1/clk_out  |    2.992|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    2.974|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.62 secs
 
--> 

Total memory usage is 238264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :    0 (   0 filtered)

