S_PCS_RX_START	pcs_rx_present
idle_cnt	idle_cnt
idle_cnt	idle_match
early_end	pcs_rx_next
early_end	gmii_rx_er_m_clr
early_end	receiving_m_clr
early_end	gmii_rx_er_m_set
early_end	gmii_rxd_trr_extend_m_set
early_end	gmii_rxd_m_set
early_end	ge_x_pcs_rx_stats_inc
early_end	gmii_rx_dv_m_clr
S_PCS_RX_IDLE_D	pcs_rx_next
SPD_match	xmit_DATA_CD_nSPD
SPD_match	gmii_rxd_false_carrier_m_set
SPD_match	pcs_rx_next
SPD_match	xmit_DATA_CD_SPD
rudi_INVALID_m_set	rudi
signal_detect	pcs_rx_next
S_PCS_RX_EXTEND_ERR	pcs_rx_next
ebi_rxd	early_end_idle
ebi_rxd	check_end_R_R_K28_5
ebi_rxd	early_end_config
ebi_rxd	check_end_R_R_R
ebi_rxd	check_end_R_R_S
ebi_rxd	check_end_T_R_R
ebi_rxd	ebi_rxd_d1
ebi_rxd	check_end_T_R_K28_5
D2_2_match	rudi_IDLE_m_set
D2_2_match	pcs_rx_next
ability_matched_reg	consistency_match
S_PCS_RX_INVALID	pcs_rx_next
rx_config_cnt_m_rst	rx_config_cnt
rx_frame_cnt	rx_frame_cnt
early_end_idle	early_end
rx_config_lo	rx_config_tmp
S_PCS_RX_START_OF_PACKET	pcs_rx_next
rx_config_hi_read	rx_config
rx_config_hi_read	rx_config_set
xmit_DATA_CD_SPD	ge_x_pcs_rx_stats_inc
xmit_DATA_CD_SPD	gmii_rx_dv_m_clr
xmit_DATA_CD_SPD	pcs_rx_next
early_end_config	early_end
pcs_rx_present	receiving_m_set
pcs_rx_present	gmii_rxd_ext_err_m_set
pcs_rx_present	receiving_m_clr
pcs_rx_present	gmii_rxd_trr_extend_m_set
pcs_rx_present	rudi_INVALID_m_set
pcs_rx_present	rudi_IDLE_m_set
pcs_rx_present	pcs_rx_next
pcs_rx_present	gmii_rx_er_m_clr
pcs_rx_present	gmii_rxd_packet_burst_m_set
pcs_rx_present	rx_config_cnt_m_inc
pcs_rx_present	rudi_CONF_m_set
pcs_rx_present	idle_cnt_m_inc
pcs_rx_present	gmii_rx_er_m_set
pcs_rx_present	gmii_rxd_false_carrier_m_set
pcs_rx_present	ge_x_pcs_rx_stats_inc
pcs_rx_present	gmii_rx_dv_m_clr
pcs_rx_present	gmii_rx_dv_m_set
pcs_rx_present	rx_config_cnt_m_rst
pcs_rx_present	gmii_rxd_preamble_m_set
pcs_rx_present	gmii_rxd_m_set
pcs_rx_present	rx_config_lo_read
pcs_rx_present	idle_cnt_m_clr
pcs_rx_present	rx_config_hi_read
rx_data_cnt	rx_data_cnt
gmii_rxd_trr_extend_m_set	gmii_rxd
check_end_T_R_K28_5	pcs_rx_next
check_end_T_R_K28_5	gmii_rx_er_m_clr
check_end_T_R_K28_5	receiving_m_clr
check_end_T_R_K28_5	gmii_rx_er_m_set
check_end_T_R_K28_5	gmii_rxd_trr_extend_m_set
check_end_T_R_K28_5	gmii_rxd_m_set
check_end_T_R_K28_5	ge_x_pcs_rx_stats_inc
check_end_T_R_K28_5	gmii_rx_dv_m_clr
carrier_detect_d1	carrier_detect_d2
rudi_IDLE_m_set	rudi
carrier_detect_d2	carrier_detect_d3
gmii_rx_er_m_clr	gmii_rx_er
ability_match	consistency_match
S_PCS_RX_FALSE_CARRIER	pcs_rx_next
D21_5_match	rudi_IDLE_m_set
D21_5_match	pcs_rx_next
receiving	gmii_rx_dv_m_clr
receiving	receiving_m_clr
receiving	gmii_rx_er_m_set
receiving	gmii_rx_er_m_clr
idle_cnt_m_inc	idle_cnt
xmit_DATA_nCD	pcs_rx_next
ability	ability_matched_reg
ability	ability_matched1
ability	consistency_match
ability	ability_matched2
check_end_R_R_R_cnt	check_end_R_R_R_cnt
carrier_detect_d3	xmit_DATA_CD
carrier_detect_d3	xmit_DATA_nCD
rx_config_cnt	rx_config_cnt_done
rx_config_cnt	rx_config_cnt
xmit_nDATA	rudi_IDLE_m_set
xmit_nDATA	rudi_INVALID_m_set
xmit_nDATA	pcs_rx_next
check_end_T_R_R_cnt	check_end_T_R_R_cnt
S_PCS_RX_PACKET_BURST_RRS	pcs_rx_next
ability_matched1	ability_matched
ability_matched1	rx_config_match1
gmii_rx_dv_m_set	gmii_rx_dv
ability_matched2	ability_matched
ability_matched2	rx_config_match2
gmii_rxd_preamble_m_set	gmii_rxd
rx_config	rx_config_d1
rx_config	ability
rx_config	rx_config_match1
rx_config	rx_config_match2
check_end_T_R_R	pcs_rx_next
check_end_T_R_R	gmii_rx_er_m_clr
check_end_T_R_R	gmii_rx_er_m_set
check_end_T_R_R	gmii_rxd_trr_extend_m_set
check_end_T_R_R	gmii_rxd_m_set
check_end_T_R_R	ge_x_pcs_rx_stats_inc
check_end_T_R_R	gmii_rx_dv_m_clr
soft_reset	pcs_rx_next
carrier_detect	carrier_detect_d1
gmii_rxd_m_set	gmii_rxd
gmii_rxd_packet_burst_m_set	gmii_rxd
rx_config_lo_read	rx_config_d2
rx_config_lo_read	rx_config_d1
rx_config_lo_read	rx_config_lo
rx_config_lo_read	rx_config
rx_config_lo_read	rx_config_set
rx_even_d2	rx_even_d3
rx_even_d3	pcs_rx_next
rx_even_d1	rx_even_d2
gmii_rxd_ext_err_m_set	gmii_rxd
receiving_m_clr	receiving
rx_even	check_end_R_R_K28_5
rx_even	rx_even_d1
rx_even	check_end_T_R_K28_5
rx_even	early_end
rx_config_cnt_m_inc	rx_config_cnt
S_PCS_RX_EARLY_END	pcs_rx_next
ebi_K_d3	rudi_IDLE_m_set
ebi_K_d3	pcs_rx_next
ebi_K_d3	gmii_rx_er_m_clr
ebi_K_d3	gmii_rx_er_m_set
ebi_K_d3	gmii_rxd_m_set
ebi_K_d3	rx_config_lo_read
ebi_K_d3	ge_x_pcs_rx_stats_inc
ebi_K_d3	rudi_CONF_m_set
ebi_K_d3	rx_config_hi_read
ebi_K_d2	CE_match
ebi_K_d2	early_end_idle
ebi_K_d2	check_end_R_R_K28_5
ebi_K_d2	early_end_config
ebi_K_d2	SPD_match
ebi_K_d2	EPD_match
ebi_K_d2	D16_2_match
ebi_K_d2	check_end_R_R_R
ebi_K_d2	check_end_R_R_S
ebi_K_d2	check_end_T_R_R
ebi_K_d2	K28_5_match
ebi_K_d2	D21_5_match
ebi_K_d2	D5_6_match
ebi_K_d2	D2_2_match
ebi_K_d2	check_end_T_R_K28_5
ebi_K_d2	ebi_K_d3
ebi_K_d1	early_end_idle
ebi_K_d1	check_end_R_R_K28_5
ebi_K_d1	early_end_config
ebi_K_d1	check_end_R_R_R
ebi_K_d1	check_end_R_R_S
ebi_K_d1	check_end_T_R_R
ebi_K_d1	check_end_T_R_K28_5
ebi_K_d1	ebi_K_d2
S_PCS_RX_TRR_EXTEND	pcs_rx_next
pcs_rx_next	pcs_rx_present
ebi_rxd_d3	rx_config_tmp
ebi_rxd_d3	rx_config_lo
ebi_rxd_d3	gmii_rxd
gmii_rx_dv_m_clr	gmii_rx_dv
rx_config_match2	rx_config_match
rx_config_match1	rx_config_match
rudi_CONF_m_set	rudi
ebi_rxd_d2	CE_match
ebi_rxd_d2	early_end_idle
ebi_rxd_d2	check_end_R_R_K28_5
ebi_rxd_d2	early_end_config
ebi_rxd_d2	EPD_match
ebi_rxd_d2	D16_2_match
ebi_rxd_d2	check_end_T_R_R
ebi_rxd_d2	check_end_R_R_R
ebi_rxd_d2	check_end_R_R_S
ebi_rxd_d2	ebi_rxd_d3
ebi_rxd_d2	K28_5_match
ebi_rxd_d2	D21_5_match
ebi_rxd_d2	D5_6_match
ebi_rxd_d2	D2_2_match
ebi_rxd_d2	check_end_T_R_K28_5
ebi_rxd_d2	SPD_match
check_end_R_R_K28_5	ge_x_pcs_rx_stats_inc
check_end_R_R_K28_5	gmii_rx_dv_m_clr
check_end_R_R_K28_5	receiving_m_clr
check_end_R_R_K28_5	pcs_rx_next
check_end_R_R_K28_5	gmii_rx_er_m_clr
ebi_rxd_d1	check_end_R_R_K28_5
ebi_rxd_d1	early_end_config
ebi_rxd_d1	check_end_R_R_R
ebi_rxd_d1	check_end_R_R_S
ebi_rxd_d1	ebi_rxd_d2
ebi_rxd_d1	check_end_T_R_R
ebi_rxd_d1	check_end_T_R_K28_5
ability_d2	ability_matched2
ability_d1	ability_matched1
sync_status	sync_status_d1
xmit_DATA_CD_nSPD_nK28_5	gmii_rx_er_m_clr
rx_config_match	acknowledge_match
xmit_DATA	receiving_m_set
xmit_DATA	xmit_DATA_CD
xmit_DATA	xmit_DATA_nCD
xmit_DATA	pcs_rx_next
xmit_DATA	rudi_IDLE_m_set
check_end_R_R_R	pcs_rx_next
check_end_R_R_R	gmii_rx_er_m_clr
check_end_R_R_R	receiving_m_clr
check_end_R_R_R	gmii_rx_er_m_set
check_end_R_R_R	gmii_rxd_trr_extend_m_set
check_end_R_R_R	gmii_rxd_m_set
check_end_R_R_R	ge_x_pcs_rx_stats_inc
check_end_R_R_R	gmii_rx_dv_m_clr
check_end_R_R_S	ge_x_pcs_rx_stats_inc
check_end_R_R_S	pcs_rx_next
S_PCS_RX_CONFIG_CD	pcs_rx_next
check_end_R_R_S_cnt	check_end_R_R_S_cnt
S_PCS_RX_CONFIG_CB	pcs_rx_next
S_PCS_RX_CONFIG_CC	pcs_rx_next
reset	rx_even_d2
reset	rx_even_d3
reset	rx_even_d1
reset	gmii_rx_er
reset	CE_match
reset	check_end_R_R_K28_5_cnt
reset	pcs_rx_present
reset	idle_cnt
reset	early_end
reset	rx_data_cnt
reset	K28_5_match
reset	check_end_T_R_K28_5
reset	SPD_match
reset	ebi_K_d2
reset	ebi_K_d1
reset	ebi_K_d3
reset	gmii_rx_dv
reset	rx_config
reset	check_end_R_R_K28_5
reset	ability_match
reset	rx_config_set
reset	check_end_R_R_R_cnt
reset	gmii_rxd
reset	D21_5_match
reset	ebi_rxd_d2
reset	ebi_rxd_d3
reset	early_end_cnt
reset	ebi_rxd_d1
reset	D2_2_match
reset	receiving
reset	rudi
reset	ability_matched_reg
reset	carrier_detect_d1
reset	carrier_detect_d2
reset	carrier_detect_d3
reset	rx_config_d2
reset	rx_config_cnt
reset	rx_config_d1
reset	check_end_T_R_R_cnt
reset	EPD_match
reset	check_end_R_R_S
reset	check_end_R_R_R
reset	check_end_R_R_S_cnt
reset	rx_frame_cnt
reset	check_end_T_R_K28_5_cnt
reset	check_end_T_R_R
reset	soft_reset
reset	D16_2_match
reset	rx_config_lo
reset	sync_status_d3
reset	sync_status_d2
reset	sync_status_d1
reset	D5_6_match
reset	acknowledge_match
S_PCS_RX_RECEIVE	pcs_rx_next
sync_status_d3	pcs_rx_next
sync_status_d2	sync_status_d3
sync_status_d1	sync_status_d2
S_PCS_RX_TRI_RRI	pcs_rx_next
idle_match	idle_cnt_m_inc
receiving_m_set	receiving
check_end_R_R_K28_5_cnt	check_end_R_R_K28_5_cnt
xmit	xmit_nDATA
xmit	xmit_DATA
xmit	rudi_INVALID_m_set
xmit_DATA_CD	receiving_m_set
xmit_DATA_CD	gmii_rxd_false_carrier_m_set
xmit_DATA_CD	xmit_DATA_CD_nSPD
xmit_DATA_CD	receiving_m_clr
xmit_DATA_CD	xmit_DATA_CD_SPD
K28_5_match	receiving_m_set
K28_5_match	gmii_rxd_false_carrier_m_set
K28_5_match	pcs_rx_next
K28_5_match	xmit_DATA_CD_nSPD_nK28_5
mr_main_reset	soft_reset
ability_matched	ability_match
ability_matched	ability_matched_reg
early_end_cnt	early_end_cnt
rx_config_tmp	rx_config
rx_config_tmp	rx_config_set
check_end_T_R_K28_5_cnt	check_end_T_R_K28_5_cnt
rx_config_d2	acknowledge_match
rx_config_d2	ability_d2
rx_config_d2	rx_config_match2
rx_config_d1	rx_config_d2
rx_config_d1	rx_config_match1
rx_config_d1	ability_d1
gmii_rx_er_m_set	gmii_rx_er
ebi_K	early_end_idle
ebi_K	check_end_R_R_K28_5
ebi_K	early_end_config
ebi_K	check_end_R_R_R
ebi_K	check_end_R_R_S
ebi_K	check_end_T_R_R
ebi_K	check_end_T_R_K28_5
ebi_K	ebi_K_d1
S_PCS_RX_LINK_FAILED	pcs_rx_next
gmii_rxd_false_carrier_m_set	gmii_rxd
S_PCS_RX_WAIT_K	pcs_rx_next
ge_x_pcs_rx_stats_inc	rx_frame_cnt
ge_x_pcs_rx_stats_inc	check_end_R_R_K28_5_cnt
ge_x_pcs_rx_stats_inc	check_end_R_R_R_cnt
ge_x_pcs_rx_stats_inc	check_end_T_R_K28_5_cnt
ge_x_pcs_rx_stats_inc	check_end_T_R_R_cnt
ge_x_pcs_rx_stats_inc	early_end_cnt
ge_x_pcs_rx_stats_inc	rx_frame_pulse
ge_x_pcs_rx_stats_inc	rx_data_cnt
ge_x_pcs_rx_stats_inc	check_end_R_R_S_cnt
xmit_DATA_CD_nSPD	pcs_rx_next
xmit_DATA_CD_nSPD	xmit_DATA_CD_nSPD_nK28_5
rx_config_cnt_done	ability_matched
rx_config_cnt_done	rx_config_cnt_m_inc
S_PCS_RX_K	pcs_rx_next
S_PCS_RX_EPD2_CHECK_END	pcs_rx_next
idle_cnt_m_clr	idle_cnt