// Seed: 2255428655
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_4;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    input wire id_17,
    input supply0 id_18
);
  wire id_20;
  initial begin : LABEL_0
    if (id_7) id_1 <= "";
  end
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_4 = 0;
endmodule
