// Seed: 902538346
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_0  = 32'd39,
    parameter id_12 = 32'd96
) (
    input supply0 _id_0,
    input tri0 id_1,
    output supply0 id_2
    , id_5,
    input tri1 id_3
);
  wire  [  -1  :  id_0  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  _id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  logic [-1 'd0 : id_12] id_20;
  assign id_15 = id_13;
  localparam id_21 = 1;
  wire id_22;
  assign id_5[-""] = id_19;
endmodule
