Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Feb 13 10:23:08 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_top_timing_summary_routed.rpt -pb LED_top_timing_summary_routed.pb -rpx LED_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.644ns  (logic 4.697ns (37.148%)  route 7.947ns (62.852%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.979     9.131    LED_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.513    12.644 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.644    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.200ns  (logic 4.743ns (38.873%)  route 7.458ns (61.127%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.490     8.641    LED_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         3.559    12.200 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.200    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.051ns  (logic 4.745ns (39.370%)  route 7.307ns (60.630%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.339     8.490    LED_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    12.051 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.051    LED[4]
    K14                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.847ns  (logic 4.691ns (39.596%)  route 7.156ns (60.404%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.188     8.340    LED_OBUF[0]
    G15                  OBUF (Prop_obuf_I_O)         3.507    11.847 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.847    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.705ns  (logic 4.699ns (40.149%)  route 7.005ns (59.851%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.038     8.189    LED_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.516    11.705 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.705    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 4.695ns (43.925%)  route 5.994ns (56.075%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.026     7.177    LED_OBUF[0]
    F17                  OBUF (Prop_obuf_I_O)         3.511    10.689 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.689    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 4.698ns (44.527%)  route 5.853ns (55.473%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.885     7.036    LED_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.514    10.551 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.551    LED[0]
    F16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 4.669ns (44.426%)  route 5.841ns (55.574%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  BTN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.775    BTN_IBUF[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.899 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.128     5.027    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.151 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.873     7.025    LED_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.510 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.510    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.455ns (65.635%)  route 0.762ns (34.365%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.427     1.030    LED_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.217 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.217    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.484ns (65.693%)  route 0.775ns (34.307%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.440     1.043    LED_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         1.215     2.258 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.258    LED[0]
    F16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.481ns (64.118%)  route 0.829ns (35.882%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.494     1.097    LED_OBUF[0]
    F17                  OBUF (Prop_obuf_I_O)         1.212     2.309 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.309    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.485ns (54.113%)  route 1.259ns (45.887%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.925     1.528    LED_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.744 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.744    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.477ns (52.745%)  route 1.323ns (47.255%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.988     1.592    LED_OBUF[0]
    G15                  OBUF (Prop_obuf_I_O)         1.208     2.800 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.800    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.530ns (52.455%)  route 1.387ns (47.545%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.052     1.655    LED_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.917 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.917    LED[4]
    K14                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.528ns (51.298%)  route 1.451ns (48.702%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.116     1.719    LED_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.259     2.979 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.979    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.483ns (47.330%)  route 1.650ns (52.670%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.558    SW_IBUF[3]
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.603 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.315     1.918    LED_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.133 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.133    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





