#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 14:16:17 2025
# Process ID: 6376
# Current directory: C:/Users/kccistc/Desktop/Verilog_Class2/250402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9836 C:\Users\kccistc\Desktop\Verilog_Class2\250402\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Verilog_Class2/250402/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Verilog_Class2/250402\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v
update_compile_order -fileset sources_1
close [ open C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/send_tx.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_data_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btn_start]]
set_property package_pin "" [get_ports [list  {state_out[0]}]]
set_property target_constrs_file D:/XDC/Basys-3-Master.xdc [current_fileset -constrset]
save_constraints -force
set_property package_pin "" [get_ports [list  btn_start]]
place_ports btn_start D18
place_ports tx D1
place_ports tx_data_in C17
place_ports tx_done B18
place_ports {state_out[1]} G2
place_ports {state_out[0]} J18
save_constraints
place_ports tx J2
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/uart.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/uart.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_counter_up_down [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
