// Seed: 1028019813
module module_0 (
    input wand id_0,
    input wand id_1
    , id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1#(.id_3(1 == 1))
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd11,
    parameter id_3 = 32'd83
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  inout wire _id_1;
  module_2 modCall_1 ();
  wire [id_1 : id_3  ==  -1 'b0] id_4;
  logic id_5;
  wire [1 : -1] id_6;
  logic id_7;
  ;
endmodule
