\subsection{system.\+h}
\label{system_8h_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/software/lms\+\_\+ctr\+\_\+bsp/system.\+h@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/software/lms\+\_\+ctr\+\_\+bsp/system.\+h}}

\begin{DoxyCode}
00001 \textcolor{comment}{/*}
00002 \textcolor{comment}{ * system.h - SOPC Builder system and BSP software package information}
00003 \textcolor{comment}{ *}
00004 \textcolor{comment}{ * Machine generated for CPU 'nios2\_cpu' in SOPC Builder design 'lms\_ctr'}
00005 \textcolor{comment}{ * SOPC Builder design path: ../../lms\_ctr.sopcinfo}
00006 \textcolor{comment}{ *}
00007 \textcolor{comment}{ * Generated: Thu Mar 30 14:57:08 EEST 2017}
00008 \textcolor{comment}{ */}
00009 
00010 \textcolor{comment}{/*}
00011 \textcolor{comment}{ * DO NOT MODIFY THIS FILE}
00012 \textcolor{comment}{ *}
00013 \textcolor{comment}{ * Changing this file will have subtle consequences}
00014 \textcolor{comment}{ * which will almost certainly lead to a nonfunctioning}
00015 \textcolor{comment}{ * system. If you do modify this file, be aware that your}
00016 \textcolor{comment}{ * changes will be overwritten and lost when this file}
00017 \textcolor{comment}{ * is generated again.}
00018 \textcolor{comment}{ *}
00019 \textcolor{comment}{ * DO NOT MODIFY THIS FILE}
00020 \textcolor{comment}{ */}
00021 
00022 \textcolor{comment}{/*}
00023 \textcolor{comment}{ * License Agreement}
00024 \textcolor{comment}{ *}
00025 \textcolor{comment}{ * Copyright (c) 2008}
00026 \textcolor{comment}{ * Altera Corporation, San Jose, California, USA.}
00027 \textcolor{comment}{ * All rights reserved.}
00028 \textcolor{comment}{ *}
00029 \textcolor{comment}{ * Permission is hereby granted, free of charge, to any person obtaining a}
00030 \textcolor{comment}{ * copy of this software and associated documentation files (the "Software"),}
00031 \textcolor{comment}{ * to deal in the Software without restriction, including without limitation}
00032 \textcolor{comment}{ * the rights to use, copy, modify, merge, publish, distribute, sublicense,}
00033 \textcolor{comment}{ * and/or sell copies of the Software, and to permit persons to whom the}
00034 \textcolor{comment}{ * Software is furnished to do so, subject to the following conditions:}
00035 \textcolor{comment}{ *}
00036 \textcolor{comment}{ * The above copyright notice and this permission notice shall be included in}
00037 \textcolor{comment}{ * all copies or substantial portions of the Software.}
00038 \textcolor{comment}{ *}
00039 \textcolor{comment}{ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR}
00040 \textcolor{comment}{ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,}
00041 \textcolor{comment}{ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE}
00042 \textcolor{comment}{ * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER}
00043 \textcolor{comment}{ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING}
00044 \textcolor{comment}{ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER}
00045 \textcolor{comment}{ * DEALINGS IN THE SOFTWARE.}
00046 \textcolor{comment}{ *}
00047 \textcolor{comment}{ * This agreement shall be governed in all respects by the laws of the State}
00048 \textcolor{comment}{ * of California and by the laws of the United States of America.}
00049 \textcolor{comment}{ */}
00050 
00051 \textcolor{preprocessor}{#ifndef \_\_SYSTEM\_H\_}
00052 \textcolor{preprocessor}{#define \_\_SYSTEM\_H\_}
00053 
00054 \textcolor{comment}{/* Include definitions from linker script generator */}
00055 \textcolor{preprocessor}{#include "linker.h"}
00056 
00057 
00058 \textcolor{comment}{/*}
00059 \textcolor{comment}{ * Av\_FIFO\_Int\_0 configuration}
00060 \textcolor{comment}{ *}
00061 \textcolor{comment}{ */}
00062 
00063 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_Av\_FIFO\_Int\_0 Av\_FIFO\_Int}
00064 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_BASE 0x110c0}
00065 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_IRQ -1}
00066 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00067 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_NAME "/dev/Av\_FIFO\_Int\_0"}
00068 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_SPAN 16}
00069 \textcolor{preprocessor}{#define AV\_FIFO\_INT\_0\_TYPE "Av\_FIFO\_Int"}
00070 
00071 
00072 \textcolor{comment}{/*}
00073 \textcolor{comment}{ * CPU configuration}
00074 \textcolor{comment}{ *}
00075 \textcolor{comment}{ */}
00076 
00077 \textcolor{preprocessor}{#define ALT\_CPU\_ARCHITECTURE "altera\_nios2\_gen2"}
00078 \textcolor{preprocessor}{#define ALT\_CPU\_BIG\_ENDIAN 0}
00079 \textcolor{preprocessor}{#define ALT\_CPU\_BREAK\_ADDR 0x00010820}
00080 \textcolor{preprocessor}{#define ALT\_CPU\_CPU\_ARCH\_NIOS2\_R1}
00081 \textcolor{preprocessor}{#define ALT\_CPU\_CPU\_FREQ 100000000u}
00082 \textcolor{preprocessor}{#define ALT\_CPU\_CPU\_ID\_SIZE 1}
00083 \textcolor{preprocessor}{#define ALT\_CPU\_CPU\_ID\_VALUE 0x00000000}
00084 \textcolor{preprocessor}{#define ALT\_CPU\_CPU\_IMPLEMENTATION "tiny"}
00085 \textcolor{preprocessor}{#define ALT\_CPU\_DATA\_ADDR\_WIDTH 0x11}
00086 \textcolor{preprocessor}{#define ALT\_CPU\_DCACHE\_LINE\_SIZE 0}
00087 \textcolor{preprocessor}{#define ALT\_CPU\_DCACHE\_LINE\_SIZE\_LOG2 0}
00088 \textcolor{preprocessor}{#define ALT\_CPU\_DCACHE\_SIZE 0}
00089 \textcolor{preprocessor}{#define ALT\_CPU\_EXCEPTION\_ADDR 0x00008020}
00090 \textcolor{preprocessor}{#define ALT\_CPU\_FLASH\_ACCELERATOR\_LINES 0}
00091 \textcolor{preprocessor}{#define ALT\_CPU\_FLASH\_ACCELERATOR\_LINE\_SIZE 0}
00092 \textcolor{preprocessor}{#define ALT\_CPU\_FLUSHDA\_SUPPORTED}
00093 \textcolor{preprocessor}{#define ALT\_CPU\_FREQ 100000000}
00094 \textcolor{preprocessor}{#define ALT\_CPU\_HARDWARE\_DIVIDE\_PRESENT 0}
00095 \textcolor{preprocessor}{#define ALT\_CPU\_HARDWARE\_MULTIPLY\_PRESENT 0}
00096 \textcolor{preprocessor}{#define ALT\_CPU\_HARDWARE\_MULX\_PRESENT 0}
00097 \textcolor{preprocessor}{#define ALT\_CPU\_HAS\_DEBUG\_CORE 1}
00098 \textcolor{preprocessor}{#define ALT\_CPU\_HAS\_DEBUG\_STUB}
00099 \textcolor{preprocessor}{#define ALT\_CPU\_HAS\_ILLEGAL\_INSTRUCTION\_EXCEPTION}
00100 \textcolor{preprocessor}{#define ALT\_CPU\_HAS\_JMPI\_INSTRUCTION}
00101 \textcolor{preprocessor}{#define ALT\_CPU\_ICACHE\_LINE\_SIZE 0}
00102 \textcolor{preprocessor}{#define ALT\_CPU\_ICACHE\_LINE\_SIZE\_LOG2 0}
00103 \textcolor{preprocessor}{#define ALT\_CPU\_ICACHE\_SIZE 0}
00104 \textcolor{preprocessor}{#define ALT\_CPU\_INST\_ADDR\_WIDTH 0x11}
00105 \textcolor{preprocessor}{#define ALT\_CPU\_NAME "nios2\_cpu"}
00106 \textcolor{preprocessor}{#define ALT\_CPU\_OCI\_VERSION 1}
00107 \textcolor{preprocessor}{#define ALT\_CPU\_RESET\_ADDR 0x00008000}
00108 
00109 
00110 \textcolor{comment}{/*}
00111 \textcolor{comment}{ * CPU configuration (with legacy prefix - don't use these anymore)}
00112 \textcolor{comment}{ *}
00113 \textcolor{comment}{ */}
00114 
00115 \textcolor{preprocessor}{#define NIOS2\_BIG\_ENDIAN 0}
00116 \textcolor{preprocessor}{#define NIOS2\_BREAK\_ADDR 0x00010820}
00117 \textcolor{preprocessor}{#define NIOS2\_CPU\_ARCH\_NIOS2\_R1}
00118 \textcolor{preprocessor}{#define NIOS2\_CPU\_FREQ 100000000u}
00119 \textcolor{preprocessor}{#define NIOS2\_CPU\_ID\_SIZE 1}
00120 \textcolor{preprocessor}{#define NIOS2\_CPU\_ID\_VALUE 0x00000000}
00121 \textcolor{preprocessor}{#define NIOS2\_CPU\_IMPLEMENTATION "tiny"}
00122 \textcolor{preprocessor}{#define NIOS2\_DATA\_ADDR\_WIDTH 0x11}
00123 \textcolor{preprocessor}{#define NIOS2\_DCACHE\_LINE\_SIZE 0}
00124 \textcolor{preprocessor}{#define NIOS2\_DCACHE\_LINE\_SIZE\_LOG2 0}
00125 \textcolor{preprocessor}{#define NIOS2\_DCACHE\_SIZE 0}
00126 \textcolor{preprocessor}{#define NIOS2\_EXCEPTION\_ADDR 0x00008020}
00127 \textcolor{preprocessor}{#define NIOS2\_FLASH\_ACCELERATOR\_LINES 0}
00128 \textcolor{preprocessor}{#define NIOS2\_FLASH\_ACCELERATOR\_LINE\_SIZE 0}
00129 \textcolor{preprocessor}{#define NIOS2\_FLUSHDA\_SUPPORTED}
00130 \textcolor{preprocessor}{#define NIOS2\_HARDWARE\_DIVIDE\_PRESENT 0}
00131 \textcolor{preprocessor}{#define NIOS2\_HARDWARE\_MULTIPLY\_PRESENT 0}
00132 \textcolor{preprocessor}{#define NIOS2\_HARDWARE\_MULX\_PRESENT 0}
00133 \textcolor{preprocessor}{#define NIOS2\_HAS\_DEBUG\_CORE 1}
00134 \textcolor{preprocessor}{#define NIOS2\_HAS\_DEBUG\_STUB}
00135 \textcolor{preprocessor}{#define NIOS2\_HAS\_ILLEGAL\_INSTRUCTION\_EXCEPTION}
00136 \textcolor{preprocessor}{#define NIOS2\_HAS\_JMPI\_INSTRUCTION}
00137 \textcolor{preprocessor}{#define NIOS2\_ICACHE\_LINE\_SIZE 0}
00138 \textcolor{preprocessor}{#define NIOS2\_ICACHE\_LINE\_SIZE\_LOG2 0}
00139 \textcolor{preprocessor}{#define NIOS2\_ICACHE\_SIZE 0}
00140 \textcolor{preprocessor}{#define NIOS2\_INST\_ADDR\_WIDTH 0x11}
00141 \textcolor{preprocessor}{#define NIOS2\_OCI\_VERSION 1}
00142 \textcolor{preprocessor}{#define NIOS2\_RESET\_ADDR 0x00008000}
00143 
00144 
00145 \textcolor{comment}{/*}
00146 \textcolor{comment}{ * Custom instruction macros}
00147 \textcolor{comment}{ *}
00148 \textcolor{comment}{ */}
00149 
00150 \textcolor{preprocessor}{#define ALT\_CI\_NIOS\_CUSTOM\_INSTR\_BITSWAP\_0(A)
       \_\_builtin\_custom\_ini(ALT\_CI\_NIOS\_CUSTOM\_INSTR\_BITSWAP\_0\_N,(A))}
00151 \textcolor{preprocessor}{#define ALT\_CI\_NIOS\_CUSTOM\_INSTR\_BITSWAP\_0\_N 0x0}
00152 
00153 
00154 \textcolor{comment}{/*}
00155 \textcolor{comment}{ * Define for each module class mastered by the CPU}
00156 \textcolor{comment}{ *}
00157 \textcolor{comment}{ */}
00158 
00159 \textcolor{preprocessor}{#define \_\_ALTERA\_AVALON\_ONCHIP\_MEMORY2}
00160 \textcolor{preprocessor}{#define \_\_ALTERA\_AVALON\_PIO}
00161 \textcolor{preprocessor}{#define \_\_ALTERA\_AVALON\_SPI}
00162 \textcolor{preprocessor}{#define \_\_ALTERA\_AVALON\_SYSID\_QSYS}
00163 \textcolor{preprocessor}{#define \_\_ALTERA\_NIOS2\_GEN2}
00164 \textcolor{preprocessor}{#define \_\_ALTERA\_NIOS\_CUSTOM\_INSTR\_BITSWAP}
00165 \textcolor{preprocessor}{#define \_\_AV\_FIFO\_INT}
00166 \textcolor{preprocessor}{#define \_\_I2C\_OPENCORES}
00167 
00168 
00169 \textcolor{comment}{/*}
00170 \textcolor{comment}{ * System configuration}
00171 \textcolor{comment}{ *}
00172 \textcolor{comment}{ */}
00173 
00174 \textcolor{preprocessor}{#define ALT\_DEVICE\_FAMILY "Cyclone IV E"}
00175 \textcolor{preprocessor}{#define ALT\_ENHANCED\_INTERRUPT\_API\_PRESENT}
00176 \textcolor{preprocessor}{#define ALT\_IRQ\_BASE NULL}
00177 \textcolor{preprocessor}{#define ALT\_LOG\_PORT "/dev/null"}
00178 \textcolor{preprocessor}{#define ALT\_LOG\_PORT\_BASE 0x0}
00179 \textcolor{preprocessor}{#define ALT\_LOG\_PORT\_DEV null}
00180 \textcolor{preprocessor}{#define ALT\_LOG\_PORT\_TYPE ""}
00181 \textcolor{preprocessor}{#define ALT\_NUM\_EXTERNAL\_INTERRUPT\_CONTROLLERS 0}
00182 \textcolor{preprocessor}{#define ALT\_NUM\_INTERNAL\_INTERRUPT\_CONTROLLERS 1}
00183 \textcolor{preprocessor}{#define ALT\_NUM\_INTERRUPT\_CONTROLLERS 1}
00184 \textcolor{preprocessor}{#define ALT\_STDERR "/dev/null"}
00185 \textcolor{preprocessor}{#define ALT\_STDERR\_BASE 0x0}
00186 \textcolor{preprocessor}{#define ALT\_STDERR\_DEV null}
00187 \textcolor{preprocessor}{#define ALT\_STDERR\_TYPE ""}
00188 \textcolor{preprocessor}{#define ALT\_STDIN "/dev/null"}
00189 \textcolor{preprocessor}{#define ALT\_STDIN\_BASE 0x0}
00190 \textcolor{preprocessor}{#define ALT\_STDIN\_DEV null}
00191 \textcolor{preprocessor}{#define ALT\_STDIN\_TYPE ""}
00192 \textcolor{preprocessor}{#define ALT\_STDOUT "/dev/null"}
00193 \textcolor{preprocessor}{#define ALT\_STDOUT\_BASE 0x0}
00194 \textcolor{preprocessor}{#define ALT\_STDOUT\_DEV null}
00195 \textcolor{preprocessor}{#define ALT\_STDOUT\_TYPE ""}
00196 \textcolor{preprocessor}{#define ALT\_SYSTEM\_NAME "lms\_ctr"}
00197 
00198 
00199 \textcolor{comment}{/*}
00200 \textcolor{comment}{ * hal configuration}
00201 \textcolor{comment}{ *}
00202 \textcolor{comment}{ */}
00203 
00204 \textcolor{preprocessor}{#define ALT\_INCLUDE\_INSTRUCTION\_RELATED\_EXCEPTION\_API}
00205 \textcolor{preprocessor}{#define ALT\_MAX\_FD 32}
00206 \textcolor{preprocessor}{#define ALT\_SYS\_CLK none}
00207 \textcolor{preprocessor}{#define ALT\_TIMESTAMP\_CLK none}
00208 
00209 
00210 \textcolor{comment}{/*}
00211 \textcolor{comment}{ * i2c\_opencores\_0 configuration}
00212 \textcolor{comment}{ *}
00213 \textcolor{comment}{ */}
00214 
00215 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_i2c\_opencores\_0 i2c\_opencores}
00216 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_BASE 0x11080}
00217 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_IRQ 0}
00218 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_IRQ\_INTERRUPT\_CONTROLLER\_ID 0}
00219 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_NAME "/dev/i2c\_opencores\_0"}
00220 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_SPAN 32}
00221 \textcolor{preprocessor}{#define I2C\_OPENCORES\_0\_TYPE "i2c\_opencores"}
00222 
00223 
00224 \textcolor{comment}{/*}
00225 \textcolor{comment}{ * leds configuration}
00226 \textcolor{comment}{ *}
00227 \textcolor{comment}{ */}
00228 
00229 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_leds altera\_avalon\_pio}
00230 \textcolor{preprocessor}{#define LEDS\_BASE 0x110a0}
00231 \textcolor{preprocessor}{#define LEDS\_BIT\_CLEARING\_EDGE\_REGISTER 0}
00232 \textcolor{preprocessor}{#define LEDS\_BIT\_MODIFYING\_OUTPUT\_REGISTER 0}
00233 \textcolor{preprocessor}{#define LEDS\_CAPTURE 0}
00234 \textcolor{preprocessor}{#define LEDS\_DATA\_WIDTH 8}
00235 \textcolor{preprocessor}{#define LEDS\_DO\_TEST\_BENCH\_WIRING 0}
00236 \textcolor{preprocessor}{#define LEDS\_DRIVEN\_SIM\_VALUE 0}
00237 \textcolor{preprocessor}{#define LEDS\_EDGE\_TYPE "NONE"}
00238 \textcolor{preprocessor}{#define LEDS\_FREQ 100000000}
00239 \textcolor{preprocessor}{#define LEDS\_HAS\_IN 0}
00240 \textcolor{preprocessor}{#define LEDS\_HAS\_OUT 1}
00241 \textcolor{preprocessor}{#define LEDS\_HAS\_TRI 0}
00242 \textcolor{preprocessor}{#define LEDS\_IRQ -1}
00243 \textcolor{preprocessor}{#define LEDS\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00244 \textcolor{preprocessor}{#define LEDS\_IRQ\_TYPE "NONE"}
00245 \textcolor{preprocessor}{#define LEDS\_NAME "/dev/leds"}
00246 \textcolor{preprocessor}{#define LEDS\_RESET\_VALUE 0}
00247 \textcolor{preprocessor}{#define LEDS\_SPAN 16}
00248 \textcolor{preprocessor}{#define LEDS\_TYPE "altera\_avalon\_pio"}
00249 
00250 
00251 \textcolor{comment}{/*}
00252 \textcolor{comment}{ * lms\_ctr\_gpio configuration}
00253 \textcolor{comment}{ *}
00254 \textcolor{comment}{ */}
00255 
00256 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_lms\_ctr\_gpio altera\_avalon\_pio}
00257 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_BASE 0x11060}
00258 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_BIT\_CLEARING\_EDGE\_REGISTER 0}
00259 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_BIT\_MODIFYING\_OUTPUT\_REGISTER 1}
00260 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_CAPTURE 0}
00261 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_DATA\_WIDTH 4}
00262 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_DO\_TEST\_BENCH\_WIRING 0}
00263 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_DRIVEN\_SIM\_VALUE 0}
00264 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_EDGE\_TYPE "NONE"}
00265 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_FREQ 100000000}
00266 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_HAS\_IN 0}
00267 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_HAS\_OUT 1}
00268 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_HAS\_TRI 0}
00269 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_IRQ -1}
00270 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00271 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_IRQ\_TYPE "NONE"}
00272 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_NAME "/dev/lms\_ctr\_gpio"}
00273 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_RESET\_VALUE 3}
00274 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_SPAN 32}
00275 \textcolor{preprocessor}{#define LMS\_CTR\_GPIO\_TYPE "altera\_avalon\_pio"}
00276 
00277 
00278 \textcolor{comment}{/*}
00279 \textcolor{comment}{ * oc\_mem configuration}
00280 \textcolor{comment}{ *}
00281 \textcolor{comment}{ */}
00282 
00283 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_oc\_mem altera\_avalon\_onchip\_memory2}
00284 \textcolor{preprocessor}{#define OC\_MEM\_ALLOW\_IN\_SYSTEM\_MEMORY\_CONTENT\_EDITOR 0}
00285 \textcolor{preprocessor}{#define OC\_MEM\_ALLOW\_MRAM\_SIM\_CONTENTS\_ONLY\_FILE 0}
00286 \textcolor{preprocessor}{#define OC\_MEM\_BASE 0x8000}
00287 \textcolor{preprocessor}{#define OC\_MEM\_CONTENTS\_INFO ""}
00288 \textcolor{preprocessor}{#define OC\_MEM\_DUAL\_PORT 0}
00289 \textcolor{preprocessor}{#define OC\_MEM\_GUI\_RAM\_BLOCK\_TYPE "AUTO"}
00290 \textcolor{preprocessor}{#define OC\_MEM\_INIT\_CONTENTS\_FILE "lms\_ctr\_oc\_mem"}
00291 \textcolor{preprocessor}{#define OC\_MEM\_INIT\_MEM\_CONTENT 1}
00292 \textcolor{preprocessor}{#define OC\_MEM\_INSTANCE\_ID "NONE"}
00293 \textcolor{preprocessor}{#define OC\_MEM\_IRQ -1}
00294 \textcolor{preprocessor}{#define OC\_MEM\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00295 \textcolor{preprocessor}{#define OC\_MEM\_NAME "/dev/oc\_mem"}
00296 \textcolor{preprocessor}{#define OC\_MEM\_NON\_DEFAULT\_INIT\_FILE\_ENABLED 0}
00297 \textcolor{preprocessor}{#define OC\_MEM\_RAM\_BLOCK\_TYPE "AUTO"}
00298 \textcolor{preprocessor}{#define OC\_MEM\_READ\_DURING\_WRITE\_MODE "DONT\_CARE"}
00299 \textcolor{preprocessor}{#define OC\_MEM\_SINGLE\_CLOCK\_OP 0}
00300 \textcolor{preprocessor}{#define OC\_MEM\_SIZE\_MULTIPLE 1}
00301 \textcolor{preprocessor}{#define OC\_MEM\_SIZE\_VALUE 32768}
00302 \textcolor{preprocessor}{#define OC\_MEM\_SPAN 32768}
00303 \textcolor{preprocessor}{#define OC\_MEM\_TYPE "altera\_avalon\_onchip\_memory2"}
00304 \textcolor{preprocessor}{#define OC\_MEM\_WRITABLE 1}
00305 
00306 
00307 \textcolor{comment}{/*}
00308 \textcolor{comment}{ * spi\_1\_ADF configuration}
00309 \textcolor{comment}{ *}
00310 \textcolor{comment}{ */}
00311 
00312 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_spi\_1\_ADF altera\_avalon\_spi}
00313 \textcolor{preprocessor}{#define SPI\_1\_ADF\_BASE 0x11000}
00314 \textcolor{preprocessor}{#define SPI\_1\_ADF\_CLOCKMULT 1}
00315 \textcolor{preprocessor}{#define SPI\_1\_ADF\_CLOCKPHASE 0}
00316 \textcolor{preprocessor}{#define SPI\_1\_ADF\_CLOCKPOLARITY 0}
00317 \textcolor{preprocessor}{#define SPI\_1\_ADF\_CLOCKUNITS "Hz"}
00318 \textcolor{preprocessor}{#define SPI\_1\_ADF\_DATABITS 8}
00319 \textcolor{preprocessor}{#define SPI\_1\_ADF\_DATAWIDTH 16}
00320 \textcolor{preprocessor}{#define SPI\_1\_ADF\_DELAYMULT "1.0E-9"}
00321 \textcolor{preprocessor}{#define SPI\_1\_ADF\_DELAYUNITS "ns"}
00322 \textcolor{preprocessor}{#define SPI\_1\_ADF\_EXTRADELAY 1}
00323 \textcolor{preprocessor}{#define SPI\_1\_ADF\_INSERT\_SYNC 0}
00324 \textcolor{preprocessor}{#define SPI\_1\_ADF\_IRQ 3}
00325 \textcolor{preprocessor}{#define SPI\_1\_ADF\_IRQ\_INTERRUPT\_CONTROLLER\_ID 0}
00326 \textcolor{preprocessor}{#define SPI\_1\_ADF\_ISMASTER 1}
00327 \textcolor{preprocessor}{#define SPI\_1\_ADF\_LSBFIRST 0}
00328 \textcolor{preprocessor}{#define SPI\_1\_ADF\_NAME "/dev/spi\_1\_ADF"}
00329 \textcolor{preprocessor}{#define SPI\_1\_ADF\_NUMSLAVES 1}
00330 \textcolor{preprocessor}{#define SPI\_1\_ADF\_PREFIX "spi\_"}
00331 \textcolor{preprocessor}{#define SPI\_1\_ADF\_SPAN 32}
00332 \textcolor{preprocessor}{#define SPI\_1\_ADF\_SYNC\_REG\_DEPTH 2}
00333 \textcolor{preprocessor}{#define SPI\_1\_ADF\_TARGETCLOCK 20000000u}
00334 \textcolor{preprocessor}{#define SPI\_1\_ADF\_TARGETSSDELAY "200.0"}
00335 \textcolor{preprocessor}{#define SPI\_1\_ADF\_TYPE "altera\_avalon\_spi"}
00336 
00337 
00338 \textcolor{comment}{/*}
00339 \textcolor{comment}{ * spi\_1\_DAC configuration}
00340 \textcolor{comment}{ *}
00341 \textcolor{comment}{ */}
00342 
00343 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_spi\_1\_DAC altera\_avalon\_spi}
00344 \textcolor{preprocessor}{#define SPI\_1\_DAC\_BASE 0x11020}
00345 \textcolor{preprocessor}{#define SPI\_1\_DAC\_CLOCKMULT 1}
00346 \textcolor{preprocessor}{#define SPI\_1\_DAC\_CLOCKPHASE 1}
00347 \textcolor{preprocessor}{#define SPI\_1\_DAC\_CLOCKPOLARITY 0}
00348 \textcolor{preprocessor}{#define SPI\_1\_DAC\_CLOCKUNITS "Hz"}
00349 \textcolor{preprocessor}{#define SPI\_1\_DAC\_DATABITS 8}
00350 \textcolor{preprocessor}{#define SPI\_1\_DAC\_DATAWIDTH 16}
00351 \textcolor{preprocessor}{#define SPI\_1\_DAC\_DELAYMULT "1.0E-9"}
00352 \textcolor{preprocessor}{#define SPI\_1\_DAC\_DELAYUNITS "ns"}
00353 \textcolor{preprocessor}{#define SPI\_1\_DAC\_EXTRADELAY 1}
00354 \textcolor{preprocessor}{#define SPI\_1\_DAC\_INSERT\_SYNC 0}
00355 \textcolor{preprocessor}{#define SPI\_1\_DAC\_IRQ 2}
00356 \textcolor{preprocessor}{#define SPI\_1\_DAC\_IRQ\_INTERRUPT\_CONTROLLER\_ID 0}
00357 \textcolor{preprocessor}{#define SPI\_1\_DAC\_ISMASTER 1}
00358 \textcolor{preprocessor}{#define SPI\_1\_DAC\_LSBFIRST 0}
00359 \textcolor{preprocessor}{#define SPI\_1\_DAC\_NAME "/dev/spi\_1\_DAC"}
00360 \textcolor{preprocessor}{#define SPI\_1\_DAC\_NUMSLAVES 1}
00361 \textcolor{preprocessor}{#define SPI\_1\_DAC\_PREFIX "spi\_"}
00362 \textcolor{preprocessor}{#define SPI\_1\_DAC\_SPAN 32}
00363 \textcolor{preprocessor}{#define SPI\_1\_DAC\_SYNC\_REG\_DEPTH 2}
00364 \textcolor{preprocessor}{#define SPI\_1\_DAC\_TARGETCLOCK 20000000u}
00365 \textcolor{preprocessor}{#define SPI\_1\_DAC\_TARGETSSDELAY "200.0"}
00366 \textcolor{preprocessor}{#define SPI\_1\_DAC\_TYPE "altera\_avalon\_spi"}
00367 
00368 
00369 \textcolor{comment}{/*}
00370 \textcolor{comment}{ * spi\_lms configuration}
00371 \textcolor{comment}{ *}
00372 \textcolor{comment}{ */}
00373 
00374 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_spi\_lms altera\_avalon\_spi}
00375 \textcolor{preprocessor}{#define SPI\_LMS\_BASE 0x11040}
00376 \textcolor{preprocessor}{#define SPI\_LMS\_CLOCKMULT 1}
00377 \textcolor{preprocessor}{#define SPI\_LMS\_CLOCKPHASE 0}
00378 \textcolor{preprocessor}{#define SPI\_LMS\_CLOCKPOLARITY 0}
00379 \textcolor{preprocessor}{#define SPI\_LMS\_CLOCKUNITS "Hz"}
00380 \textcolor{preprocessor}{#define SPI\_LMS\_DATABITS 8}
00381 \textcolor{preprocessor}{#define SPI\_LMS\_DATAWIDTH 16}
00382 \textcolor{preprocessor}{#define SPI\_LMS\_DELAYMULT "1.0E-9"}
00383 \textcolor{preprocessor}{#define SPI\_LMS\_DELAYUNITS "ns"}
00384 \textcolor{preprocessor}{#define SPI\_LMS\_EXTRADELAY 1}
00385 \textcolor{preprocessor}{#define SPI\_LMS\_INSERT\_SYNC 0}
00386 \textcolor{preprocessor}{#define SPI\_LMS\_IRQ 1}
00387 \textcolor{preprocessor}{#define SPI\_LMS\_IRQ\_INTERRUPT\_CONTROLLER\_ID 0}
00388 \textcolor{preprocessor}{#define SPI\_LMS\_ISMASTER 1}
00389 \textcolor{preprocessor}{#define SPI\_LMS\_LSBFIRST 0}
00390 \textcolor{preprocessor}{#define SPI\_LMS\_NAME "/dev/spi\_lms"}
00391 \textcolor{preprocessor}{#define SPI\_LMS\_NUMSLAVES 5}
00392 \textcolor{preprocessor}{#define SPI\_LMS\_PREFIX "spi\_"}
00393 \textcolor{preprocessor}{#define SPI\_LMS\_SPAN 32}
00394 \textcolor{preprocessor}{#define SPI\_LMS\_SYNC\_REG\_DEPTH 2}
00395 \textcolor{preprocessor}{#define SPI\_LMS\_TARGETCLOCK 20000000u}
00396 \textcolor{preprocessor}{#define SPI\_LMS\_TARGETSSDELAY "200.0"}
00397 \textcolor{preprocessor}{#define SPI\_LMS\_TYPE "altera\_avalon\_spi"}
00398 
00399 
00400 \textcolor{comment}{/*}
00401 \textcolor{comment}{ * switch configuration}
00402 \textcolor{comment}{ *}
00403 \textcolor{comment}{ */}
00404 
00405 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_switch altera\_avalon\_pio}
00406 \textcolor{preprocessor}{#define SWITCH\_BASE 0x110b0}
00407 \textcolor{preprocessor}{#define SWITCH\_BIT\_CLEARING\_EDGE\_REGISTER 0}
00408 \textcolor{preprocessor}{#define SWITCH\_BIT\_MODIFYING\_OUTPUT\_REGISTER 0}
00409 \textcolor{preprocessor}{#define SWITCH\_CAPTURE 0}
00410 \textcolor{preprocessor}{#define SWITCH\_DATA\_WIDTH 8}
00411 \textcolor{preprocessor}{#define SWITCH\_DO\_TEST\_BENCH\_WIRING 0}
00412 \textcolor{preprocessor}{#define SWITCH\_DRIVEN\_SIM\_VALUE 0}
00413 \textcolor{preprocessor}{#define SWITCH\_EDGE\_TYPE "NONE"}
00414 \textcolor{preprocessor}{#define SWITCH\_FREQ 100000000}
00415 \textcolor{preprocessor}{#define SWITCH\_HAS\_IN 1}
00416 \textcolor{preprocessor}{#define SWITCH\_HAS\_OUT 0}
00417 \textcolor{preprocessor}{#define SWITCH\_HAS\_TRI 0}
00418 \textcolor{preprocessor}{#define SWITCH\_IRQ -1}
00419 \textcolor{preprocessor}{#define SWITCH\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00420 \textcolor{preprocessor}{#define SWITCH\_IRQ\_TYPE "NONE"}
00421 \textcolor{preprocessor}{#define SWITCH\_NAME "/dev/switch"}
00422 \textcolor{preprocessor}{#define SWITCH\_RESET\_VALUE 0}
00423 \textcolor{preprocessor}{#define SWITCH\_SPAN 16}
00424 \textcolor{preprocessor}{#define SWITCH\_TYPE "altera\_avalon\_pio"}
00425 
00426 
00427 \textcolor{comment}{/*}
00428 \textcolor{comment}{ * sysid\_qsys\_0 configuration}
00429 \textcolor{comment}{ *}
00430 \textcolor{comment}{ */}
00431 
00432 \textcolor{preprocessor}{#define ALT\_MODULE\_CLASS\_sysid\_qsys\_0 altera\_avalon\_sysid\_qsys}
00433 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_BASE 0x110d0}
00434 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_ID 4920}
00435 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_IRQ -1}
00436 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_IRQ\_INTERRUPT\_CONTROLLER\_ID -1}
00437 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_NAME "/dev/sysid\_qsys\_0"}
00438 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_SPAN 8}
00439 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_TIMESTAMP 1476792439}
00440 \textcolor{preprocessor}{#define SYSID\_QSYS\_0\_TYPE "altera\_avalon\_sysid\_qsys"}
00441 
00442 \textcolor{preprocessor}{#endif }\textcolor{comment}{/* \_\_SYSTEM\_H\_ */}\textcolor{preprocessor}{}
\end{DoxyCode}
