{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3126, "design__instance__area": 63228.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.08832176774740219, "power__switching__total": 0.07487045973539352, "power__leakage__total": 6.677518626929668e-07, "power__total": 0.16319289803504944, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.059727335878778744, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.059727335878778744, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5953526729008651, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.7440430704373246, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.10172396546362526, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.10172396546362526, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.43140137128090544, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.7045828564462715, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -823.1362135998105, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.7045828564462715, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 207, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -6.704583, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 206, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.040521753766070895, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.040521753766070895, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.271724872515862, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.5279278275077526, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.11055179307129774, "clock__skew__worst_setup": 0.0374746355665063, "timing__hold__ws": 0.2697417920931912, "timing__setup__ws": -7.163734697101729, "timing__hold__tns": 0, "timing__setup__tns": -901.1316961021956, "timing__hold__wns": 0, "timing__setup__wns": -7.163734697101729, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 617, "timing__setup_r2r__ws": -7.163735, "timing__setup_r2r_vio__count": 614, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3126, "design__instance__area__stdcell": 63228.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.60666, "design__instance__utilization__stdcell": 0.60666, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19055549, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 90435.7, "design__violations": 0, "design__instance__count__setup_buffer": 24, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2296, "route__net__special": 2, "route__drc_errors__iter:1": 904, "route__wirelength__iter:1": 100369, "route__drc_errors__iter:2": 211, "route__wirelength__iter:2": 99604, "route__drc_errors__iter:3": 170, "route__wirelength__iter:3": 99330, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 99144, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 99148, "route__drc_errors": 0, "route__wirelength": 99148, "route__vias": 16009, "route__vias__singlecut": 16009, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 674.99, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.055321415680945875, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.055321415680945875, "timing__hold__ws__corner:min_tt_025C_5v00": 0.592314103418832, "timing__setup__ws__corner:min_tt_025C_5v00": 0.9636869353058592, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.09428036396220402, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.09428036396220402, "timing__hold__ws__corner:min_ss_125C_4v50": 0.4700027167158181, "timing__setup__ws__corner:min_ss_125C_4v50": -6.322770930230363, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -760.8143379534525, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.322770930230363, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 196, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -6.322771, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 195, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.0374746355665063, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.0374746355665063, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2697417920931912, "timing__setup__ws__corner:min_ff_n40C_5v50": 3.654758377160314, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.06507705669653796, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.06507705669653796, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5989114929069514, "timing__setup__ws__corner:max_tt_025C_5v00": 0.48012972734365034, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 3, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.11055179307129774, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.11055179307129774, "timing__hold__ws__corner:max_ss_125C_4v50": 0.38542237159409937, "timing__setup__ws__corner:max_ss_125C_4v50": -7.163734697101729, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -901.1316961021956, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -7.163734697101729, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 214, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -7.163735, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 213, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.04409789325183112, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.04409789325183112, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2740457938144811, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.373588170973018, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 55, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99743, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99895, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00257102, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00378386, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00163099, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00378386, "ir__voltage__worst": 5, "ir__drop__avg": 0.00105, "ir__drop__worst": 0.00257, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}