[netlist_parser] [info] selected parser: Default VHDL Parser
[netlist_parser] [info] selected parser: Default VHDL Parser
[netlist_parser] [info] parsing '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd'...
[netlist_parser] [info] finished parsing in 0.00 seconds.
[netlist_parser] [warning] [../src/netlist/netlist_parser/netlist_parser_manager.cpp:81] no (valid) gate library specified, trying to auto-detect gate library...
[gate_library_manager] [info] loading all gate library files from /home/na/hal/build/share/hal/gate_libraries.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[gate_library_parser] [info] parsed gate library 'NangateOpenCellLibrary' from file '/home/na/hal/build/share/hal/gate_libraries/NangateOpenCellLibrary.hgl' in 0.00 seconds.
[gate_library_manager] [info] gate library did not contain a GND gate, auto-generated type 'HAL_GND'.
[gate_library_manager] [info] gate library did not contain a VDD gate, auto-generated type 'HAL_VDD'.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[gate_library_parser] [info] parsed gate library 'ICE40ULTRA' from file '/home/na/hal/build/share/hal/gate_libraries/ice40ultra.hgl' in 0.00 seconds.
[gate_library_manager] [info] gate library did not contain a GND gate, auto-generated type 'HAL_GND'.
[gate_library_manager] [info] gate library did not contain a VDD gate, auto-generated type 'HAL_VDD'.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[gate_library_parser] [info] parsed gate library 'XILINX_UNISIM' from file '/home/na/hal/build/share/hal/gate_libraries/XILINX_UNISIM.hgl' in 0.48 seconds.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[hgl_parser] [error] [../plugins/hgl_parser/src/hgl_parser.cpp:395] invalid or missing 'data_in' specification for latch gate type 'LSR0'.
[gate_library_parser] [error] [../src/netlist/gate_library/gate_library_parser/gate_library_parser_manager.cpp:90] failed to parse gate library from file '/home/na/hal/build/share/hal/gate_libraries/lsi_10k.hgl'.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[gate_library] [error] [../src/netlist/gate_library/gate_type.cpp:244] could not assign type 'ground' to pin 'O' of gate type 'GND'.
[gate_library] [error] [../src/netlist/gate_library/gate_type.cpp:244] could not assign type 'power' to pin 'O' of gate type 'VCC'.
[gate_library_parser] [info] parsed gate library 'EXAMPLE_GATE_LIBRARY' from file '/home/na/hal/build/share/hal/gate_libraries/example_library.hgl' in 0.00 seconds.
[gate_library_parser] [info] selected gate library parser 'Default HGL Parser'.
[gate_library_parser] [info] parsed gate library 'XILINX_SIMPRIM' from file '/home/na/hal/build/share/hal/gate_libraries/XILINX_SIMPRIM.hgl' in 0.10 seconds.
[gate_library_manager] [info] gate library did not contain a GND gate, auto-generated type 'HAL_GND'.
[gate_library_manager] [info] gate library did not contain a VDD gate, auto-generated type 'HAL_VDD'.
[netlist_parser] [info] instantiating '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' with gate library 'NangateOpenCellLibrary'...
[vhdl_parser] [error] [../plugins/vhdl_parser/src/vhdl_parser.cpp:1667] could not find gate type 'LUT4' in gate library 'NangateOpenCellLibrary'.
[netlist_parser] [error] [../src/netlist/netlist_parser/netlist_parser_manager.cpp:93] could not instantiate file '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' using gate library 'NangateOpenCellLibrary'.
[netlist_parser] [info] instantiating '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' with gate library 'XILINX_SIMPRIM'...
[vhdl_parser] [error] [../plugins/vhdl_parser/src/vhdl_parser.cpp:1667] could not find gate type 'LUT4' in gate library 'XILINX_SIMPRIM'.
[netlist_parser] [error] [../src/netlist/netlist_parser/netlist_parser_manager.cpp:93] could not instantiate file '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' using gate library 'XILINX_SIMPRIM'.
[netlist_parser] [info] instantiating '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' with gate library 'XILINX_UNISIM'...
[netlist_parser] [info] instantiated '/home/na/hal/plugins/simulator/netlist_simulator/test/netlists/counter/counternetlist_flattened_by_hal.vhd' in 0.00 seconds.
[netlist_persistent] [info] serialized netlist in 0.00 seconds
[netlist_writer] [info] selected writer: Default Verilog Writer
[netlist_writer] [info] writing netlist 'Counter2_VHDL' to file 'counter_tb.v'...
[netlist_writer] [info] wrote netlist 'Counter2_VHDL' to file 'counter_tb.v' in 0.00 seconds.
[core] [info] unloading plugin 'boolean_influence'...
[core] [info] unloading plugin 'dataflow'...
[core] [info] unloading plugin 'gexf_writer'...
[netlist_writer] [info] unregistered netlist writer 'Default GEXF Writer' for file extension '.gexf'.
[core] [info] unloading plugin 'graph_algorithm'...
[core] [info] unloading plugin 'hal_gui'...
[core] [info] unloading plugin 'hgl_parser'...
[gate_library_parser] [info] unregistered gate library parser 'Default HGL Parser' for file extension '.hgl'.
[core] [info] unloading plugin 'hgl_writer'...
[gate_library_writer] [info] unregistered gate library writer 'Default HGL Writer' for file extension '.hgl'.
[core] [info] unloading plugin 'liberty_parser'...
[gate_library_parser] [info] unregistered gate library parser 'Default Liberty Parser' for file extension '.lib'.
[core] [info] unloading plugin 'libtest_plugin'...
[core] [info] unloading plugin 'netlist_simulator'...
[core] [info] unloading plugin 'python_shell'...
[core] [info] unloading plugin 'solve_fsm'...
[core] [info] unloading plugin 'vcd_viewer'...
[core] [info] unloading plugin 'verilog_parser'...
[hdl_parser] [info] unregistered hdl parser 'Default Verilog Parser' which was registered for file type '.v'
[core] [info] unloading plugin 'verilog_writer'...
[netlist_writer] [info] unregistered netlist writer 'Default Verilog Writer' for file extension '.v'.
[core] [info] unloading plugin 'vhdl_parser'...
[hdl_parser] [info] unregistered hdl parser 'Default VHDL Parser' which was registered for file type '.vhd'
[hdl_parser] [info] unregistered hdl parser 'Default VHDL Parser' which was registered for file type '.vhdl'
[core] [info] unloading plugin 'z3_utils'...
[core] [info] unloaded all 17 plugins
