/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_m0_wfdma.h
//[Revision time]   : Fri Oct  4 12:07:43 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_M0_WFDMA_REGS_H__
#define __WF_M0_WFDMA_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_M0_WFDMA_BASE                                       0x55000000u

#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T1_ADDR                  (WF_M0_WFDMA_BASE + 0x020u) 
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T2_ADDR                  (WF_M0_WFDMA_BASE + 0x024u) 
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_ADDR             (WF_M0_WFDMA_BASE + 0x028u) 
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T1_ADDR                  (WF_M0_WFDMA_BASE + 0x02Cu) 
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T2_ADDR                  (WF_M0_WFDMA_BASE + 0x030u) 
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_ADDR             (WF_M0_WFDMA_BASE + 0x03Cu) 
#define WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR                        (WF_M0_WFDMA_BASE + 0x040u) 
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_ADDR                    (WF_M0_WFDMA_BASE + 0x044u) 
#define WF_M0_WFDMA_AXI_READ_RNG_START_ADDR                    (WF_M0_WFDMA_BASE + 0x048u) 
#define WF_M0_WFDMA_AXI_READ_RNG_END_ADDR                      (WF_M0_WFDMA_BASE + 0x050u) 
#define WF_M0_WFDMA_AXI_WRITE_RNG_START_ADDR                   (WF_M0_WFDMA_BASE + 0x058u) 
#define WF_M0_WFDMA_AXI_WRITE_RNG_END_ADDR                     (WF_M0_WFDMA_BASE + 0x060u) 
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_0_ADDR             (WF_M0_WFDMA_BASE + 0x068u) 
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_ADDR             (WF_M0_WFDMA_BASE + 0x070u) 
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_0_ADDR            (WF_M0_WFDMA_BASE + 0x074u) 
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_ADDR            (WF_M0_WFDMA_BASE + 0x07Cu) 
#define WF_M0_WFDMA_CBM_DBG_STS0_ADDR                          (WF_M0_WFDMA_BASE + 0x080u) 
#define WF_M0_WFDMA_CBM_DBG_STS1_ADDR                          (WF_M0_WFDMA_BASE + 0x084u) 
#define WF_M0_WFDMA_CBM_DBG_STS2_ADDR                          (WF_M0_WFDMA_BASE + 0x088u) 
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_ADDR                        (WF_M0_WFDMA_BASE + 0x08Cu) 
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR                        (WF_M0_WFDMA_BASE + 0x090u) 
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_ADDR                        (WF_M0_WFDMA_BASE + 0x094u) 
#define WF_M0_WFDMA_WFDMA_OST_STS_ADDR                         (WF_M0_WFDMA_BASE + 0x0A0u) 
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_ADDR                     (WF_M0_WFDMA_BASE + 0x0A4u) 
#define WF_M0_WFDMA_CONN_HIF_RST_ADDR                          (WF_M0_WFDMA_BASE + 0x100u) 
#define WF_M0_WFDMA_MCU_INT_STA_ADDR                           (WF_M0_WFDMA_BASE + 0x110u) 
#define WF_M0_WFDMA_MCU_INT_ENA_ADDR                           (WF_M0_WFDMA_BASE + 0x114u) 
#define WF_M0_WFDMA_CONN_HIF_RESERVE_ADDR                      (WF_M0_WFDMA_BASE + 0x120u) 
#define WF_M0_WFDMA_WPDMA_DBG_IDX_ADDR                         (WF_M0_WFDMA_BASE + 0x124u) 
#define WF_M0_WFDMA_WPDMA_DBG_PROBE_ADDR                       (WF_M0_WFDMA_BASE + 0x128u) 
#define WF_M0_WFDMA_CONN_HIF_RESERVE_1_ADDR                    (WF_M0_WFDMA_BASE + 0x12Cu) 
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR                     (WF_M0_WFDMA_BASE + 0x130u) 
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR                        (WF_M0_WFDMA_BASE + 0x134u) 
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR               (WF_M0_WFDMA_BASE + 0x138u) 
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR                (WF_M0_WFDMA_BASE + 0x140u) 
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_ADDR             (WF_M0_WFDMA_BASE + 0x150u) 
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_EXT_ADDR         (WF_M0_WFDMA_BASE + 0x154u) 
#define WF_M0_WFDMA_WPDMA_ERR_RXDMAD_RING_MAP_ADDR             (WF_M0_WFDMA_BASE + 0x158u) 
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR                   (WF_M0_WFDMA_BASE + 0x15Cu) 
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD0_ADDR                  (WF_M0_WFDMA_BASE + 0x160u) 
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD1_ADDR                  (WF_M0_WFDMA_BASE + 0x164u) 
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD2_ADDR                  (WF_M0_WFDMA_BASE + 0x168u) 
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD3_ADDR                  (WF_M0_WFDMA_BASE + 0x16Cu) 
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_ADDR                (WF_M0_WFDMA_BASE + 0x1A0u) 
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_ADDR                (WF_M0_WFDMA_BASE + 0x1A4u) 
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_ADDR                (WF_M0_WFDMA_BASE + 0x1A8u) 
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_ADDR                (WF_M0_WFDMA_BASE + 0x1ACu) 
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_ADDR                (WF_M0_WFDMA_BASE + 0x1B0u) 
#define WF_M0_WFDMA_MCU2HOST_SW_INT_SET_ADDR                   (WF_M0_WFDMA_BASE + 0x1E0u) 
#define WF_M0_WFDMA_MCU2MD_SW_INT_SET_ADDR                     (WF_M0_WFDMA_BASE + 0x1E4u) 
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR                (WF_M0_WFDMA_BASE + 0x1E8u) 
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_ENA_ADDR                (WF_M0_WFDMA_BASE + 0x1ECu) 
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR                   (WF_M0_WFDMA_BASE + 0x1F8u) 
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR                   (WF_M0_WFDMA_BASE + 0x1FCu) 
#define WF_M0_WFDMA_HOST_INT_STA_ADDR                          (WF_M0_WFDMA_BASE + 0x200u) 
#define WF_M0_WFDMA_HOST_INT_ENA_ADDR                          (WF_M0_WFDMA_BASE + 0X204u) 
#define WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR                         (WF_M0_WFDMA_BASE + 0x208u) 
#define WF_M0_WFDMA_WPDMA_INT_TX_PRI_SEL_ADDR                  (WF_M0_WFDMA_BASE + 0x290u) 
#define WF_M0_WFDMA_WPDMA_INT_RX_PRI_SEL_ADDR                  (WF_M0_WFDMA_BASE + 0x298u) 
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR                    (WF_M0_WFDMA_BASE + 0x2B0u) 
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT1_ADDR                    (WF_M0_WFDMA_BASE + 0x2B4u) 
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_ADDR                  (WF_M0_WFDMA_BASE + 0x2E0u) 
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR                   (WF_M0_WFDMA_BASE + 0x2E8u) 
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_ADDR                (WF_M0_WFDMA_BASE + 0x2F0u) 
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_ADDR                (WF_M0_WFDMA_BASE + 0x2F4u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x300u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x304u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x308u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x30Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x310u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x314u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x318u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x31Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x320u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x324u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x328u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x32Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x330u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x334u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x338u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x33Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x340u) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x344u) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x348u) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x34Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x350u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x354u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x358u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x35Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x360u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x364u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x368u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x36Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x370u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x374u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x378u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x37Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x700u) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x704u) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x708u) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x70Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x710u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x714u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x718u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x71Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x720u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x724u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x728u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x72Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x730u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x734u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x738u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x73Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x740u) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x744u) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x748u) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x74Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x750u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x754u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x758u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x75Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x760u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x764u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x768u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x76Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x770u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x774u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x778u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x77Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x780u) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x784u) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x788u) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x78Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0x790u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0x794u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL2_ADDR                  (WF_M0_WFDMA_BASE + 0x798u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_ADDR                  (WF_M0_WFDMA_BASE + 0x79Cu) 
#define WF_M0_WFDMA_PDA_TAR_ADDR_ADDR                          (WF_M0_WFDMA_BASE + 0x800u) 
#define WF_M0_WFDMA_PDA_TAR_LEN_ADDR                           (WF_M0_WFDMA_BASE + 0x804u) 
#define WF_M0_WFDMA_PDA_DWLD_STATE_ADDR                        (WF_M0_WFDMA_BASE + 0x808u) 
#define WF_M0_WFDMA_PDA_CONFIG_ADDR                            (WF_M0_WFDMA_BASE + 0x80Cu) 
#define WF_M0_WFDMA_PDA_CRC_VAL_ADDR                           (WF_M0_WFDMA_BASE + 0x814u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x900u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x904u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x908u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x90Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x910u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x914u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x918u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0x91Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA00u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA04u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA08u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA0Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA10u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA14u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA18u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA1Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA20u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_ADDR               (WF_M0_WFDMA_BASE + 0xA24u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB00u) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB04u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB08u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB0Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB10u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB14u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB18u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB1Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB20u) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB24u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB28u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB2Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB30u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB34u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xB38u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xB3Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD00u) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD04u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD08u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD0Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD10u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD14u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD18u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD1Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD20u) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD24u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD28u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD2Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD30u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD34u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD38u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD3Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD40u) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD44u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_ADDR                  (WF_M0_WFDMA_BASE + 0xD48u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR                  (WF_M0_WFDMA_BASE + 0xD4Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE00u) 
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE04u) 
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE08u) 
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE0Cu) 
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE10u) 
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE14u) 
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE18u) 
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xE1Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF00u) 
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF04u) 
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF08u) 
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF0Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF10u) 
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF14u) 
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF18u) 
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF1Cu) 
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF20u) 
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_ADDR                    (WF_M0_WFDMA_BASE + 0xF24u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_CTRL_ADDR              (WF_M0_WFDMA_BASE + 0xF40u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_ADDR              (WF_M0_WFDMA_BASE + 0xF44u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR             (WF_M0_WFDMA_BASE + 0xF48u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR             (WF_M0_WFDMA_BASE + 0xF4Cu) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_ADDR             (WF_M0_WFDMA_BASE + 0xF50u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_ADDR             (WF_M0_WFDMA_BASE + 0xF54u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_ADDR             (WF_M0_WFDMA_BASE + 0xF58u) 
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_ADDR             (WF_M0_WFDMA_BASE + 0xF5Cu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL0_ADDR                  (WF_M0_WFDMA_BASE + 0xF70u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_ADDR                  (WF_M0_WFDMA_BASE + 0xF74u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE0_ADDR                 (WF_M0_WFDMA_BASE + 0xF80u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE1_ADDR                 (WF_M0_WFDMA_BASE + 0xF84u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE2_ADDR                 (WF_M0_WFDMA_BASE + 0xF88u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE3_ADDR                 (WF_M0_WFDMA_BASE + 0xF8Cu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE4_ADDR                 (WF_M0_WFDMA_BASE + 0xF90u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE5_ADDR                 (WF_M0_WFDMA_BASE + 0xF94u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE6_ADDR                 (WF_M0_WFDMA_BASE + 0xF98u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE7_ADDR                 (WF_M0_WFDMA_BASE + 0xF9Cu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE8_ADDR                 (WF_M0_WFDMA_BASE + 0xFA0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE9_ADDR                 (WF_M0_WFDMA_BASE + 0xFA4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE10_ADDR                (WF_M0_WFDMA_BASE + 0xFA8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE11_ADDR                (WF_M0_WFDMA_BASE + 0xFACu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE12_ADDR                (WF_M0_WFDMA_BASE + 0xFB0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE13_ADDR                (WF_M0_WFDMA_BASE + 0xFB4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE14_ADDR                (WF_M0_WFDMA_BASE + 0xFB8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE15_ADDR                (WF_M0_WFDMA_BASE + 0xFBCu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE16_ADDR                (WF_M0_WFDMA_BASE + 0xFC0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE17_ADDR                (WF_M0_WFDMA_BASE + 0xFC4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE18_ADDR                (WF_M0_WFDMA_BASE + 0xFC8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE19_ADDR                (WF_M0_WFDMA_BASE + 0xFCCu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE20_ADDR                (WF_M0_WFDMA_BASE + 0xFD0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE21_ADDR                (WF_M0_WFDMA_BASE + 0xFD4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE22_ADDR                (WF_M0_WFDMA_BASE + 0xFD8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE23_ADDR                (WF_M0_WFDMA_BASE + 0xFDCu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE24_ADDR                (WF_M0_WFDMA_BASE + 0xFE0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE25_ADDR                (WF_M0_WFDMA_BASE + 0xFE4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE26_ADDR                (WF_M0_WFDMA_BASE + 0xFE8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE27_ADDR                (WF_M0_WFDMA_BASE + 0xFECu) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE28_ADDR                (WF_M0_WFDMA_BASE + 0xFF0u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE29_ADDR                (WF_M0_WFDMA_BASE + 0xFF4u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE30_ADDR                (WF_M0_WFDMA_BASE + 0xFF8u) 
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE31_ADDR                (WF_M0_WFDMA_BASE + 0xFFCu) 





#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_ADDR   WF_M0_WFDMA_WPDMA_TX_TST_LAST_T1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_SHFT   0u


#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_ADDR   WF_M0_WFDMA_WPDMA_TX_TST_LAST_T2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_SHFT   0u


#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_ADDR WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_ADDR
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_MASK 0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_ADDR WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_ADDR
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_MASK 0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_SHFT 0u


#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_ADDR   WF_M0_WFDMA_WPDMA_RX_TST_LAST_T1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_SHFT   0u


#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_ADDR   WF_M0_WFDMA_WPDMA_RX_TST_LAST_T2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_SHFT   0u


#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_ADDR WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_ADDR
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_MASK 0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_ADDR WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_ADDR
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_MASK 0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_SHFT 0u


#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_ADDR             WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_MASK             0x80000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_SHFT             31u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_ADDR             WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_MASK             0x40000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_SHFT             30u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LOCK_ADDR        WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LOCK_MASK        0x10000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LOCK_SHFT        28u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LAT_FST_ADDR     WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LAT_FST_MASK     0x08000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_LAT_FST_SHFT     27u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DROP_ADDR    WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DROP_MASK    0x04000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DROP_SHFT    26u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LOCK_ADDR        WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LOCK_MASK        0x02000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LOCK_SHFT        25u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LAT_FST_ADDR     WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LAT_FST_MASK     0x01000000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_LAT_FST_SHFT     24u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DET_INT_ADDR WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DET_INT_MASK 0x00800000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_WR_ERR_RNG_DET_INT_SHFT 23u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_RNG_DET_INT_ADDR WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_RNG_DET_INT_MASK 0x00400000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_RD_ERR_RNG_DET_INT_SHFT 22u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_ADDR              WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_MASK              0x00200000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_SHFT              21u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_ADDR              WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_MASK              0x00100000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_SHFT              20u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BID_ADDR          WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BID_MASK          0x000F0000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BID_SHFT          16u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BRSP_ADDR         WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BRSP_MASK         0x00003000u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_BRESP_ERR_BRSP_SHFT         12u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RID_ADDR          WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RID_MASK          0x00000F00u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RID_SHFT          8u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RRSP_ADDR         WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RRSP_MASK         0x000000C0u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_RRESP_ERR_RRSP_SHFT         6u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_CSR_AXI_ERR_PAUSE_EN_ADDR   WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_CSR_AXI_ERR_PAUSE_EN_MASK   0x00000010u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_CSR_AXI_ERR_PAUSE_EN_SHFT   4u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AW_TIMEOUT_ADDR         WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AW_TIMEOUT_MASK         0x00000008u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AW_TIMEOUT_SHFT         3u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AR_TIMEOUT_ADDR         WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AR_TIMEOUT_MASK         0x00000004u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_AR_TIMEOUT_SHFT         2u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_W_TIMEOUT_ADDR          WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_W_TIMEOUT_MASK          0x00000002u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_W_TIMEOUT_SHFT          1u
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_R_TIMEOUT_ADDR          WF_M0_WFDMA_AXI_RW_ERR_STS_ADDR
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_R_TIMEOUT_MASK          0x00000001u                
#define WF_M0_WFDMA_AXI_RW_ERR_STS_AXI_R_TIMEOUT_SHFT          0u


#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AW_TIMEOUT_TH_ADDR  WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_ADDR
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AW_TIMEOUT_TH_MASK  0xFF000000u                
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AW_TIMEOUT_TH_SHFT  24u
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AR_TIMEOUT_TH_ADDR  WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_ADDR
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AR_TIMEOUT_TH_MASK  0x00FF0000u                
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_AR_TIMEOUT_TH_SHFT  16u
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_W_TIMEOUT_TH_ADDR   WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_ADDR
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_W_TIMEOUT_TH_MASK   0x0000FF00u                
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_W_TIMEOUT_TH_SHFT   8u
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_R_TIMEOUT_TH_ADDR   WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_ADDR
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_R_TIMEOUT_TH_MASK   0x000000FFu                
#define WF_M0_WFDMA_AXI_RW_TIMEOUT_CFG_AXI_R_TIMEOUT_TH_SHFT   0u


#define WF_M0_WFDMA_AXI_READ_RNG_START_AXI_READ_RNG_START_ADDR WF_M0_WFDMA_AXI_READ_RNG_START_ADDR
#define WF_M0_WFDMA_AXI_READ_RNG_START_AXI_READ_RNG_START_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_READ_RNG_START_AXI_READ_RNG_START_SHFT 0u


#define WF_M0_WFDMA_AXI_READ_RNG_END_AXI_READ_RNG_END_ADDR     WF_M0_WFDMA_AXI_READ_RNG_END_ADDR
#define WF_M0_WFDMA_AXI_READ_RNG_END_AXI_READ_RNG_END_MASK     0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_READ_RNG_END_AXI_READ_RNG_END_SHFT     0u


#define WF_M0_WFDMA_AXI_WRITE_RNG_START_AXI_WRITE_RNG_START_ADDR WF_M0_WFDMA_AXI_WRITE_RNG_START_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_START_AXI_WRITE_RNG_START_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_WRITE_RNG_START_AXI_WRITE_RNG_START_SHFT 0u


#define WF_M0_WFDMA_AXI_WRITE_RNG_END_AXI_WRITE_RNG_END_ADDR   WF_M0_WFDMA_AXI_WRITE_RNG_END_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_END_AXI_WRITE_RNG_END_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_WRITE_RNG_END_AXI_WRITE_RNG_END_SHFT   0u


#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_ADDR WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_0_ADDR
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_0_AXI_READ_ERR_ARADDR_0_SHFT 0u


#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_ADDR WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_ADDR
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_MASK 0x000F0000u                
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARID_SHFT 16u
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_ADDR WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_ADDR
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_MASK 0x000000FFu                
#define WF_M0_WFDMA_AXI_READ_RNG_ERR_STATUS_2_AXI_READ_ERR_ARLEN_SHFT 0u


#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_ADDR WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_0_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_0_AXI_WRITE_ERR_AWADDR_0_SHFT 0u


#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ARID_ADDR WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ARID_MASK 0x000F0000u                
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ARID_SHFT 16u
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ATTR_ADDR WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ATTR_MASK 0x00000100u                
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_ATTR_SHFT 8u
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_ADDR WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_ADDR
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_MASK 0x000000FFu                
#define WF_M0_WFDMA_AXI_WRITE_RNG_ERR_STATUS_2_AXI_WRITE_ERR_AWLEN_SHFT 0u


#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FULL_ADDR                 WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FULL_MASK                 0x80000000u                
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FULL_SHFT                 31u
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_HEAD_ADDR            WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_HEAD_MASK            0x7F000000u                
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_HEAD_SHFT            24u
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_TAIL_ADDR            WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_TAIL_MASK            0x007F0000u                
#define WF_M0_WFDMA_CBM_DBG_STS0_CBM_FREE_TAIL_SHFT            16u
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_EMPTY_ADDR            WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_EMPTY_MASK            0x00008000u                
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_EMPTY_SHFT            15u
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_HEAD_ADDR             WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_HEAD_MASK             0x00007F00u                
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_HEAD_SHFT             8u
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_TAIL_ADDR             WF_M0_WFDMA_CBM_DBG_STS0_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_TAIL_MASK             0x0000007Fu                
#define WF_M0_WFDMA_CBM_DBG_STS0_TXD_CBM_TAIL_SHFT             0u


#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_EMPTY_ADDR           WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_EMPTY_MASK           0x80000000u                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_EMPTY_SHFT           31u
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_HEAD_ADDR            WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_HEAD_MASK            0x7F000000u                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_HEAD_SHFT            24u
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_TAIL_ADDR            WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_TAIL_MASK            0x007F0000u                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP0_CBM_TAIL_SHFT            16u
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_EMPTY_ADDR           WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_EMPTY_MASK           0x00008000u                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_EMPTY_SHFT           15u
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_HEAD_ADDR            WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_HEAD_MASK            0x00007F00u                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_HEAD_SHFT            8u
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_TAIL_ADDR            WF_M0_WFDMA_CBM_DBG_STS1_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_TAIL_MASK            0x0000007Fu                
#define WF_M0_WFDMA_CBM_DBG_STS1_TXP1_CBM_TAIL_SHFT            0u


#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_EMPTY_ADDR           WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_EMPTY_MASK           0x80000000u                
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_EMPTY_SHFT           31u
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_HEAD_ADDR            WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_HEAD_MASK            0x7F000000u                
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_HEAD_SHFT            24u
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_TAIL_ADDR            WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_TAIL_MASK            0x007F0000u                
#define WF_M0_WFDMA_CBM_DBG_STS2_TXP2_CBM_TAIL_SHFT            16u
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_EMPTY_ADDR           WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_EMPTY_MASK           0x00008000u                
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_EMPTY_SHFT           15u
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_HEAD_ADDR            WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_HEAD_MASK            0x00007F00u                
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_HEAD_SHFT            8u
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_TAIL_ADDR            WF_M0_WFDMA_CBM_DBG_STS2_ADDR
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_TAIL_MASK            0x0000007Fu                
#define WF_M0_WFDMA_CBM_DBG_STS2_DMAD_CBM_TAIL_SHFT            0u


#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_DATA_OFST_ADDR      WF_M0_WFDMA_CBM_DBG_DUMP_0_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_DATA_OFST_MASK      0x0F000000u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_DATA_OFST_SHFT      24u
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_MMU_ID_ADDR         WF_M0_WFDMA_CBM_DBG_DUMP_0_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_MMU_ID_MASK         0x001F0000u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_MMU_ID_SHFT         16u
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_NXT_ADDR         WF_M0_WFDMA_CBM_DBG_DUMP_0_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_NXT_MASK         0x00007F00u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_NXT_SHFT         8u
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_ADDR             WF_M0_WFDMA_CBM_DBG_DUMP_0_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_MASK             0x0000003Fu                
#define WF_M0_WFDMA_CBM_DBG_DUMP_0_DBG_CBM_ID_SHFT             0u


#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_TR_ADDR        WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_TR_MASK        0x00400000u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_TR_SHFT        22u
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_ID_ADDR        WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_ID_MASK        0x003F0000u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_RING_ID_SHFT        16u
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_LAST_ADDR           WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_LAST_MASK           0x00000400u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_LAST_SHFT           10u
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_EOF_ADDR            WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_EOF_MASK            0x00000200u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_EOF_SHFT            9u
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_DATA_LEN_ADDR       WF_M0_WFDMA_CBM_DBG_DUMP_1_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_DATA_LEN_MASK       0x000001FFu                
#define WF_M0_WFDMA_CBM_DBG_DUMP_1_DBG_CBM_DATA_LEN_SHFT       0u


#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_PUSH_TST_ADDR       WF_M0_WFDMA_CBM_DBG_DUMP_2_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_PUSH_TST_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_PUSH_TST_SHFT       16u
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_POP_TST_ADDR        WF_M0_WFDMA_CBM_DBG_DUMP_2_ADDR
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_POP_TST_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_CBM_DBG_DUMP_2_DBG_CBM_POP_TST_SHFT        0u


#define WF_M0_WFDMA_WFDMA_OST_STS_OST_STS_RST_ADDR             WF_M0_WFDMA_WFDMA_OST_STS_ADDR
#define WF_M0_WFDMA_WFDMA_OST_STS_OST_STS_RST_MASK             0x80000000u                
#define WF_M0_WFDMA_WFDMA_OST_STS_OST_STS_RST_SHFT             31u
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_WR_OST_NUM_ADDR          WF_M0_WFDMA_WFDMA_OST_STS_ADDR
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_WR_OST_NUM_MASK          0x3F000000u                
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_WR_OST_NUM_SHFT          24u
#define WF_M0_WFDMA_WFDMA_OST_STS_WR_OST_NUM_ADDR              WF_M0_WFDMA_WFDMA_OST_STS_ADDR
#define WF_M0_WFDMA_WFDMA_OST_STS_WR_OST_NUM_MASK              0x003F0000u                
#define WF_M0_WFDMA_WFDMA_OST_STS_WR_OST_NUM_SHFT              16u
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_RD_OST_NUM_ADDR          WF_M0_WFDMA_WFDMA_OST_STS_ADDR
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_RD_OST_NUM_MASK          0x00003F00u                
#define WF_M0_WFDMA_WFDMA_OST_STS_MAX_RD_OST_NUM_SHFT          8u
#define WF_M0_WFDMA_WFDMA_OST_STS_RD_OST_NUM_ADDR              WF_M0_WFDMA_WFDMA_OST_STS_ADDR
#define WF_M0_WFDMA_WFDMA_OST_STS_RD_OST_NUM_MASK              0x0000003Fu                
#define WF_M0_WFDMA_WFDMA_OST_STS_RD_OST_NUM_SHFT              0u


#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_MODE_ADDR    WF_M0_WFDMA_WFDMA_INT_MIB_CNT_ADDR
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_MODE_MASK    0x80000000u                
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_MODE_SHFT    31u
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_INCLUDE_MD_ADDR WF_M0_WFDMA_WFDMA_INT_MIB_CNT_ADDR
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_INCLUDE_MD_MASK 0x40000000u                
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_CSR_DBG_IRQ_INCLUDE_MD_SHFT 30u
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_WFDMA_INT_CNT_ADDR       WF_M0_WFDMA_WFDMA_INT_MIB_CNT_ADDR
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_WFDMA_INT_CNT_MASK       0x3FFFFFFFu                
#define WF_M0_WFDMA_WFDMA_INT_MIB_CNT_WFDMA_INT_CNT_SHFT       0u


#define WF_M0_WFDMA_CONN_HIF_RST_CONN_HIF_LOGIC_RST_N_ADDR     WF_M0_WFDMA_CONN_HIF_RST_ADDR
#define WF_M0_WFDMA_CONN_HIF_RST_CONN_HIF_LOGIC_RST_N_MASK     0x00000001u                
#define WF_M0_WFDMA_CONN_HIF_RST_CONN_HIF_LOGIC_RST_N_SHFT     0u


#define WF_M0_WFDMA_MCU_INT_STA_MD2MCU_SW_INT_STA_ADDR         WF_M0_WFDMA_MCU_INT_STA_ADDR
#define WF_M0_WFDMA_MCU_INT_STA_MD2MCU_SW_INT_STA_MASK         0xFFFF0000u                
#define WF_M0_WFDMA_MCU_INT_STA_MD2MCU_SW_INT_STA_SHFT         16u
#define WF_M0_WFDMA_MCU_INT_STA_HOST2MCU_SW_INT_STA_ADDR       WF_M0_WFDMA_MCU_INT_STA_ADDR
#define WF_M0_WFDMA_MCU_INT_STA_HOST2MCU_SW_INT_STA_MASK       0x0000FFFFu                
#define WF_M0_WFDMA_MCU_INT_STA_HOST2MCU_SW_INT_STA_SHFT       0u


#define WF_M0_WFDMA_MCU_INT_ENA_MD2MCU_SW_INT_ENA_ADDR         WF_M0_WFDMA_MCU_INT_ENA_ADDR
#define WF_M0_WFDMA_MCU_INT_ENA_MD2MCU_SW_INT_ENA_MASK         0xFFFF0000u                
#define WF_M0_WFDMA_MCU_INT_ENA_MD2MCU_SW_INT_ENA_SHFT         16u
#define WF_M0_WFDMA_MCU_INT_ENA_HOST2MCU_SW_INT_ENA_ADDR       WF_M0_WFDMA_MCU_INT_ENA_ADDR
#define WF_M0_WFDMA_MCU_INT_ENA_HOST2MCU_SW_INT_ENA_MASK       0x0000FFFFu                
#define WF_M0_WFDMA_MCU_INT_ENA_HOST2MCU_SW_INT_ENA_SHFT       0u


#define WF_M0_WFDMA_CONN_HIF_RESERVE_CONN_HIF_RESERVE_0_ADDR   WF_M0_WFDMA_CONN_HIF_RESERVE_ADDR
#define WF_M0_WFDMA_CONN_HIF_RESERVE_CONN_HIF_RESERVE_0_MASK   0xFFFFFFFFu                
#define WF_M0_WFDMA_CONN_HIF_RESERVE_CONN_HIF_RESERVE_0_SHFT   0u


#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_ENABLE_ADDR         WF_M0_WFDMA_WPDMA_DBG_IDX_ADDR
#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_ENABLE_MASK         0x00000100u                
#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_ENABLE_SHFT         8u
#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR            WF_M0_WFDMA_WPDMA_DBG_IDX_ADDR
#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK            0x000000FFu                
#define WF_M0_WFDMA_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT            0u


#define WF_M0_WFDMA_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR        WF_M0_WFDMA_WPDMA_DBG_PROBE_ADDR
#define WF_M0_WFDMA_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK        0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT        0u


#define WF_M0_WFDMA_CONN_HIF_RESERVE_1_CONN_HIF_RESERVE_1_ADDR WF_M0_WFDMA_CONN_HIF_RESERVE_1_ADDR
#define WF_M0_WFDMA_CONN_HIF_RESERVE_1_CONN_HIF_RESERVE_1_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_CONN_HIF_RESERVE_1_CONN_HIF_RESERVE_1_SHFT 0u


#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WFDMA_BUSY_ADDR          WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WFDMA_BUSY_MASK          0x80000000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WFDMA_BUSY_SHFT          31u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H1_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H1_BUSY_MASK       0x00800000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H1_BUSY_SHFT       23u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T1_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T1_BUSY_MASK       0x00400000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T1_BUSY_SHFT       22u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H0_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H0_BUSY_MASK       0x00200000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2H0_BUSY_SHFT       21u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T0_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T0_BUSY_MASK       0x00100000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TRP_M2T0_BUSY_SHFT       20u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_M2D_RXP0_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_M2D_RXP0_BUSY_MASK       0x00080000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_M2D_RXP0_BUSY_SHFT       19u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXP0_BUSY_ADDR       WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXP0_BUSY_MASK       0x00010000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXP0_BUSY_SHFT       16u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXD_BUSY_ADDR        WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXD_BUSY_MASK        0x00008000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_D2M_TXD_BUSY_SHFT        15u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX2_PLD_BUSY_ADDR        WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX2_PLD_BUSY_MASK        0x00004000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX2_PLD_BUSY_SHFT        14u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX1_PLD_BUSY_ADDR        WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX1_PLD_BUSY_MASK        0x00002000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX1_PLD_BUSY_SHFT        13u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX0_PLD_BUSY_ADDR        WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX0_PLD_BUSY_MASK        0x00001000u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX0_PLD_BUSY_SHFT        12u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXP0_BUSY_ADDR           WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXP0_BUSY_MASK           0x00000200u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXP0_BUSY_SHFT           9u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXWB_BUSY_ADDR           WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXWB_BUSY_MASK           0x00000100u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TXWB_BUSY_SHFT           8u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_DISP_BUSY_ADDR        WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_DISP_BUSY_MASK        0x00000080u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_DISP_BUSY_SHFT        7u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX_PF_BUSY_ADDR          WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX_PF_BUSY_MASK          0x00000040u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RX_PF_BUSY_SHFT          6u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_PF_BUSY_ADDR          WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_PF_BUSY_MASK          0x00000020u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_TX_PF_BUSY_SHFT          5u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WTASK_SHDL_BUSY_ADDR     WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WTASK_SHDL_BUSY_MASK     0x00000010u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WTASK_SHDL_BUSY_SHFT     4u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RTASK_SHDL_BUSY_ADDR     WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RTASK_SHDL_BUSY_MASK     0x00000008u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RTASK_SHDL_BUSY_SHFT     3u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_CBM_BUSY_ADDR            WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_CBM_BUSY_MASK            0x00000004u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_CBM_BUSY_SHFT            2u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WDMAU_BUSY_ADDR          WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WDMAU_BUSY_MASK          0x00000002u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_WDMAU_BUSY_SHFT          1u
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RDMAU_BUSY_ADDR          WF_M0_WFDMA_WFDMA_BUSY_STATUS_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RDMAU_BUSY_MASK          0x00000001u                
#define WF_M0_WFDMA_WFDMA_BUSY_STATUS_RDMAU_BUSY_SHFT          0u


#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H1_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H1_BUSY_ENA_MASK      0x00800000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H1_BUSY_ENA_SHFT      23u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T1_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T1_BUSY_ENA_MASK      0x00400000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T1_BUSY_ENA_SHFT      22u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H0_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H0_BUSY_ENA_MASK      0x00200000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2H0_BUSY_ENA_SHFT      21u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T0_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T0_BUSY_ENA_MASK      0x00100000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TRP_M2T0_BUSY_ENA_SHFT      20u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_M2D_RXP0_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_M2D_RXP0_BUSY_ENA_MASK      0x00080000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_M2D_RXP0_BUSY_ENA_SHFT      19u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXP0_BUSY_ENA_ADDR      WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXP0_BUSY_ENA_MASK      0x00010000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXP0_BUSY_ENA_SHFT      16u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXD_BUSY_ENA_ADDR       WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXD_BUSY_ENA_MASK       0x00008000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_D2M_TXD_BUSY_ENA_SHFT       15u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX2_PLD_BUSY_ENA_ADDR       WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX2_PLD_BUSY_ENA_MASK       0x00004000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX2_PLD_BUSY_ENA_SHFT       14u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX1_PLD_BUSY_ENA_ADDR       WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX1_PLD_BUSY_ENA_MASK       0x00002000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX1_PLD_BUSY_ENA_SHFT       13u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX0_PLD_BUSY_ENA_ADDR       WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX0_PLD_BUSY_ENA_MASK       0x00001000u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX0_PLD_BUSY_ENA_SHFT       12u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXP0_BUSY_ENA_ADDR          WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXP0_BUSY_ENA_MASK          0x00000200u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXP0_BUSY_ENA_SHFT          9u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXWB_BUSY_ENA_ADDR          WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXWB_BUSY_ENA_MASK          0x00000100u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TXWB_BUSY_ENA_SHFT          8u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_DISP_BUSY_ENA_ADDR       WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_DISP_BUSY_ENA_MASK       0x00000080u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_DISP_BUSY_ENA_SHFT       7u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX_PF_BUSY_ENA_ADDR         WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX_PF_BUSY_ENA_MASK         0x00000040u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RX_PF_BUSY_ENA_SHFT         6u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_PF_BUSY_ENA_ADDR         WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_PF_BUSY_ENA_MASK         0x00000020u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_TX_PF_BUSY_ENA_SHFT         5u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WTASK_SHDL_BUSY_ENA_ADDR    WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WTASK_SHDL_BUSY_ENA_MASK    0x00000010u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WTASK_SHDL_BUSY_ENA_SHFT    4u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RTASK_SHDL_BUSY_ENA_ADDR    WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RTASK_SHDL_BUSY_ENA_MASK    0x00000008u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RTASK_SHDL_BUSY_ENA_SHFT    3u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_CBM_BUSY_ENA_ADDR           WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_CBM_BUSY_ENA_MASK           0x00000004u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_CBM_BUSY_ENA_SHFT           2u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WDMAU_BUSY_ENA_ADDR         WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WDMAU_BUSY_ENA_MASK         0x00000002u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_WDMAU_BUSY_ENA_SHFT         1u
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RDMAU_BUSY_ENA_ADDR         WF_M0_WFDMA_WFDMA_BUSY_ENA_ADDR
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RDMAU_BUSY_ENA_MASK         0x00000001u                
#define WF_M0_WFDMA_WFDMA_BUSY_ENA_RDMAU_BUSY_ENA_SHFT         0u


#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H1_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H1_ERR_INT_MASK 0x00800000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H1_ERR_INT_SHFT 23u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T1_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T1_ERR_INT_MASK 0x00400000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T1_ERR_INT_SHFT 22u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H0_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H0_ERR_INT_MASK 0x00200000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2H0_ERR_INT_SHFT 21u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T0_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T0_ERR_INT_MASK 0x00100000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TRP_M2T0_ERR_INT_SHFT 20u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_M2D_RXP0_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_M2D_RXP0_ERR_INT_MASK 0x00080000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_M2D_RXP0_ERR_INT_SHFT 19u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXP0_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXP0_ERR_INT_MASK 0x00010000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXP0_ERR_INT_SHFT 16u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXD_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXD_ERR_INT_MASK 0x00008000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_D2M_TXD_ERR_INT_SHFT 15u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX2_PLD_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX2_PLD_ERR_INT_MASK 0x00004000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX2_PLD_ERR_INT_SHFT 14u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX1_PLD_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX1_PLD_ERR_INT_MASK 0x00002000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX1_PLD_ERR_INT_SHFT 13u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX0_PLD_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX0_PLD_ERR_INT_MASK 0x00001000u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RX0_PLD_ERR_INT_SHFT 12u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXP0_ERR_INT_ADDR  WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXP0_ERR_INT_MASK  0x00000200u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXP0_ERR_INT_SHFT  9u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXWB_ERR_INT_ADDR  WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXWB_ERR_INT_MASK  0x00000100u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TXWB_ERR_INT_SHFT  8u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TX_DISP_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TX_DISP_ERR_INT_MASK 0x00000080u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_TX_DISP_ERR_INT_SHFT 7u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_PF_ERR_INT_ADDR    WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_PF_ERR_INT_MASK    0x00000020u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_PF_ERR_INT_SHFT    5u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WTASK_SHDL_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WTASK_SHDL_ERR_INT_MASK 0x00000010u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WTASK_SHDL_ERR_INT_SHFT 4u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RTASK_SHDL_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RTASK_SHDL_ERR_INT_MASK 0x00000008u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RTASK_SHDL_ERR_INT_SHFT 3u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_CBM_ERR_INT_ADDR   WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_CBM_ERR_INT_MASK   0x00000004u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_CBM_ERR_INT_SHFT   2u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WDMAU_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WDMAU_ERR_INT_MASK 0x00000002u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_WDMAU_ERR_INT_SHFT 1u
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RDMAU_ERR_INT_ADDR WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_ADDR
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RDMAU_ERR_INT_MASK 0x00000001u                
#define WF_M0_WFDMA_WFDMA_SUBMODULE_ERR_INT_RDMAU_ERR_INT_SHFT 0u


#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_RING_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_RING_MASK 0x3F000000u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_RING_SHFT 24u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_RING_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_RING_MASK 0x003F0000u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_RING_SHFT 16u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_RING_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_RING_MASK 0x0000F000u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_RING_SHFT 12u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_FORCE_QSEL_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_FORCE_QSEL_MASK 0x00000800u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_FORCE_QSEL_SHFT 11u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_STRESS_WSTRB_EN_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_STRESS_WSTRB_EN_MASK 0x00000400u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_STRESS_WSTRB_EN_SHFT 10u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_EN_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_EN_MASK 0x00000100u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_EN_SHFT 8u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_MASK 0x000000F0u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_LBK_RX_Q_SEL_SHFT 4u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_TEST_MODE_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_TEST_MODE_MASK 0x00000008u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_RX_STRESS_TEST_MODE_SHFT 3u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_TEST_MODE_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_TEST_MODE_MASK 0x00000004u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX1_STRESS_TEST_MODE_SHFT 2u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_TEST_MODE_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_TEST_MODE_MASK 0x00000002u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_TX0_STRESS_TEST_MODE_SHFT 1u
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_LOOPBACK_TEST_MODE_ADDR WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_LOOPBACK_TEST_MODE_MASK 0x00000001u                
#define WF_M0_WFDMA_CONN_HIF_FIFO_TEST_MOD_CSR_WFDMA_LOOPBACK_TEST_MODE_SHFT 0u


#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_WPDMA_ERR_TXDMAD_RING_MAP_ADDR WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_ADDR
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_WPDMA_ERR_TXDMAD_RING_MAP_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_WPDMA_ERR_TXDMAD_RING_MAP_SHFT 0u


#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_EXT_WPDMA_ERR_TXDMAD_RING_MAP_EXT_ADDR WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_EXT_ADDR
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_EXT_WPDMA_ERR_TXDMAD_RING_MAP_EXT_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_ERR_TXDMAD_RING_MAP_EXT_WPDMA_ERR_TXDMAD_RING_MAP_EXT_SHFT 0u


#define WF_M0_WFDMA_WPDMA_ERR_RXDMAD_RING_MAP_WPDMA_ERR_RXDMAD_RING_MAP_ADDR WF_M0_WFDMA_WPDMA_ERR_RXDMAD_RING_MAP_ADDR
#define WF_M0_WFDMA_WPDMA_ERR_RXDMAD_RING_MAP_WPDMA_ERR_RXDMAD_RING_MAP_MASK 0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_ERR_RXDMAD_RING_MAP_WPDMA_ERR_RXDMAD_RING_MAP_SHFT 0u


#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RST_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RST_MASK 0x80000000u                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RST_SHFT 31u
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_TR_ADDR  WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_TR_MASK  0x00080000u                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_TR_SHFT  19u
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_COH_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_COH_MASK 0x00040000u                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_COH_SHFT 18u
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDP_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDP_MASK 0x00020000u                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDP_SHFT 17u
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDL_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDL_MASK 0x00010000u                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_SDL_SHFT 16u
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RING_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RING_MASK 0x0000000Fu                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_INFO_LAST_ERR_DMAD_RING_SHFT 0u


#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD0_WPDMA_LAST_ERR_DMAD0_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD0_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD0_WPDMA_LAST_ERR_DMAD0_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD0_WPDMA_LAST_ERR_DMAD0_SHFT 0u


#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD1_WPDMA_LAST_ERR_DMAD1_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD1_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD1_WPDMA_LAST_ERR_DMAD1_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD1_WPDMA_LAST_ERR_DMAD1_SHFT 0u


#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD2_WPDMA_LAST_ERR_DMAD2_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD2_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD2_WPDMA_LAST_ERR_DMAD2_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD2_WPDMA_LAST_ERR_DMAD2_SHFT 0u


#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD3_WPDMA_LAST_ERR_DMAD3_ADDR WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD3_ADDR
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD3_WPDMA_LAST_ERR_DMAD3_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_LAST_ERR_DMAD3_WPDMA_LAST_ERR_DMAD3_SHFT 0u


#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH1_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH1_MASK    0x003F0000u                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH1_SHFT    16u
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH0_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH0_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_01_RX_DMAD_TH0_SHFT    0u


#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH3_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH3_MASK    0x003F0000u                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH3_SHFT    16u
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH2_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH2_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_23_RX_DMAD_TH2_SHFT    0u


#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH5_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH5_MASK    0x003F0000u                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH5_SHFT    16u
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH4_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH4_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_45_RX_DMAD_TH4_SHFT    0u


#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH7_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH7_MASK    0x003F0000u                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH7_SHFT    16u
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH6_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH6_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_67_RX_DMAD_TH6_SHFT    0u


#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH9_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH9_MASK    0x003F0000u                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH9_SHFT    16u
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH8_ADDR    WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_ADDR
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH8_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_PAUSE_RX_Q_TH_89_RX_DMAD_TH8_SHFT    0u


#define WF_M0_WFDMA_MCU2HOST_SW_INT_SET_MCU2HOST_SW_INT_SET_ADDR WF_M0_WFDMA_MCU2HOST_SW_INT_SET_ADDR
#define WF_M0_WFDMA_MCU2HOST_SW_INT_SET_MCU2HOST_SW_INT_SET_MASK 0x0000FFFFu                
#define WF_M0_WFDMA_MCU2HOST_SW_INT_SET_MCU2HOST_SW_INT_SET_SHFT 0u


#define WF_M0_WFDMA_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_ADDR   WF_M0_WFDMA_MCU2MD_SW_INT_SET_ADDR
#define WF_M0_WFDMA_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_MASK   0x0000FFFFu                
#define WF_M0_WFDMA_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_SHFT   0u


#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P0_WFDMA_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P0_WFDMA_ERR_INT_MASK 0x40000000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P0_WFDMA_ERR_INT_SHFT 30u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P1_WFDMA_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P1_WFDMA_ERR_INT_MASK 0x20000000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_P1_WFDMA_ERR_INT_SHFT 29u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_SUBMODULE_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_SUBMODULE_ERR_INT_MASK 0x00080000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_SUBMODULE_ERR_INT_SHFT 19u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_IDX_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_IDX_ERR_INT_MASK 0x00020000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_IDX_ERR_INT_SHFT 17u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_IDX_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_IDX_ERR_INT_MASK 0x00010000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_IDX_ERR_INT_SHFT 16u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ALI_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ALI_ERR_INT_MASK 0x00008000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ALI_ERR_INT_SHFT 15u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ALI_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ALI_ERR_INT_MASK 0x00004000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ALI_ERR_INT_SHFT 14u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ERR_INT_MASK 0x00002000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDL_ERR_INT_SHFT 13u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ERR_INT_MASK 0x00001000u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_SDP_ERR_INT_SHFT 12u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDL_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDL_ERR_INT_MASK 0x00000800u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDL_ERR_INT_SHFT 11u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDP_ERR_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDP_ERR_INT_MASK 0x00000400u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_SDP_ERR_INT_SHFT 10u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_COHERENCE_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_COHERENCE_INT_MASK 0x00000200u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RX_COHERENCE_INT_SHFT 9u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_COHERENCE_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_COHERENCE_INT_MASK 0x00000100u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_TX_COHERENCE_INT_SHFT 8u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_WR_ERR_RNG_DET_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_WR_ERR_RNG_DET_INT_MASK 0x00000080u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_WR_ERR_RNG_DET_INT_SHFT 7u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_RD_ERR_RNG_DET_INT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_RD_ERR_RNG_DET_INT_MASK 0x00000040u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_RD_ERR_RNG_DET_INT_SHFT 6u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_BRESP_ERR_ADDR      WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_BRESP_ERR_MASK      0x00000020u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_BRESP_ERR_SHFT      5u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RRESP_ERR_ADDR      WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RRESP_ERR_MASK      0x00000010u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_RRESP_ERR_SHFT      4u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AW_TIMEOUT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AW_TIMEOUT_MASK 0x00000008u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AW_TIMEOUT_SHFT 3u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AR_TIMEOUT_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AR_TIMEOUT_MASK 0x00000004u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_AR_TIMEOUT_SHFT 2u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_W_TIMEOUT_ADDR  WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_W_TIMEOUT_MASK  0x00000002u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_W_TIMEOUT_SHFT  1u
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_R_TIMEOUT_ADDR  WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_R_TIMEOUT_MASK  0x00000001u                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_STA_AXI_R_TIMEOUT_SHFT  0u


#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_ENA_WPDMA2HOST_ERR_INT_ENA_ADDR WF_M0_WFDMA_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_ENA_WPDMA2HOST_ERR_INT_ENA_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA2HOST_ERR_INT_ENA_WPDMA2HOST_ERR_INT_ENA_SHFT 0u


#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_14_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_14_MASK    0x00100000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_14_SHFT    20u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_13_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_13_MASK    0x00080000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_13_SHFT    19u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_12_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_12_MASK    0x00040000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_12_SHFT    18u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_11_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_11_MASK    0x00020000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_11_SHFT    17u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_10_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_10_MASK    0x00010000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_10_SHFT    16u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_9_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_9_MASK     0x00008000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_9_SHFT     15u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_8_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_8_MASK     0x00004000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_8_SHFT     14u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_7_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_7_MASK     0x00002000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_7_SHFT     13u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_6_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_6_MASK     0x00001000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_6_SHFT     12u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_5_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_5_MASK     0x00000800u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_5_SHFT     11u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_DMASHDL_INT_STS_ADDR   WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_DMASHDL_INT_STS_MASK   0x00000400u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_DMASHDL_INT_STS_SHFT   10u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_4_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_4_MASK     0x00000010u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_4_SHFT     4u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_3_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_3_MASK     0x00000008u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_3_SHFT     3u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_2_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_2_MASK     0x00000004u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_2_SHFT     2u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_1_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_1_MASK     0x00000002u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_1_SHFT     1u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_0_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_STA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_0_MASK     0x00000001u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_STA_MAC_INT_STS_0_SHFT     0u


#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_14_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_14_MASK    0x00100000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_14_SHFT    20u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_13_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_13_MASK    0x00080000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_13_SHFT    19u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_12_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_12_MASK    0x00040000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_12_SHFT    18u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_11_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_11_MASK    0x00020000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_11_SHFT    17u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_10_ADDR    WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_10_MASK    0x00010000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_10_SHFT    16u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_9_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_9_MASK     0x00008000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_9_SHFT     15u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_8_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_8_MASK     0x00004000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_8_SHFT     14u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_7_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_7_MASK     0x00002000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_7_SHFT     13u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_6_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_6_MASK     0x00001000u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_6_SHFT     12u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_5_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_5_MASK     0x00000800u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_5_SHFT     11u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_DMASHDL_INT_ENA_ADDR   WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_DMASHDL_INT_ENA_MASK   0x00000400u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_DMASHDL_INT_ENA_SHFT   10u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_4_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_4_MASK     0x00000010u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_4_SHFT     4u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_3_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_3_MASK     0x00000008u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_3_SHFT     3u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_2_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_2_MASK     0x00000004u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_2_SHFT     2u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_1_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_1_MASK     0x00000002u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_1_SHFT     1u
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_0_ADDR     WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_0_MASK     0x00000001u                
#define WF_M0_WFDMA_SUBSYS2HOST_INT_ENA_MAC_INT_ENA_0_SHFT     0u


#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX0_TIMESTAMP_INT_STS_ADDR WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX0_TIMESTAMP_INT_STS_MASK 0x80000000u                
#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX0_TIMESTAMP_INT_STS_SHFT 31u
#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX1_TIMESTAMP_INT_STS_ADDR WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX1_TIMESTAMP_INT_STS_MASK 0x40000000u                
#define WF_M0_WFDMA_HOST_INT_STA_WIFI_RX1_TIMESTAMP_INT_STS_SHFT 30u
#define WF_M0_WFDMA_HOST_INT_STA_MCU_SW_INT_STS_ADDR           WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_MCU_SW_INT_STS_MASK           0x20000000u                
#define WF_M0_WFDMA_HOST_INT_STA_MCU_SW_INT_STS_SHFT           29u
#define WF_M0_WFDMA_HOST_INT_STA_SUBSYS_INT_STS_ADDR           WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_SUBSYS_INT_STS_MASK           0x10000000u                
#define WF_M0_WFDMA_HOST_INT_STA_SUBSYS_INT_STS_SHFT           28u
#define WF_M0_WFDMA_HOST_INT_STA_WPDMA2HOST_ERR_INT_STS_ADDR   WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_WPDMA2HOST_ERR_INT_STS_MASK   0x01000000u                
#define WF_M0_WFDMA_HOST_INT_STA_WPDMA2HOST_ERR_INT_STS_SHFT   24u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_11_ADDR       WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_11_MASK       0x00080000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_11_SHFT       19u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_10_ADDR       WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_10_MASK       0x00040000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_10_SHFT       18u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_9_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_9_MASK        0x00020000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_9_SHFT        17u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_8_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_8_MASK        0x00010000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_8_SHFT        16u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_7_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_7_MASK        0x00008000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_7_SHFT        15u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_6_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_6_MASK        0x00004000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_6_SHFT        14u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_5_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_5_MASK        0x00002000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_5_SHFT        13u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_4_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_4_MASK        0x00001000u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_4_SHFT        12u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_6_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_6_MASK        0x00000400u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_6_SHFT        10u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_5_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_5_MASK        0x00000200u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_5_SHFT        9u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_4_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_4_MASK        0x00000100u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_4_SHFT        8u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_3_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_3_MASK        0x00000080u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_3_SHFT        7u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_2_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_2_MASK        0x00000040u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_2_SHFT        6u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_1_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_1_MASK        0x00000020u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_1_SHFT        5u
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_0_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_0_MASK        0x00000010u                
#define WF_M0_WFDMA_HOST_INT_STA_TX_DONE_INT_STS_0_SHFT        4u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_3_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_3_MASK        0x00000008u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_3_SHFT        3u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_2_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_2_MASK        0x00000004u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_2_SHFT        2u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_1_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_1_MASK        0x00000002u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_1_SHFT        1u
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_0_ADDR        WF_M0_WFDMA_HOST_INT_STA_ADDR
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_0_MASK        0x00000001u                
#define WF_M0_WFDMA_HOST_INT_STA_RX_DONE_INT_STS_0_SHFT        0u


#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX0_TIMESTAMP_INT_ENA_ADDR WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX0_TIMESTAMP_INT_ENA_MASK 0x80000000u                
#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX0_TIMESTAMP_INT_ENA_SHFT 31u
#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX1_TIMESTAMP_INT_ENA_ADDR WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX1_TIMESTAMP_INT_ENA_MASK 0x40000000u                
#define WF_M0_WFDMA_HOST_INT_ENA_WIFI_RX1_TIMESTAMP_INT_ENA_SHFT 30u
#define WF_M0_WFDMA_HOST_INT_ENA_MCU_SW_INT_ENA_ADDR           WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_MCU_SW_INT_ENA_MASK           0x20000000u                
#define WF_M0_WFDMA_HOST_INT_ENA_MCU_SW_INT_ENA_SHFT           29u
#define WF_M0_WFDMA_HOST_INT_ENA_SUBSYS_INT_ENA_ADDR           WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_SUBSYS_INT_ENA_MASK           0x10000000u                
#define WF_M0_WFDMA_HOST_INT_ENA_SUBSYS_INT_ENA_SHFT           28u
#define WF_M0_WFDMA_HOST_INT_ENA_WPDMA2HOST_ERR_INT_ENA_ADDR   WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_WPDMA2HOST_ERR_INT_ENA_MASK   0x01000000u                
#define WF_M0_WFDMA_HOST_INT_ENA_WPDMA2HOST_ERR_INT_ENA_SHFT   24u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_ADDR   WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_MASK   0x00080000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_SHFT   19u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_ADDR   WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_MASK   0x00040000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_SHFT   18u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_MASK    0x00020000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_SHFT    17u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_MASK    0x00010000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_SHFT    16u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK    0x00008000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT    15u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK    0x00004000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT    14u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK    0x00002000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT    13u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK    0x00001000u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT    12u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK    0x00000400u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT    10u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK    0x00000200u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT    9u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK    0x00000100u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT    8u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK    0x00000080u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT    7u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK    0x00000040u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT    6u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK    0x00000020u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT    5u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK    0x00000010u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT    4u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK    0x00000008u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT    3u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK    0x00000004u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT    2u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK    0x00000002u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT    1u
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR    WF_M0_WFDMA_HOST_INT_ENA_ADDR
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK    0x00000001u                
#define WF_M0_WFDMA_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT    0u


#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX1_SCATTER_GATHER_MODE_ADDR WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX1_SCATTER_GATHER_MODE_MASK 0x80000000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX1_SCATTER_GATHER_MODE_SHFT 31u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX0_SCATTER_GATHER_MODE_ADDR WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX0_SCATTER_GATHER_MODE_MASK 0x40000000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RX0_SCATTER_GATHER_MODE_SHFT 30u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WR_OUTSTAND_NUM_ADDR     WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WR_OUTSTAND_NUM_MASK     0x3F000000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WR_OUTSTAND_NUM_SHFT     24u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RD_OUTSTAND_NUM_ADDR     WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RD_OUTSTAND_NUM_MASK     0x003F0000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_RD_OUTSTAND_NUM_SHFT     16u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WRR_WEIGHT_ADDR       WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WRR_WEIGHT_MASK       0x0000F000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WRR_WEIGHT_SHFT       12u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TXP_SAF_MODE_ADDR        WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TXP_SAF_MODE_MASK        0x00000800u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TXP_SAF_MODE_SHFT        11u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG0_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG0_MASK  0x00000200u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG0_SHFT  9u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG1_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG1_MASK  0x00000100u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_WFDMA_RESERVE_REG1_SHFT  8u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_POST_WRITE_EN_ADDR       WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_POST_WRITE_EN_MASK       0x00000080u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_POST_WRITE_EN_SHFT       7u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WB_DDONE_ADDR         WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WB_DDONE_MASK         0x00000040u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_TX_WB_DDONE_SHFT         6u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_BURST_SIZE_ADDR          WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_BURST_SIZE_MASK          0x00000030u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_CSR_BURST_SIZE_SHFT          4u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR             WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK             0x00000008u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT             3u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_EN_ADDR               WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_EN_MASK               0x00000004u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_RX_DMA_EN_SHFT               2u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR             WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK             0x00000002u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT             1u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_EN_ADDR               WF_M0_WFDMA_WPDMA_GLO_CFG_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_EN_MASK               0x00000001u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_TX_DMA_EN_SHFT               0u


#define WF_M0_WFDMA_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING_PRI_SEL_ADDR WF_M0_WFDMA_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_M0_WFDMA_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING_PRI_SEL_MASK 0x000000FFu                
#define WF_M0_WFDMA_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING_PRI_SEL_SHFT 0u


#define WF_M0_WFDMA_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING_PRI_SEL_ADDR WF_M0_WFDMA_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_M0_WFDMA_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING_PRI_SEL_MASK 0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING_PRI_SEL_SHFT 0u


#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RXDMAD_PREFETCH_THRESHOLD_ADDR WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RXDMAD_PREFETCH_THRESHOLD_MASK 0x70000000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RXDMAD_PREFETCH_THRESHOLD_SHFT 28u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_ADDR WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_MASK 0x07000000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_SHFT 24u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_DMAD_SKIP_ERR_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_DMAD_SKIP_ERR_MASK  0x00200000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_DMAD_SKIP_ERR_SHFT  21u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TRX_PF_RR_EN_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TRX_PF_RR_EN_MASK   0x00100000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TRX_PF_RR_EN_SHFT   20u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_WB_CHK_BID_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_WB_CHK_BID_MASK  0x00080000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_WB_CHK_BID_SHFT  19u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_CHK_BID_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_CHK_BID_MASK  0x00040000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_CHK_BID_SHFT  18u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_HALT_MODE_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_HALT_MODE_MASK   0x00004000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_HALT_MODE_SHFT   14u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_DROP_MODE_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_DROP_MODE_MASK   0x00002000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_DROP_MODE_SHFT   13u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_HALT_MODE_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_HALT_MODE_MASK   0x00001000u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_HALT_MODE_SHFT   12u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_CBTOP_CMD2MCU_ADDR  WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_CBTOP_CMD2MCU_MASK  0x00000100u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_CBTOP_CMD2MCU_SHFT  8u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_TST_WB_EN_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_TST_WB_EN_MASK   0x00000002u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_RX_TST_WB_EN_SHFT   1u
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_TST_WB_EN_ADDR   WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_TST_WB_EN_MASK   0x00000001u                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT0_CSR_TX_TST_WB_EN_SHFT   0u


#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT1_RESERVE_ADDR            WF_M0_WFDMA_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT1_RESERVE_MASK            0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_GLO_CFG_EXT1_RESERVE_SHFT            0u


#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_DLY_INT_EN_ADDR WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_ADDR
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_DLY_INT_EN_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_DLY_INT_EN_SHFT 16u
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_MAX_PTIME_ADDR WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_ADDR
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_MAX_PTIME_MASK 0x000000FFu                
#define WF_M0_WFDMA_HOST_PER_DLY_INT_CFG_WPDMA_PER_MAX_PTIME_SHFT 0u


#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_MASK     0x80000000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA3_SHFT     31u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_MASK     0x40000000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR3_SHFT     30u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_MASK     0x3F000000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX3_SHFT     24u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_MASK     0x00800000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA2_SHFT     23u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_MASK     0x00400000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR2_SHFT     22u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_MASK     0x003F0000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX2_SHFT     16u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_MASK     0x00008000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA1_SHFT     15u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_MASK     0x00004000u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR1_SHFT     14u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_MASK     0x00003F00u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX1_SHFT     8u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_MASK     0x00000080u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_ENA0_SHFT     7u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_MASK     0x00000040u                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_FUNC_DIR0_SHFT     6u
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_ADDR     WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_ADDR
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_MASK     0x0000003Fu                
#define WF_M0_WFDMA_WFDMA_DLY_IDX_CFG_0_DLY_RING_IDX0_SHFT     0u


#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR  WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK  0xFF000000u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT  24u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR  WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK  0x0000FF00u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT  8u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FFu                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0u


#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PINT_ADDR  WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PINT_MASK  0xFF000000u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PINT_SHFT  24u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PTIME_ADDR WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PTIME_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI3_MAX_PTIME_SHFT 16u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PINT_ADDR  WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PINT_MASK  0x0000FF00u                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PINT_SHFT  8u
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PTIME_ADDR WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PTIME_MASK 0x000000FFu                
#define WF_M0_WFDMA_WPDMA_PRI_DLY_INT_CFG1_PRI2_MAX_PTIME_SHFT 0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_TX_RING7_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING8_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL0_BASE_PTR_ADDR         WF_M0_WFDMA_WPDMA_RX_RING9_CTRL0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL0_BASE_PTR_MASK         0xFFFFFFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL0_BASE_PTR_SHFT         0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_PAUSE_MASK            0x00004000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_PAUSE_SHFT            14u
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_MAX_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_MAX_CNT_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL1_MAX_CNT_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL2_CPU_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_CTRL2_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL2_CPU_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL2_CPU_IDX_SHFT          0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_CNT_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_CNT_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_CNT_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_EMPTY_MASK        0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_PLD_EMPTY_SHFT        12u
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_DMA_IDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_DMA_IDX_MASK          0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_CTRL3_DMA_IDX_SHFT          0u


#define WF_M0_WFDMA_PDA_TAR_ADDR_PDA_TAR_ADDR_ADDR             WF_M0_WFDMA_PDA_TAR_ADDR_ADDR
#define WF_M0_WFDMA_PDA_TAR_ADDR_PDA_TAR_ADDR_MASK             0xFFFFFFFFu                
#define WF_M0_WFDMA_PDA_TAR_ADDR_PDA_TAR_ADDR_SHFT             0u


#define WF_M0_WFDMA_PDA_TAR_LEN_PDA_TAR_LEN_ADDR               WF_M0_WFDMA_PDA_TAR_LEN_ADDR
#define WF_M0_WFDMA_PDA_TAR_LEN_PDA_TAR_LEN_MASK               0x000FFFFFu                
#define WF_M0_WFDMA_PDA_TAR_LEN_PDA_TAR_LEN_SHFT               0u


#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_ADDR   WF_M0_WFDMA_PDA_DWLD_STATE_ADDR
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_MASK   0x80000000u                
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_SHFT   31u
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_LENGTH_REM_ADDR    WF_M0_WFDMA_PDA_DWLD_STATE_ADDR
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_LENGTH_REM_MASK    0x0FFFFF00u                
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_LENGTH_REM_SHFT    8u
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_ADDR      WF_M0_WFDMA_PDA_DWLD_STATE_ADDR
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_MASK      0x00000040u                
#define WF_M0_WFDMA_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_SHFT      6u
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_BUSY_ADDR              WF_M0_WFDMA_PDA_DWLD_STATE_ADDR
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_BUSY_MASK              0x00000002u                
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_BUSY_SHFT              1u
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_FINISH_ADDR            WF_M0_WFDMA_PDA_DWLD_STATE_ADDR
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_FINISH_MASK            0x00000001u                
#define WF_M0_WFDMA_PDA_DWLD_STATE_FWDL_FINISH_SHFT            0u


#define WF_M0_WFDMA_PDA_CONFIG_CSR_DROP_OVERFLOW_ADDR          WF_M0_WFDMA_PDA_CONFIG_ADDR
#define WF_M0_WFDMA_PDA_CONFIG_CSR_DROP_OVERFLOW_MASK          0x00000008u                
#define WF_M0_WFDMA_PDA_CONFIG_CSR_DROP_OVERFLOW_SHFT          3u


#define WF_M0_WFDMA_PDA_CRC_VAL_PDA_CRC_VAL_ADDR               WF_M0_WFDMA_PDA_CRC_VAL_ADDR
#define WF_M0_WFDMA_PDA_CRC_VAL_PDA_CRC_VAL_MASK               0xFFFFFFFFu                
#define WF_M0_WFDMA_PDA_CRC_VAL_PDA_CRC_VAL_SHFT               0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_PORT_ADDR WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_PORT_MASK 0x00003000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_PORT_SHFT 12u
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_IDX_ADDR WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_IDX_MASK 0x00000F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_TX_DEST_RX_IDX_SHFT 8u
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK  0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT  0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_WB_DIDX_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_WB_DIDX_MASK          0x0FFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_WB_DIDX_SHFT          16u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_EMPTY_MASK         0x00002000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_EMPTY_SHFT         13u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_LOCK_ADDR          WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_LOCK_MASK          0x00001000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_LOCK_SHFT          12u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_DIDX_IDX_ADDR      WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_DIDX_IDX_MASK      0x00000FFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO0_PF_DIDX_IDX_SHFT      0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PLD_EMPTY_ADDR        WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PLD_EMPTY_MASK        0x08000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PLD_EMPTY_SHFT        27u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PF_EMPTY_ADDR         WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PF_EMPTY_MASK         0x04000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PF_EMPTY_SHFT         26u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_FULL_ADDR        WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_FULL_MASK        0x02000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_FULL_SHFT        25u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_EMPTY_ADDR       WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_EMPTY_MASK       0x01000000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_EMPTY_SHFT       24u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PAUSE_ADDR            WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PAUSE_MASK            0x00800000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_PAUSE_SHFT            23u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_ADDR      WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_MASK      0x00400000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_SHFT      22u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_CNT_ADDR  WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_CNT_MASK  0x003F0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_AVALID_CNT_SHFT  16u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_CIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_CIDX_IDX_MASK    0x00003F00u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_CIDX_IDX_SHFT    8u
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_DIDX_IDX_ADDR    WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_DIDX_IDX_MASK    0x0000003Fu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_INFO1_DISP_DIDX_IDX_SHFT    0u


#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING0_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING0_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING0_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING1_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING1_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING1_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING2_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING2_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING2_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING3_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING3_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING3_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING4_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING4_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING4_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING5_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING5_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING5_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING6_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING6_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING6_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_TX_RING7_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_TX_RING7_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_TX_RING7_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING0_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING0_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING0_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING1_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING1_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING1_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING2_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING2_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING2_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING3_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING3_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING3_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING4_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING4_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING4_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING5_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING5_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING5_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING6_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING6_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING6_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING7_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING7_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING7_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING8_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING8_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING8_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_DMAD_MIB_CNT_ADDR       WF_M0_WFDMA_WPDMA_RX_RING9_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_DMAD_MIB_CNT_MASK       0xFFFF0000u                
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_DMAD_MIB_CNT_SHFT       16u
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_PKT_MIB_CNT_ADDR        WF_M0_WFDMA_WPDMA_RX_RING9_MIB_ADDR
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_PKT_MIB_CNT_MASK        0x0000FFFFu                
#define WF_M0_WFDMA_WPDMA_RX_RING9_MIB_PKT_MIB_CNT_SHFT        0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_CTRL_MMU_MCDB_SEL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_CTRL_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_CTRL_MMU_MCDB_SEL_MASK 0x0000000Fu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_CTRL_MMU_MCDB_SEL_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RWR_RPTR_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RWR_RPTR_MASK 0xFF000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RWR_RPTR_SHFT 24u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_PRD_WPTR_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_PRD_WPTR_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_PRD_WPTR_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RPTR_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RPTR_MASK 0x0000FF00u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_RPTR_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_WPTR_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_WPTR_MASK 0x000000FFu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_DUMP_MMU_DBG_MCDB_WPTR_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_PRD_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_PRD_EMPTY_MASK 0x40000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_PRD_EMPTY_SHFT 30u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_FULL_MASK 0x20000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_FULL_SHFT 29u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_EMPTY_MASK 0x10000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_ALIGN_MCDB_EMPTY_SHFT 28u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_RWR_FULL_MASK 0x08000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_RWR_FULL_SHFT 27u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_FULL_MASK 0x02000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_FULL_SHFT 25u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_EMPTY_MASK 0x01000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TRP0_TEMP_MCDB_EMPTY_SHFT 24u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_PRD_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_PRD_EMPTY_MASK 0x00400000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_PRD_EMPTY_SHFT 22u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_FULL_MASK 0x00200000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_FULL_SHFT 21u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_EMPTY_MASK 0x00100000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_RXP0_MCDB_EMPTY_SHFT 20u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_RWR_FULL_MASK 0x00080000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_RWR_FULL_SHFT 19u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_PRD_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_PRD_EMPTY_MASK 0x00040000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_PRD_EMPTY_SHFT 18u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_FULL_MASK 0x00020000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_FULL_SHFT 17u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_EMPTY_MASK 0x00010000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXWB_MCDB_EMPTY_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_RWR_FULL_MASK 0x00008000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_RWR_FULL_SHFT 15u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_FULL_MASK 0x00002000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_FULL_SHFT 13u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_EMPTY_MASK 0x00001000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP2_MCDB_EMPTY_SHFT 12u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_RWR_FULL_MASK 0x00000800u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_RWR_FULL_SHFT 11u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_FULL_MASK 0x00000200u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_FULL_SHFT 9u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_EMPTY_MASK 0x00000100u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP1_MCDB_EMPTY_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_RWR_FULL_MASK 0x00000080u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_RWR_FULL_SHFT 7u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_FULL_MASK 0x00000020u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_FULL_SHFT 5u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_EMPTY_MASK 0x00000010u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXP0_MCDB_EMPTY_SHFT 4u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_RWR_FULL_MASK 0x00000008u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_RWR_FULL_SHFT 3u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_FULL_MASK 0x00000002u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_FULL_SHFT 1u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_EMPTY_MASK 0x00000001u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO0_TXD_MCDB_EMPTY_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_FULL_MASK 0x00020000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_FULL_SHFT 17u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_EMPTY_MASK 0x00010000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB2_MCDB_EMPTY_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_FULL_MASK 0x00002000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_FULL_SHFT 13u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_EMPTY_MASK 0x00001000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB1_MCDB_EMPTY_SHFT 12u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_FULL_MASK 0x00000200u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_FULL_SHFT 9u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_EMPTY_MASK 0x00000100u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_RXWB0_MCDB_EMPTY_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_PRD_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_PRD_EMPTY_MASK 0x00000040u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_PRD_EMPTY_SHFT 6u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_FULL_MASK 0x00000020u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_FULL_SHFT 5u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_EMPTY_MASK 0x00000010u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_ALIGN_MCDB_EMPTY_SHFT 4u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_RWR_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_RWR_FULL_MASK 0x00000008u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_RWR_FULL_SHFT 3u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_FULL_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_FULL_MASK 0x00000002u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_FULL_SHFT 1u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_EMPTY_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_EMPTY_MASK 0x00000001u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO1_TRP1_TEMP_MCDB_EMPTY_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP2_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP2_MCB_NUM_MASK 0xFF000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP2_MCB_NUM_SHFT 24u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP1_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP1_MCB_NUM_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP1_MCB_NUM_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP0_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP0_MCB_NUM_MASK 0x0000FF00u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXP0_MCB_NUM_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXD_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXD_MCB_NUM_MASK 0x000000FFu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO2_TXD_MCB_NUM_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2M0_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2M0_MCB_NUM_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2M0_MCB_NUM_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2T0_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2T0_MCB_NUM_MASK 0x0000FF00u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_H2T0_MCB_NUM_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_RXP0_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_RXP0_MCB_NUM_MASK 0x000000FFu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO3_RXP0_MCB_NUM_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2M1_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2M1_MCB_NUM_MASK 0x0000FF00u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2M1_MCB_NUM_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2T1_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2T1_MCB_NUM_MASK 0x000000FFu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO4_H2T1_MCB_NUM_SHFT 0u


#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB2_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB2_MCB_NUM_MASK 0xFF000000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB2_MCB_NUM_SHFT 24u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB1_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB1_MCB_NUM_MASK 0x00FF0000u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB1_MCB_NUM_SHFT 16u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB0_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB0_MCB_NUM_MASK 0x0000FF00u                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_RXWB0_MCB_NUM_SHFT 8u
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_TXWB_MCB_NUM_ADDR WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_ADDR
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_TXWB_MCB_NUM_MASK 0x000000FFu                
#define WF_M0_WFDMA_WFPDMA_MEM_MCDB_DBG_INFO5_TXWB_MCB_NUM_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL0_MEM_DBG_RD_BPTR_ADDR  WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL0_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL0_MEM_DBG_RD_BPTR_MASK  0x0000FFF0u                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL0_MEM_DBG_RD_BPTR_SHFT  4u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MMU_SEL_ADDR          WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MMU_SEL_MASK          0x00000010u                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MMU_SEL_SHFT          4u
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MCB_SEL_ADDR          WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MCB_SEL_MASK          0x00000007u                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_CTRL1_MCB_SEL_SHFT          0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE0_WFDMA_MEM_DUMP_RANGE0_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE0_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE0_WFDMA_MEM_DUMP_RANGE0_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE0_WFDMA_MEM_DUMP_RANGE0_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE1_WFDMA_MEM_DUMP_RANGE1_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE1_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE1_WFDMA_MEM_DUMP_RANGE1_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE1_WFDMA_MEM_DUMP_RANGE1_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE2_WFDMA_MEM_DUMP_RANGE2_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE2_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE2_WFDMA_MEM_DUMP_RANGE2_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE2_WFDMA_MEM_DUMP_RANGE2_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE3_WFDMA_MEM_DUMP_RANGE3_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE3_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE3_WFDMA_MEM_DUMP_RANGE3_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE3_WFDMA_MEM_DUMP_RANGE3_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE4_WFDMA_MEM_DUMP_RANGE4_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE4_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE4_WFDMA_MEM_DUMP_RANGE4_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE4_WFDMA_MEM_DUMP_RANGE4_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE5_WFDMA_MEM_DUMP_RANGE5_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE5_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE5_WFDMA_MEM_DUMP_RANGE5_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE5_WFDMA_MEM_DUMP_RANGE5_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE6_WFDMA_MEM_DUMP_RANGE6_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE6_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE6_WFDMA_MEM_DUMP_RANGE6_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE6_WFDMA_MEM_DUMP_RANGE6_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE7_WFDMA_MEM_DUMP_RANGE7_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE7_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE7_WFDMA_MEM_DUMP_RANGE7_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE7_WFDMA_MEM_DUMP_RANGE7_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE8_WFDMA_MEM_DUMP_RANGE8_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE8_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE8_WFDMA_MEM_DUMP_RANGE8_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE8_WFDMA_MEM_DUMP_RANGE8_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE9_WFDMA_MEM_DUMP_RANGE9_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE9_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE9_WFDMA_MEM_DUMP_RANGE9_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE9_WFDMA_MEM_DUMP_RANGE9_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE10_WFDMA_MEM_DUMP_RANGE10_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE10_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE10_WFDMA_MEM_DUMP_RANGE10_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE10_WFDMA_MEM_DUMP_RANGE10_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE11_WFDMA_MEM_DUMP_RANGE11_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE11_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE11_WFDMA_MEM_DUMP_RANGE11_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE11_WFDMA_MEM_DUMP_RANGE11_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE12_WFDMA_MEM_DUMP_RANGE12_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE12_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE12_WFDMA_MEM_DUMP_RANGE12_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE12_WFDMA_MEM_DUMP_RANGE12_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE13_WFDMA_MEM_DUMP_RANGE13_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE13_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE13_WFDMA_MEM_DUMP_RANGE13_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE13_WFDMA_MEM_DUMP_RANGE13_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE14_WFDMA_MEM_DUMP_RANGE14_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE14_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE14_WFDMA_MEM_DUMP_RANGE14_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE14_WFDMA_MEM_DUMP_RANGE14_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE15_WFDMA_MEM_DUMP_RANGE15_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE15_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE15_WFDMA_MEM_DUMP_RANGE15_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE15_WFDMA_MEM_DUMP_RANGE15_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE16_WFDMA_MEM_DUMP_RANGE16_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE16_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE16_WFDMA_MEM_DUMP_RANGE16_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE16_WFDMA_MEM_DUMP_RANGE16_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE17_WFDMA_MEM_DUMP_RANGE17_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE17_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE17_WFDMA_MEM_DUMP_RANGE17_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE17_WFDMA_MEM_DUMP_RANGE17_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE18_WFDMA_MEM_DUMP_RANGE18_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE18_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE18_WFDMA_MEM_DUMP_RANGE18_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE18_WFDMA_MEM_DUMP_RANGE18_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE19_WFDMA_MEM_DUMP_RANGE19_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE19_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE19_WFDMA_MEM_DUMP_RANGE19_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE19_WFDMA_MEM_DUMP_RANGE19_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE20_WFDMA_MEM_DUMP_RANGE20_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE20_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE20_WFDMA_MEM_DUMP_RANGE20_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE20_WFDMA_MEM_DUMP_RANGE20_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE21_WFDMA_MEM_DUMP_RANGE21_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE21_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE21_WFDMA_MEM_DUMP_RANGE21_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE21_WFDMA_MEM_DUMP_RANGE21_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE22_WFDMA_MEM_DUMP_RANGE22_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE22_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE22_WFDMA_MEM_DUMP_RANGE22_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE22_WFDMA_MEM_DUMP_RANGE22_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE23_WFDMA_MEM_DUMP_RANGE23_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE23_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE23_WFDMA_MEM_DUMP_RANGE23_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE23_WFDMA_MEM_DUMP_RANGE23_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE24_WFDMA_MEM_DUMP_RANGE24_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE24_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE24_WFDMA_MEM_DUMP_RANGE24_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE24_WFDMA_MEM_DUMP_RANGE24_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE25_WFDMA_MEM_DUMP_RANGE25_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE25_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE25_WFDMA_MEM_DUMP_RANGE25_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE25_WFDMA_MEM_DUMP_RANGE25_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE26_WFDMA_MEM_DUMP_RANGE26_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE26_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE26_WFDMA_MEM_DUMP_RANGE26_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE26_WFDMA_MEM_DUMP_RANGE26_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE27_WFDMA_MEM_DUMP_RANGE27_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE27_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE27_WFDMA_MEM_DUMP_RANGE27_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE27_WFDMA_MEM_DUMP_RANGE27_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE28_WFDMA_MEM_DUMP_RANGE28_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE28_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE28_WFDMA_MEM_DUMP_RANGE28_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE28_WFDMA_MEM_DUMP_RANGE28_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE29_WFDMA_MEM_DUMP_RANGE29_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE29_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE29_WFDMA_MEM_DUMP_RANGE29_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE29_WFDMA_MEM_DUMP_RANGE29_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE30_WFDMA_MEM_DUMP_RANGE30_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE30_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE30_WFDMA_MEM_DUMP_RANGE30_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE30_WFDMA_MEM_DUMP_RANGE30_SHFT 0u


#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE31_WFDMA_MEM_DUMP_RANGE31_ADDR WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE31_ADDR
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE31_WFDMA_MEM_DUMP_RANGE31_MASK 0xFFFFFFFFu                
#define WF_M0_WFDMA_WFDMA_MEM_DUMP_RANGE31_WFDMA_MEM_DUMP_RANGE31_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_M0_WFDMA_REGS_H__
