[2025-09-16 23:09:20] START suite=qualcomm_srv trace=srv254_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2578730 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5001080 heartbeat IPC: 4.128 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5001080 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5001080 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12954217 heartbeat IPC: 1.257 cumulative IPC: 1.257 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 20898430 heartbeat IPC: 1.259 cumulative IPC: 1.258 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 28818793 heartbeat IPC: 1.263 cumulative IPC: 1.26 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 36729508 heartbeat IPC: 1.264 cumulative IPC: 1.261 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 44611052 heartbeat IPC: 1.269 cumulative IPC: 1.262 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 52545813 heartbeat IPC: 1.26 cumulative IPC: 1.262 (Simulation time: 00 hr 07 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 60591402 heartbeat IPC: 1.243 cumulative IPC: 1.259 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 68658824 heartbeat IPC: 1.24 cumulative IPC: 1.257 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 76726680 heartbeat IPC: 1.239 cumulative IPC: 1.255 (Simulation time: 00 hr 10 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 79804095 cumulative IPC: 1.253 (Simulation time: 00 hr 12 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 79804095 cumulative IPC: 1.253 (Simulation time: 00 hr 12 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.253 instructions: 100000001 cycles: 79804095
CPU 0 Branch Prediction Accuracy: 92.63% MPKI: 13.08 Average ROB Occupancy at Mispredict: 31.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08584
BRANCH_INDIRECT: 0.3717
BRANCH_CONDITIONAL: 11.25
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4063


====Backend Stall Breakdown====
ROB_STALL: 8966
LQ_STALL: 0
SQ_STALL: 59305


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 33
REPLAY_LOAD: 60
NON_REPLAY_LOAD: 2.5928214

== Total ==
ADDR_TRANS: 33
REPLAY_LOAD: 120
NON_REPLAY_LOAD: 8813

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 3399

cpu0->cpu0_STLB TOTAL        ACCESS:    2127387 HIT:    2126604 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2127387 HIT:    2126604 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 114.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9483486 HIT:    9007609 MISS:     475877 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7754015 HIT:    7334811 MISS:     419204 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580227 HIT:     540067 MISS:      40160 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147839 HIT:    1132153 MISS:      15686 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1405 HIT:        578 MISS:        827 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15874067 HIT:    7707662 MISS:    8166405 MSHR_MERGE:    2047824
cpu0->cpu0_L1I LOAD         ACCESS:   15874067 HIT:    7707662 MISS:    8166405 MSHR_MERGE:    2047824
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30517519 HIT:   26594910 MISS:    3922609 MSHR_MERGE:    1705541
cpu0->cpu0_L1D LOAD         ACCESS:   16644548 HIT:   14495856 MISS:    2148692 MSHR_MERGE:     513258
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13871385 HIT:   12098904 MISS:    1772481 MSHR_MERGE:    1192252
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1586 HIT:        150 MISS:       1436 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13012363 HIT:   10721767 MISS:    2290596 MSHR_MERGE:    1157901
cpu0->cpu0_ITLB LOAD         ACCESS:   13012363 HIT:   10721767 MISS:    2290596 MSHR_MERGE:    1157901
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28958938 HIT:   27612161 MISS:    1346777 MSHR_MERGE:     352084
cpu0->cpu0_DTLB LOAD         ACCESS:   28958938 HIT:   27612161 MISS:    1346777 MSHR_MERGE:     352084
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->LLC TOTAL        ACCESS:     534198 HIT:     524486 MISS:       9712 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     419204 HIT:     409759 MISS:       9445 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40160 HIT:      40141 MISS:         19 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74007 HIT:      73998 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        827 HIT:        588 MISS:        239 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         27
  ROW_BUFFER_MISS:       9676
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          5
  FULL:          0
Channel 0 REFRESHES ISSUED:       6651

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552821       540136        65662          608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           63           55           24
  STLB miss resolved @ L2C                0           58          291          301           28
  STLB miss resolved @ LLC                0           23          191          357           51
  STLB miss resolved @ MEM                0            1           69          146           94

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203434        52719      1610255        61219           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           18            6            9
  STLB miss resolved @ L2C                0            2           15            3            0
  STLB miss resolved @ LLC                0           19           58           41            4
  STLB miss resolved @ MEM                0            0           15           28           19
[2025-09-16 23:21:26] END   suite=qualcomm_srv trace=srv254_ap (rc=0)
