<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFrameLowering.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFrameLowering.cpp.html'>SIFrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----------------------- SIFrameLowering.cpp --------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//==-----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="SIFrameLowering.h.html">"SIFrameLowering.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def" id="_ZL13getAllSGPR128RKN4llvm12GCNSubtargetERKNS_15MachineFunctionE" title='getAllSGPR128' data-type='ArrayRef&lt;MCPhysReg&gt; getAllSGPR128(const llvm::GCNSubtarget &amp; ST, const llvm::MachineFunction &amp; MF)' data-ref="_ZL13getAllSGPR128RKN4llvm12GCNSubtargetERKNS_15MachineFunctionE">getAllSGPR128</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1ST">ST</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) {</td></tr>
<tr><th id="27">27</th><td>  <b>return</b> makeArrayRef(AMDGPU::<span class='error' title="no member named &apos;SGPR_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_128RegClass</span>.begin(),</td></tr>
<tr><th id="28">28</th><td>                      ST.getMaxNumSGPRs(MF) / <var>4</var>);</td></tr>
<tr><th id="29">29</th><td>}</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def" id="_ZL11getAllSGPRsRKN4llvm12GCNSubtargetERKNS_15MachineFunctionE" title='getAllSGPRs' data-type='ArrayRef&lt;MCPhysReg&gt; getAllSGPRs(const llvm::GCNSubtarget &amp; ST, const llvm::MachineFunction &amp; MF)' data-ref="_ZL11getAllSGPRsRKN4llvm12GCNSubtargetERKNS_15MachineFunctionE">getAllSGPRs</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="3ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="3ST">ST</dfn>,</td></tr>
<tr><th id="32">32</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>) {</td></tr>
<tr><th id="33">33</th><td>  <b>return</b> makeArrayRef(AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.begin(),</td></tr>
<tr><th id="34">34</th><td>                      ST.getMaxNumSGPRs(MF));</td></tr>
<tr><th id="35">35</th><td>}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm15SIFrameLowering19emitFlatScratchInitERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitFlatScratchInit' data-ref="_ZNK4llvm15SIFrameLowering19emitFlatScratchInitERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitFlatScratchInit</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="5ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="5ST">ST</dfn>,</td></tr>
<tr><th id="38">38</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="8TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="8TII">TII</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>* <dfn class="local col9 decl" id="9TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="9TRI">TRI</dfn> = &amp;<a class="local col8 ref" href="#8TII" title='TII' data-ref="8TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="42">42</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="10MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="10MFI">MFI</dfn> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i>// We don't need this if we only have spills since there is no user facing</i></td></tr>
<tr><th id="45">45</th><td><i>  // scratch.</i></td></tr>
<tr><th id="46">46</th><td><i></i></td></tr>
<tr><th id="47">47</th><td><i>  // TODO: If we know we don't have flat instructions earlier, we can omit</i></td></tr>
<tr><th id="48">48</th><td><i>  // this from the input registers.</i></td></tr>
<tr><th id="49">49</th><td><i>  //</i></td></tr>
<tr><th id="50">50</th><td><i>  // TODO: We only need to know if we access scratch space through a flat</i></td></tr>
<tr><th id="51">51</th><td><i>  // pointer. Because we only detect if flat instructions are used at all,</i></td></tr>
<tr><th id="52">52</th><td><i>  // this will be used more often than necessary on VI.</i></td></tr>
<tr><th id="53">53</th><td><i></i></td></tr>
<tr><th id="54">54</th><td><i>  // Debug location must be unknown since the first debug location is used to</i></td></tr>
<tr><th id="55">55</th><td><i>  // determine the end of the prologue.</i></td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="11DL" title='DL' data-type='llvm::DebugLoc' data-ref="11DL">DL</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="12I" title='I' data-type='MachineBasicBlock::iterator' data-ref="12I">I</dfn> = <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13FlatScratchInitReg" title='FlatScratchInitReg' data-type='unsigned int' data-ref="13FlatScratchInitReg">FlatScratchInitReg</dfn></td></tr>
<tr><th id="60">60</th><td>    = <a class="local col0 ref" href="#10MFI" title='MFI' data-ref="10MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::FLAT_SCRATCH_INIT" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::FLAT_SCRATCH_INIT' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::FLAT_SCRATCH_INIT">FLAT_SCRATCH_INIT</a>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="14MRI">MRI</dfn> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="63">63</th><td>  <a class="local col4 ref" href="#14MRI" title='MRI' data-ref="14MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</a>(<a class="local col3 ref" href="#13FlatScratchInitReg" title='FlatScratchInitReg' data-ref="13FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="64">64</th><td>  <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col3 ref" href="#13FlatScratchInitReg" title='FlatScratchInitReg' data-ref="13FlatScratchInitReg">FlatScratchInitReg</a>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15FlatScrInitLo" title='FlatScrInitLo' data-type='unsigned int' data-ref="15FlatScrInitLo">FlatScrInitLo</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(FlatScratchInitReg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="67">67</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16FlatScrInitHi" title='FlatScrInitHi' data-type='unsigned int' data-ref="16FlatScrInitHi">FlatScrInitHi</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(FlatScratchInitReg, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='unsigned int' data-ref="17ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> = <a class="local col0 ref" href="#10MFI" title='MFI' data-ref="10MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>();</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Do a 64-bit pointer add.</i></td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv" title='llvm::GCNSubtarget::flatScratchIsPointer' data-ref="_ZNK4llvm12GCNSubtarget20flatScratchIsPointerEv">flatScratchIsPointer</a>()) {</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> (<a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>) {</td></tr>
<tr><th id="74">74</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), FlatScrInitLo)</td></tr>
<tr><th id="75">75</th><td>        .addReg(FlatScrInitLo)</td></tr>
<tr><th id="76">76</th><td>        .addReg(ScratchWaveOffsetReg);</td></tr>
<tr><th id="77">77</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>), FlatScrInitHi)</td></tr>
<tr><th id="78">78</th><td>        .addReg(FlatScrInitHi)</td></tr>
<tr><th id="79">79</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="80">80</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span>)).</td></tr>
<tr><th id="81">81</th><td>        addReg(FlatScrInitLo).</td></tr>
<tr><th id="82">82</th><td>        addImm(int16_t(AMDGPU::Hwreg::ID_FLAT_SCR_LO |</td></tr>
<tr><th id="83">83</th><td>                       (<var>31</var> &lt;&lt; AMDGPU::Hwreg::WIDTH_M1_SHIFT_)));</td></tr>
<tr><th id="84">84</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span>)).</td></tr>
<tr><th id="85">85</th><td>        addReg(FlatScrInitHi).</td></tr>
<tr><th id="86">86</th><td>        addImm(int16_t(AMDGPU::Hwreg::ID_FLAT_SCR_HI |</td></tr>
<tr><th id="87">87</th><td>                       (<var>31</var> &lt;&lt; AMDGPU::Hwreg::WIDTH_M1_SHIFT_)));</td></tr>
<tr><th id="88">88</th><td>      <b>return</b>;</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_LO</span>)</td></tr>
<tr><th id="92">92</th><td>      .addReg(FlatScrInitLo)</td></tr>
<tr><th id="93">93</th><td>      .addReg(ScratchWaveOffsetReg);</td></tr>
<tr><th id="94">94</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>), AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_HI</span>)</td></tr>
<tr><th id="95">95</th><td>      .addReg(FlatScrInitHi)</td></tr>
<tr><th id="96">96</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <b>return</b>;</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST.getGeneration() &lt; AMDGPUSubtarget::GFX10) ? void (0) : __assert_fail (&quot;ST.getGeneration() &lt; AMDGPUSubtarget::GFX10&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i>// Copy the size in bytes.</i></td></tr>
<tr><th id="104">104</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_LO</span>)</td></tr>
<tr><th id="105">105</th><td>    .addReg(FlatScrInitHi, RegState::Kill);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// Add wave offset in bytes to private base offset.</i></td></tr>
<tr><th id="108">108</th><td><i>  // See comment in AMDKernelCodeT.h for enable_sgpr_flat_scratch_init.</i></td></tr>
<tr><th id="109">109</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), FlatScrInitLo)</td></tr>
<tr><th id="110">110</th><td>    .addReg(FlatScrInitLo)</td></tr>
<tr><th id="111">111</th><td>    .addReg(ScratchWaveOffsetReg);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i>// Convert offset to 256-byte units.</i></td></tr>
<tr><th id="114">114</th><td>  BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B32</span>), AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_HI</span>)</td></tr>
<tr><th id="115">115</th><td>    .addReg(FlatScrInitLo, RegState::Kill)</td></tr>
<tr><th id="116">116</th><td>    .addImm(<var>8</var>);</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>unsigned</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm15SIFrameLowering34getReservedPrivateSegmentBufferRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFunctionInf953228" title='llvm::SIFrameLowering::getReservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm15SIFrameLowering34getReservedPrivateSegmentBufferRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFunctionInf953228">getReservedPrivateSegmentBufferReg</dfn>(</td></tr>
<tr><th id="120">120</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="18ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="18ST">ST</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="19TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="19TII">TII</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="20TRI">TRI</dfn>,</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="21MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="21MFI">MFI</dfn>,</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="22MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="23MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="23MRI">MRI</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i>// We need to insert initialization of the scratch resource descriptor.</i></td></tr>
<tr><th id="128">128</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24ScratchRsrcReg" title='ScratchRsrcReg' data-type='unsigned int' data-ref="24ScratchRsrcReg">ScratchRsrcReg</dfn> = <a class="local col1 ref" href="#21MFI" title='MFI' data-ref="21MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>();</td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (ScratchRsrcReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> ||</td></tr>
<tr><th id="130">130</th><td>      !MRI.isPhysRegUsed(ScratchRsrcReg))</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col8 ref" href="#18ST" title='ST' data-ref="18ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" title='llvm::GCNSubtarget::hasSGPRInitBug' data-ref="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv">hasSGPRInitBug</a>() ||</td></tr>
<tr><th id="134">134</th><td>      <a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg">ScratchRsrcReg</a> != <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</a>(<a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>))</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg">ScratchRsrcReg</a>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// We reserved the last registers for this. Shift it down to the end of those</i></td></tr>
<tr><th id="138">138</th><td><i>  // which were actually used.</i></td></tr>
<tr><th id="139">139</th><td><i>  //</i></td></tr>
<tr><th id="140">140</th><td><i>  // FIXME: It might be safer to use a pseudoregister before replacement.</i></td></tr>
<tr><th id="141">141</th><td><i></i></td></tr>
<tr><th id="142">142</th><td><i>  // FIXME: We should be able to eliminate unused input registers. We only</i></td></tr>
<tr><th id="143">143</th><td><i>  // cannot do this for the resources required for scratch access. For now we</i></td></tr>
<tr><th id="144">144</th><td><i>  // skip over user SGPRs and may leave unused holes.</i></td></tr>
<tr><th id="145">145</th><td><i></i></td></tr>
<tr><th id="146">146</th><td><i>  // We find the resource first because it has an alignment requirement.</i></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25NumPreloaded" title='NumPreloaded' data-type='unsigned int' data-ref="25NumPreloaded">NumPreloaded</dfn> = (<a class="local col1 ref" href="#21MFI" title='MFI' data-ref="21MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>() + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="26AllSGPR128s" title='AllSGPR128s' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="26AllSGPR128s">AllSGPR128s</dfn> = <a class="tu ref" href="#_ZL13getAllSGPR128RKN4llvm12GCNSubtargetERKNS_15MachineFunctionE" title='getAllSGPR128' data-use='c' data-ref="_ZL13getAllSGPR128RKN4llvm12GCNSubtargetERKNS_15MachineFunctionE">getAllSGPR128</a>(<a class="local col8 ref" href="#18ST" title='ST' data-ref="18ST">ST</a>, <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>);</td></tr>
<tr><th id="150">150</th><td>  <a class="local col6 ref" href="#26AllSGPR128s" title='AllSGPR128s' data-ref="26AllSGPR128s">AllSGPR128s</a> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="local col6 ref" href="#26AllSGPR128s" title='AllSGPR128s' data-ref="26AllSGPR128s">AllSGPR128s</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#26AllSGPR128s" title='AllSGPR128s' data-ref="26AllSGPR128s">AllSGPR128s</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()), <a class="local col5 ref" href="#25NumPreloaded" title='NumPreloaded' data-ref="25NumPreloaded">NumPreloaded</a>));</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// Skip the last N reserved elements because they should have already been</i></td></tr>
<tr><th id="153">153</th><td><i>  // reserved for VCC etc.</i></td></tr>
<tr><th id="154">154</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='MCPhysReg' data-ref="27Reg">Reg</dfn> : <a class="local col6 ref" href="#26AllSGPR128s" title='AllSGPR128s' data-ref="26AllSGPR128s">AllSGPR128s</a>) {</td></tr>
<tr><th id="155">155</th><td>    <i>// Pick the first unallocated one. Make sure we don't clobber the other</i></td></tr>
<tr><th id="156">156</th><td><i>    // reserved input we needed.</i></td></tr>
<tr><th id="157">157</th><td>    <b>if</b> (!<a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>)) {</td></tr>
<tr><th id="158">158</th><td>      <a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg">ScratchRsrcReg</a>, <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="159">159</th><td>      <a class="local col1 ref" href="#21MFI" title='MFI' data-ref="21MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj">setScratchRSrcReg</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="160">160</th><td>      <b>return</b> <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>;</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="local col4 ref" href="#24ScratchRsrcReg" title='ScratchRsrcReg' data-ref="24ScratchRsrcReg">ScratchRsrcReg</a>;</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>// Shift down registers reserved for the scratch wave offset.</i></td></tr>
<tr><th id="168">168</th><td><em>unsigned</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513" title='llvm::SIFrameLowering::getReservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513">getReservedPrivateSegmentWaveByteOffsetReg</dfn>(</td></tr>
<tr><th id="169">169</th><td>    <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="28ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="28ST">ST</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="29TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="29TII">TII</dfn>, <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="30TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="30TRI">TRI</dfn>,</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="31MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="31MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="32MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="33MRI">MRI</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='unsigned int' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> = <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>();</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MFI-&gt;isEntryFunction()) ? void (0) : __assert_fail (&quot;MFI-&gt;isEntryFunction()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 174, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>());</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i>// No replacement necessary.</i></td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (ScratchWaveOffsetReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> ||</td></tr>
<tr><th id="178">178</th><td>      (!hasFP(MF) &amp;&amp; !MRI.isPhysRegUsed(ScratchWaveOffsetReg))) {</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" title='llvm::GCNSubtarget::hasSGPRInitBug' data-ref="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv">hasSGPRInitBug</a>())</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35NumPreloaded" title='NumPreloaded' data-type='unsigned int' data-ref="35NumPreloaded">NumPreloaded</dfn> = <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>();</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="36AllSGPRs" title='AllSGPRs' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="36AllSGPRs">AllSGPRs</dfn> = <a class="tu ref" href="#_ZL11getAllSGPRsRKN4llvm12GCNSubtargetERKNS_15MachineFunctionE" title='getAllSGPRs' data-use='c' data-ref="_ZL11getAllSGPRsRKN4llvm12GCNSubtargetERKNS_15MachineFunctionE">getAllSGPRs</a>(<a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST">ST</a>, <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>);</td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (<a class="local col5 ref" href="#35NumPreloaded" title='NumPreloaded' data-ref="35NumPreloaded">NumPreloaded</a> &gt; <a class="local col6 ref" href="#36AllSGPRs" title='AllSGPRs' data-ref="36AllSGPRs">AllSGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <a class="local col6 ref" href="#36AllSGPRs" title='AllSGPRs' data-ref="36AllSGPRs">AllSGPRs</a> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="local col6 ref" href="#36AllSGPRs" title='AllSGPRs' data-ref="36AllSGPRs">AllSGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<a class="local col5 ref" href="#35NumPreloaded" title='NumPreloaded' data-ref="35NumPreloaded">NumPreloaded</a>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// We need to drop register from the end of the list that we cannot use</i></td></tr>
<tr><th id="194">194</th><td><i>  // for the scratch wave offset.</i></td></tr>
<tr><th id="195">195</th><td><i>  // + 2 s102 and s103 do not exist on VI.</i></td></tr>
<tr><th id="196">196</th><td><i>  // + 2 for vcc</i></td></tr>
<tr><th id="197">197</th><td><i>  // + 2 for xnack_mask</i></td></tr>
<tr><th id="198">198</th><td><i>  // + 2 for flat_scratch</i></td></tr>
<tr><th id="199">199</th><td><i>  // + 4 for registers reserved for scratch resource register</i></td></tr>
<tr><th id="200">200</th><td><i>  // + 1 for register reserved for scratch wave offset.  (By exluding this</i></td></tr>
<tr><th id="201">201</th><td><i>  //     register from the list to consider, it means that when this</i></td></tr>
<tr><th id="202">202</th><td><i>  //     register is being used for the scratch wave offset and there</i></td></tr>
<tr><th id="203">203</th><td><i>  //     are no other free SGPRs, then the value will stay in this register.</i></td></tr>
<tr><th id="204">204</th><td><i>  // + 1 if stack pointer is used.</i></td></tr>
<tr><th id="205">205</th><td><i>  // ----</i></td></tr>
<tr><th id="206">206</th><td><i>  //  13 (+1)</i></td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37ReservedRegCount" title='ReservedRegCount' data-type='unsigned int' data-ref="37ReservedRegCount">ReservedRegCount</dfn> = <var>13</var>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="local col6 ref" href="#36AllSGPRs" title='AllSGPRs' data-ref="36AllSGPRs">AllSGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <a class="local col7 ref" href="#37ReservedRegCount" title='ReservedRegCount' data-ref="37ReservedRegCount">ReservedRegCount</a>)</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="local col8 decl" id="38HandledScratchWaveOffsetReg" title='HandledScratchWaveOffsetReg' data-type='bool' data-ref="38HandledScratchWaveOffsetReg">HandledScratchWaveOffsetReg</dfn> =</td></tr>
<tr><th id="213">213</th><td>    <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a> != <a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE">reservedPrivateSegmentWaveByteOffsetReg</a>(<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='MCPhysReg' data-ref="39Reg">Reg</dfn> : <a class="local col6 ref" href="#36AllSGPRs" title='AllSGPRs' data-ref="36AllSGPRs">AllSGPRs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef9drop_backEm" title='llvm::ArrayRef::drop_back' data-ref="_ZNK4llvm8ArrayRef9drop_backEm">drop_back</a>(<a class="local col7 ref" href="#37ReservedRegCount" title='ReservedRegCount' data-ref="37ReservedRegCount">ReservedRegCount</a>)) {</td></tr>
<tr><th id="216">216</th><td>    <i>// Pick the first unallocated SGPR. Be careful not to pick an alias of the</i></td></tr>
<tr><th id="217">217</th><td><i>    // scratch descriptor, since we haven’t added its uses yet.</i></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (!<a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>)) {</td></tr>
<tr><th id="219">219</th><td>      <b>if</b> (!<a class="local col8 ref" href="#38HandledScratchWaveOffsetReg" title='HandledScratchWaveOffsetReg' data-ref="38HandledScratchWaveOffsetReg">HandledScratchWaveOffsetReg</a>) {</td></tr>
<tr><th id="220">220</th><td>        <a class="local col8 ref" href="#38HandledScratchWaveOffsetReg" title='HandledScratchWaveOffsetReg' data-ref="38HandledScratchWaveOffsetReg">HandledScratchWaveOffsetReg</a> = <b>true</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>        <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>, <a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>);</td></tr>
<tr><th id="223">223</th><td>        <b>if</b> (<a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>() == <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>()) {</td></tr>
<tr><th id="224">224</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!hasFP(MF)) ? void (0) : __assert_fail (&quot;!hasFP(MF)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 224, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="virtual member" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>));</td></tr>
<tr><th id="225">225</th><td>          <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj" title='llvm::SIMachineFunctionInfo::setStackPtrOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj">setStackPtrOffsetReg</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>);</td></tr>
<tr><th id="226">226</th><td>        }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>        <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj" title='llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj">setScratchWaveOffsetReg</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>);</td></tr>
<tr><th id="229">229</th><td>        <a class="local col1 ref" href="#31MFI" title='MFI' data-ref="31MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj">setFrameOffsetReg</a>(<a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>);</td></tr>
<tr><th id="230">230</th><td>        <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a> = <a class="local col9 ref" href="#39Reg" title='Reg' data-ref="39Reg">Reg</a>;</td></tr>
<tr><th id="231">231</th><td>        <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>      }</td></tr>
<tr><th id="233">233</th><td>    }</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>return</b> <a class="local col4 ref" href="#34ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="34ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEntryFunctionPrologue' data-ref="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEntryFunctionPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;MF.front() == &amp;MBB &amp;&amp; &quot;Shrink-wrapping not yet supported&quot;) ? void (0) : __assert_fail (&quot;&amp;MF.front() == &amp;MBB &amp;&amp; \&quot;Shrink-wrapping not yet supported\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>() == &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a> &amp;&amp; <q>"Shrink-wrapping not yet supported"</q>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="42MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="42MFI">MFI</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// If we only have SGPR spills, we won't actually be using scratch memory</i></td></tr>
<tr><th id="246">246</th><td><i>  // since these spill to VGPRs.</i></td></tr>
<tr><th id="247">247</th><td><i>  //</i></td></tr>
<tr><th id="248">248</th><td><i>  // FIXME: We should be cleaning up these unused SGPR spill frame indices</i></td></tr>
<tr><th id="249">249</th><td><i>  // somewhere.</i></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="43ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="43ST">ST</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="252">252</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="44TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="44TII">TII</dfn> = <a class="local col3 ref" href="#43ST" title='ST' data-ref="43ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="45TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="45TRI">TRI</dfn> = &amp;<a class="local col4 ref" href="#44TII" title='TII' data-ref="44TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="46MRI">MRI</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="47F" title='F' data-type='const llvm::Function &amp;' data-ref="47F">F</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// We need to do the replacement of the private segment buffer and wave offset</i></td></tr>
<tr><th id="258">258</th><td><i>  // register even if there are no stack objects. There could be stores to undef</i></td></tr>
<tr><th id="259">259</th><td><i>  // or a constant without an associated object.</i></td></tr>
<tr><th id="260">260</th><td><i></i></td></tr>
<tr><th id="261">261</th><td><i>  // FIXME: We still have implicit uses on SGPR spill instructions in case they</i></td></tr>
<tr><th id="262">262</th><td><i>  // need to spill to vector memory. It's likely that will not happen, but at</i></td></tr>
<tr><th id="263">263</th><td><i>  // this point it appears we need the setup. This part of the prolog should be</i></td></tr>
<tr><th id="264">264</th><td><i>  // emitted after frame indices are eliminated.</i></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col2 ref" href="#42MFI" title='MFI' data-ref="42MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>())</td></tr>
<tr><th id="267">267</th><td>    <a class="member" href="#_ZNK4llvm15SIFrameLowering19emitFlatScratchInitERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitFlatScratchInit' data-ref="_ZNK4llvm15SIFrameLowering19emitFlatScratchInitERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitFlatScratchInit</a>(<a class="local col3 ref" href="#43ST" title='ST' data-ref="43ST">ST</a>, <span class='refarg'><a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a></span>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48ScratchRsrcReg" title='ScratchRsrcReg' data-type='unsigned int' data-ref="48ScratchRsrcReg">ScratchRsrcReg</dfn></td></tr>
<tr><th id="270">270</th><td>    = <a class="member" href="#_ZNK4llvm15SIFrameLowering34getReservedPrivateSegmentBufferRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFunctionInf953228" title='llvm::SIFrameLowering::getReservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm15SIFrameLowering34getReservedPrivateSegmentBufferRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFunctionInf953228">getReservedPrivateSegmentBufferReg</a>(<a class="local col3 ref" href="#43ST" title='ST' data-ref="43ST">ST</a>, <a class="local col4 ref" href="#44TII" title='TII' data-ref="44TII">TII</a>, <a class="local col5 ref" href="#45TRI" title='TRI' data-ref="45TRI">TRI</a>, <a class="local col2 ref" href="#42MFI" title='MFI' data-ref="42MFI">MFI</a>, <span class='refarg'><a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a></span>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='unsigned int' data-ref="49ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> =</td></tr>
<tr><th id="273">273</th><td>      <a class="member" href="#_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513" title='llvm::SIFrameLowering::getReservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513">getReservedPrivateSegmentWaveByteOffsetReg</a>(<a class="local col3 ref" href="#43ST" title='ST' data-ref="43ST">ST</a>, <a class="local col4 ref" href="#44TII" title='TII' data-ref="44TII">TII</a>, <a class="local col5 ref" href="#45TRI" title='TRI' data-ref="45TRI">TRI</a>, <a class="local col2 ref" href="#42MFI" title='MFI' data-ref="42MFI">MFI</a>, <span class='refarg'><a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a></span>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// We need to insert initialization of the scratch resource descriptor.</i></td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="50PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-type='unsigned int' data-ref="50PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</dfn> = <a class="local col2 ref" href="#42MFI" title='MFI' data-ref="42MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</a>(</td></tr>
<tr><th id="277">277</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET">PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51PreloadedPrivateBufferReg" title='PreloadedPrivateBufferReg' data-type='unsigned int' data-ref="51PreloadedPrivateBufferReg">PreloadedPrivateBufferReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(F)) {</td></tr>
<tr><th id="281">281</th><td>    PreloadedPrivateBufferReg = MFI-&gt;getPreloadedReg(</td></tr>
<tr><th id="282">282</th><td>      AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER);</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52OffsetRegUsed" title='OffsetRegUsed' data-type='bool' data-ref="52OffsetRegUsed">OffsetRegUsed</dfn> = ScratchWaveOffsetReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> &amp;&amp;</td></tr>
<tr><th id="286">286</th><td>                       MRI.isPhysRegUsed(ScratchWaveOffsetReg);</td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53ResourceRegUsed" title='ResourceRegUsed' data-type='bool' data-ref="53ResourceRegUsed">ResourceRegUsed</dfn> = ScratchRsrcReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> &amp;&amp;</td></tr>
<tr><th id="288">288</th><td>                         MRI.isPhysRegUsed(ScratchRsrcReg);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// FIXME: Hack to not crash in situations which emitted an error.</i></td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (PreloadedScratchWaveOffsetReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)</td></tr>
<tr><th id="292">292</th><td>    <b>return</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// We added live-ins during argument lowering, but since they were not used</i></td></tr>
<tr><th id="295">295</th><td><i>  // they were deleted. We're adding the uses now, so add them back.</i></td></tr>
<tr><th id="296">296</th><td>  <a class="local col6 ref" href="#46MRI" title='MRI' data-ref="46MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</a>(<a class="local col0 ref" href="#50PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="50PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="297">297</th><td>  <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col0 ref" href="#50PreloadedScratchWaveOffsetReg" title='PreloadedScratchWaveOffsetReg' data-ref="50PreloadedScratchWaveOffsetReg">PreloadedScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (ResourceRegUsed &amp;&amp; PreloadedPrivateBufferReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="300">300</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ST.isAmdHsaOrMesa(F) || ST.isMesaGfxShader(F)) ? void (0) : __assert_fail (&quot;ST.isAmdHsaOrMesa(F) || ST.isMesaGfxShader(F)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 300, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(F) || ST.isMesaGfxShader(F));</td></tr>
<tr><th id="301">301</th><td>    MRI.addLiveIn(PreloadedPrivateBufferReg);</td></tr>
<tr><th id="302">302</th><td>    MBB.addLiveIn(PreloadedPrivateBufferReg);</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i>// Make the register selected live throughout the function.</i></td></tr>
<tr><th id="306">306</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="54OtherBB" title='OtherBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="54OtherBB">OtherBB</dfn> : <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>) {</td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (&amp;<a class="local col4 ref" href="#54OtherBB" title='OtherBB' data-ref="54OtherBB">OtherBB</a> == &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>)</td></tr>
<tr><th id="308">308</th><td>      <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (OffsetRegUsed)</td></tr>
<tr><th id="311">311</th><td>      <a class="local col4 ref" href="#54OtherBB" title='OtherBB' data-ref="54OtherBB">OtherBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col9 ref" href="#49ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="49ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (ResourceRegUsed)</td></tr>
<tr><th id="314">314</th><td>      <a class="local col4 ref" href="#54OtherBB" title='OtherBB' data-ref="54OtherBB">OtherBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col8 ref" href="#48ScratchRsrcReg" title='ScratchRsrcReg' data-ref="48ScratchRsrcReg">ScratchRsrcReg</a>);</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="55DL" title='DL' data-type='llvm::DebugLoc' data-ref="55DL">DL</dfn>;</td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="56I" title='I' data-type='MachineBasicBlock::iterator' data-ref="56I">I</dfn> = <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// If we reserved the original input registers, we don't need to copy to the</i></td></tr>
<tr><th id="321">321</th><td><i>  // reserved registers.</i></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57CopyBuffer" title='CopyBuffer' data-type='bool' data-ref="57CopyBuffer">CopyBuffer</dfn> = ResourceRegUsed &amp;&amp;</td></tr>
<tr><th id="324">324</th><td>    PreloadedPrivateBufferReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span> &amp;&amp;</td></tr>
<tr><th id="325">325</th><td>    <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(F) &amp;&amp;</td></tr>
<tr><th id="326">326</th><td>    ScratchRsrcReg != PreloadedPrivateBufferReg;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i>// This needs to be careful of the copying order to avoid overwriting one of</i></td></tr>
<tr><th id="329">329</th><td><i>  // the input registers before it's been copied to it's final</i></td></tr>
<tr><th id="330">330</th><td><i>  // destination. Usually the offset should be copied first.</i></td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58CopyBufferFirst" title='CopyBufferFirst' data-type='bool' data-ref="58CopyBufferFirst">CopyBufferFirst</dfn> = TRI-&gt;<span class='error' title="no member named &apos;isSubRegisterEq&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegisterEq</span>(PreloadedPrivateBufferReg,</td></tr>
<tr><th id="332">332</th><td>                                              ScratchWaveOffsetReg);</td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (<a class="local col7 ref" href="#57CopyBuffer" title='CopyBuffer' data-ref="57CopyBuffer">CopyBuffer</a> &amp;&amp; <a class="local col8 ref" href="#58CopyBufferFirst" title='CopyBufferFirst' data-ref="58CopyBufferFirst">CopyBufferFirst</a>) {</td></tr>
<tr><th id="334">334</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), ScratchRsrcReg)</td></tr>
<tr><th id="335">335</th><td>      .addReg(PreloadedPrivateBufferReg, RegState::Kill);</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59SPReg" title='SPReg' data-type='unsigned int' data-ref="59SPReg">SPReg</dfn> = <a class="local col2 ref" href="#42MFI" title='MFI' data-ref="42MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="339">339</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SPReg != AMDGPU::SP_REG) ? void (0) : __assert_fail (&quot;SPReg != AMDGPU::SP_REG&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 339, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SPReg != AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>// FIXME: Remove the isPhysRegUsed checks</i></td></tr>
<tr><th id="342">342</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="60HasFP" title='HasFP' data-type='const bool' data-ref="60HasFP">HasFP</dfn> = <a class="virtual member" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (HasFP || OffsetRegUsed) {</td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ScratchWaveOffsetReg) ? void (0) : __assert_fail (&quot;ScratchWaveOffsetReg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#49ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="49ScratchWaveOffsetReg">ScratchWaveOffsetReg</a>);</td></tr>
<tr><th id="346">346</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), ScratchWaveOffsetReg)</td></tr>
<tr><th id="347">347</th><td>      .addReg(PreloadedScratchWaveOffsetReg, HasFP ? RegState::Kill : <var>0</var>);</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (<a class="local col7 ref" href="#57CopyBuffer" title='CopyBuffer' data-ref="57CopyBuffer">CopyBuffer</a> &amp;&amp; !<a class="local col8 ref" href="#58CopyBufferFirst" title='CopyBufferFirst' data-ref="58CopyBufferFirst">CopyBufferFirst</a>) {</td></tr>
<tr><th id="351">351</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), ScratchRsrcReg)</td></tr>
<tr><th id="352">352</th><td>      .addReg(PreloadedPrivateBufferReg, RegState::Kill);</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (ResourceRegUsed) {</td></tr>
<tr><th id="356">356</th><td>    emitEntryFunctionScratchSetup(ST, MF, MBB, MFI, I,</td></tr>
<tr><th id="357">357</th><td>        PreloadedPrivateBufferReg, ScratchRsrcReg);</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (<a class="local col0 ref" href="#60HasFP" title='HasFP' data-ref="60HasFP">HasFP</a>) {</td></tr>
<tr><th id="361">361</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="61DL" title='DL' data-type='llvm::DebugLoc' data-ref="61DL">DL</dfn>;</td></tr>
<tr><th id="362">362</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="62FrameInfo" title='FrameInfo' data-type='const llvm::MachineFrameInfo &amp;' data-ref="62FrameInfo">FrameInfo</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="363">363</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="63StackSize" title='StackSize' data-type='int64_t' data-ref="63StackSize">StackSize</dfn> = <a class="local col2 ref" href="#62FrameInfo" title='FrameInfo' data-ref="62FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i>// On kernel entry, the private scratch wave offset is the SP value.</i></td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (<a class="local col3 ref" href="#63StackSize" title='StackSize' data-ref="63StackSize">StackSize</a> == <var>0</var>) {</td></tr>
<tr><th id="367">367</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), SPReg)</td></tr>
<tr><th id="368">368</th><td>        .addReg(MFI-&gt;getScratchWaveOffsetReg());</td></tr>
<tr><th id="369">369</th><td>    } <b>else</b> {</td></tr>
<tr><th id="370">370</th><td>      BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), SPReg)</td></tr>
<tr><th id="371">371</th><td>        .addReg(MFI-&gt;getScratchWaveOffsetReg())</td></tr>
<tr><th id="372">372</th><td>        .addImm(StackSize * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize());</td></tr>
<tr><th id="373">373</th><td>    }</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>// Emit scratch setup code for AMDPAL or Mesa, assuming ResourceRegUsed is set.</i></td></tr>
<tr><th id="378">378</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm15SIFrameLowering29emitEntryFunctionScratchSetupERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockEPNS_21SIMachineFunctionInf6856427" title='llvm::SIFrameLowering::emitEntryFunctionScratchSetup' data-ref="_ZNK4llvm15SIFrameLowering29emitEntryFunctionScratchSetupERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockEPNS_21SIMachineFunctionInf6856427">emitEntryFunctionScratchSetup</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="64ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="64ST">ST</dfn>,</td></tr>
<tr><th id="379">379</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="65MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB">MBB</dfn>, <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="67MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="67MFI">MFI</dfn>,</td></tr>
<tr><th id="380">380</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="68I" title='I' data-type='MachineBasicBlock::iterator' data-ref="68I">I</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69PreloadedPrivateBufferReg" title='PreloadedPrivateBufferReg' data-type='unsigned int' data-ref="69PreloadedPrivateBufferReg">PreloadedPrivateBufferReg</dfn>,</td></tr>
<tr><th id="381">381</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="70ScratchRsrcReg" title='ScratchRsrcReg' data-type='unsigned int' data-ref="70ScratchRsrcReg">ScratchRsrcReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="71TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="71TII">TII</dfn> = <a class="local col4 ref" href="#64ST" title='ST' data-ref="64ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="384">384</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col2 decl" id="72TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="72TRI">TRI</dfn> = &amp;<a class="local col1 ref" href="#71TII" title='TII' data-ref="71TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="385">385</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="73Fn" title='Fn' data-type='const llvm::Function &amp;' data-ref="73Fn">Fn</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="74DL" title='DL' data-type='llvm::DebugLoc' data-ref="74DL">DL</dfn>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdPalOS()) {</td></tr>
<tr><th id="389">389</th><td>    <i>// The pointer to the GIT is formed from the offset passed in and either</i></td></tr>
<tr><th id="390">390</th><td><i>    // the amdgpu-git-ptr-high function attribute or the top part of the PC</i></td></tr>
<tr><th id="391">391</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75RsrcLo" title='RsrcLo' data-type='unsigned int' data-ref="75RsrcLo">RsrcLo</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="392">392</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76RsrcHi" title='RsrcHi' data-type='unsigned int' data-ref="76RsrcHi">RsrcHi</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="393">393</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77Rsrc01" title='Rsrc01' data-type='unsigned int' data-ref="77Rsrc01">Rsrc01</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="78SMovB32" title='SMovB32' data-type='const llvm::MCInstrDesc &amp;' data-ref="78SMovB32">SMovB32</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</a>() != <var>0xffffffff</var>) {</td></tr>
<tr><th id="398">398</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col8 ref" href="#78SMovB32" title='SMovB32' data-ref="78SMovB32">SMovB32</a>, <a class="local col6 ref" href="#76RsrcHi" title='RsrcHi' data-ref="76RsrcHi">RsrcHi</a>)</td></tr>
<tr><th id="399">399</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</a>())</td></tr>
<tr><th id="400">400</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="401">401</th><td>    } <b>else</b> {</td></tr>
<tr><th id="402">402</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="79GetPC64" title='GetPC64' data-type='const llvm::MCInstrDesc &amp;' data-ref="79GetPC64">GetPC64</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_GETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_GETPC_B64</span>);</td></tr>
<tr><th id="403">403</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col9 ref" href="#79GetPC64" title='GetPC64' data-ref="79GetPC64">GetPC64</a>, <a class="local col7 ref" href="#77Rsrc01" title='Rsrc01' data-ref="77Rsrc01">Rsrc01</a>);</td></tr>
<tr><th id="404">404</th><td>    }</td></tr>
<tr><th id="405">405</th><td>    <em>auto</em> <dfn class="local col0 decl" id="80GitPtrLo" title='GitPtrLo' data-type='auto' data-ref="80GitPtrLo">GitPtrLo</dfn> = AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span>; <i>// Low GIT address passed in</i></td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col4 ref" href="#64ST" title='ST' data-ref="64ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasMergedShadersEv" title='llvm::GCNSubtarget::hasMergedShaders' data-ref="_ZNK4llvm12GCNSubtarget16hasMergedShadersEv">hasMergedShaders</a>()) {</td></tr>
<tr><th id="407">407</th><td>      <b>switch</b> (<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) {</td></tr>
<tr><th id="408">408</th><td>        <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="409">409</th><td>        <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="410">410</th><td>          <i>// Low GIT address is passed in s8 rather than s0 for an LS+HS or</i></td></tr>
<tr><th id="411">411</th><td><i>          // ES+GS merged shader on gfx9+.</i></td></tr>
<tr><th id="412">412</th><td>          GitPtrLo = AMDGPU::<span class='error' title="no member named &apos;SGPR8&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR8</span>;</td></tr>
<tr><th id="413">413</th><td>          <b>break</b>;</td></tr>
<tr><th id="414">414</th><td>        <b>default</b>:</td></tr>
<tr><th id="415">415</th><td>          <b>break</b>;</td></tr>
<tr><th id="416">416</th><td>      }</td></tr>
<tr><th id="417">417</th><td>    }</td></tr>
<tr><th id="418">418</th><td>    MF.getRegInfo().addLiveIn(GitPtrLo);</td></tr>
<tr><th id="419">419</th><td>    MBB.addLiveIn(GitPtrLo);</td></tr>
<tr><th id="420">420</th><td>    BuildMI(MBB, I, DL, SMovB32, RsrcLo)</td></tr>
<tr><th id="421">421</th><td>      .addReg(GitPtrLo)</td></tr>
<tr><th id="422">422</th><td>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>    <i>// We now have the GIT ptr - now get the scratch descriptor from the entry</i></td></tr>
<tr><th id="425">425</th><td><i>    // at offset 0 (or offset 16 for a compute shader).</i></td></tr>
<tr><th id="426">426</th><td>    <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col1 decl" id="81PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="81PtrTy">PtrTy</dfn> =</td></tr>
<tr><th id="427">427</th><td>      <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" title='llvm::Type::getInt64Ty' data-ref="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE">getInt64Ty</a>(<span class='refarg'><a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="428">428</th><td>                       <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col2 decl" id="82PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="82PtrInfo">PtrInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col1 ref" href="#81PtrTy" title='PtrTy' data-ref="81PtrTy">PtrTy</a>));</td></tr>
<tr><th id="430">430</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="83LoadDwordX4" title='LoadDwordX4' data-type='const llvm::MCInstrDesc &amp;' data-ref="83LoadDwordX4">LoadDwordX4</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_LOAD_DWORDX4_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LOAD_DWORDX4_IMM</span>);</td></tr>
<tr><th id="431">431</th><td>    <em>auto</em> <dfn class="local col4 decl" id="84MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="84MMO">MMO</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col2 ref" href="#82PtrInfo" title='PtrInfo' data-ref="82PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="432">432</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="433">433</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="434">434</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a>,</td></tr>
<tr><th id="435">435</th><td>                                       <var>16</var>, <var>4</var>);</td></tr>
<tr><th id="436">436</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="85Offset" title='Offset' data-type='unsigned int' data-ref="85Offset">Offset</dfn> = <a class="local col3 ref" href="#73Fn" title='Fn' data-ref="73Fn">Fn</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a> ? <var>16</var> : <var>0</var>;</td></tr>
<tr><th id="437">437</th><td>    <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="86Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="86Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="438">438</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87EncodedOffset" title='EncodedOffset' data-type='unsigned int' data-ref="87EncodedOffset">EncodedOffset</dfn> = AMDGPU::getSMRDEncodedOffset(<span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::MCSubtargetInfo&apos;">Subtarget</span>, Offset);</td></tr>
<tr><th id="439">439</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col3 ref" href="#83LoadDwordX4" title='LoadDwordX4' data-ref="83LoadDwordX4">LoadDwordX4</a>, <a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="440">440</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#77Rsrc01" title='Rsrc01' data-ref="77Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="441">441</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#87EncodedOffset" title='EncodedOffset' data-ref="87EncodedOffset">EncodedOffset</a>) <i>// offset</i></td></tr>
<tr><th id="442">442</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="443">443</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="444">444</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>)</td></tr>
<tr><th id="445">445</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#84MMO" title='MMO' data-ref="84MMO">MMO</a>);</td></tr>
<tr><th id="446">446</th><td>    <b>return</b>;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (ST.isMesaGfxShader(Fn)</td></tr>
<tr><th id="449">449</th><td>      || (PreloadedPrivateBufferReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>)) {</td></tr>
<tr><th id="450">450</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!ST.isAmdHsaOrMesa(Fn)) ? void (0) : __assert_fail (&quot;!ST.isAmdHsaOrMesa(Fn)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 450, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.isAmdHsaOrMesa(Fn));</td></tr>
<tr><th id="451">451</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="88SMovB32" title='SMovB32' data-type='const llvm::MCInstrDesc &amp;' data-ref="88SMovB32">SMovB32</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="89Rsrc2" title='Rsrc2' data-type='unsigned int' data-ref="89Rsrc2">Rsrc2</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>);</td></tr>
<tr><th id="454">454</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90Rsrc3" title='Rsrc3' data-type='unsigned int' data-ref="90Rsrc3">Rsrc3</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>    <i>// Use relocations to get the pointer, and setup the other bits manually.</i></td></tr>
<tr><th id="457">457</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="91Rsrc23" title='Rsrc23' data-type='uint64_t' data-ref="91Rsrc23">Rsrc23</dfn> = <a class="local col1 ref" href="#71TII" title='TII' data-ref="71TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</a>();</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</a>()) {</td></tr>
<tr><th id="460">460</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="92Rsrc01" title='Rsrc01' data-type='unsigned int' data-ref="92Rsrc01">Rsrc01</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>())) {</td></tr>
<tr><th id="463">463</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="93Mov64" title='Mov64' data-type='const llvm::MCInstrDesc &amp;' data-ref="93Mov64">Mov64</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>);</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col3 ref" href="#93Mov64" title='Mov64' data-ref="93Mov64">Mov64</a>, <a class="local col2 ref" href="#92Rsrc01" title='Rsrc01' data-ref="92Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="466">466</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>())</td></tr>
<tr><th id="467">467</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="468">468</th><td>      } <b>else</b> {</td></tr>
<tr><th id="469">469</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="94LoadDwordX2" title='LoadDwordX2' data-type='const llvm::MCInstrDesc &amp;' data-ref="94LoadDwordX2">LoadDwordX2</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_LOAD_DWORDX2_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LOAD_DWORDX2_IMM</span>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>        <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col5 decl" id="95PtrTy" title='PtrTy' data-type='llvm::PointerType *' data-ref="95PtrTy">PtrTy</dfn> =</td></tr>
<tr><th id="472">472</th><td>          <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11PointerType3getEPNS_4TypeEj" title='llvm::PointerType::get' data-ref="_ZN4llvm11PointerType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" title='llvm::Type::getInt64Ty' data-ref="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE">getInt64Ty</a>(<span class='refarg'><a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="473">473</th><td>                           <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="474">474</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col6 decl" id="96PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="96PtrInfo">PtrInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1EPKNS_5ValueElh">(</a><a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col5 ref" href="#95PtrTy" title='PtrTy' data-ref="95PtrTy">PtrTy</a>));</td></tr>
<tr><th id="475">475</th><td>        <em>auto</em> <dfn class="local col7 decl" id="97MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="97MMO">MMO</dfn> = <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col6 ref" href="#96PtrInfo" title='PtrInfo' data-ref="96PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="476">476</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="477">477</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="478">478</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a>,</td></tr>
<tr><th id="479">479</th><td>                                           <var>8</var>, <var>4</var>);</td></tr>
<tr><th id="480">480</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col4 ref" href="#94LoadDwordX2" title='LoadDwordX2' data-ref="94LoadDwordX2">LoadDwordX2</a>, <a class="local col2 ref" href="#92Rsrc01" title='Rsrc01' data-ref="92Rsrc01">Rsrc01</a>)</td></tr>
<tr><th id="481">481</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>())</td></tr>
<tr><th id="482">482</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// offset</i></td></tr>
<tr><th id="483">483</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="484">484</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="485">485</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#97MMO" title='MMO' data-ref="97MMO">MMO</a>)</td></tr>
<tr><th id="486">486</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>        <a class="local col5 ref" href="#65MF" title='MF' data-ref="65MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</a>(<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>());</td></tr>
<tr><th id="489">489</th><td>        <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</a>());</td></tr>
<tr><th id="490">490</th><td>      }</td></tr>
<tr><th id="491">491</th><td>    } <b>else</b> {</td></tr>
<tr><th id="492">492</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="98Rsrc0" title='Rsrc0' data-type='unsigned int' data-ref="98Rsrc0">Rsrc0</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="493">493</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="99Rsrc1" title='Rsrc1' data-type='unsigned int' data-ref="99Rsrc1">Rsrc1</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(ScratchRsrcReg, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col8 ref" href="#88SMovB32" title='SMovB32' data-ref="88SMovB32">SMovB32</a>, <a class="local col8 ref" href="#98Rsrc0" title='Rsrc0' data-ref="98Rsrc0">Rsrc0</a>)</td></tr>
<tr><th id="496">496</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<q>"SCRATCH_RSRC_DWORD0"</q>)</td></tr>
<tr><th id="497">497</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col8 ref" href="#88SMovB32" title='SMovB32' data-ref="88SMovB32">SMovB32</a>, <a class="local col9 ref" href="#99Rsrc1" title='Rsrc1' data-ref="99Rsrc1">Rsrc1</a>)</td></tr>
<tr><th id="500">500</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<q>"SCRATCH_RSRC_DWORD1"</q>)</td></tr>
<tr><th id="501">501</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col8 ref" href="#88SMovB32" title='SMovB32' data-ref="88SMovB32">SMovB32</a>, <a class="local col9 ref" href="#89Rsrc2" title='Rsrc2' data-ref="89Rsrc2">Rsrc2</a>)</td></tr>
<tr><th id="506">506</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#91Rsrc23" title='Rsrc23' data-ref="91Rsrc23">Rsrc23</a> &amp; <var>0xffffffff</var>)</td></tr>
<tr><th id="507">507</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>, <a class="local col4 ref" href="#74DL" title='DL' data-ref="74DL">DL</a>, <a class="local col8 ref" href="#88SMovB32" title='SMovB32' data-ref="88SMovB32">SMovB32</a>, <a class="local col0 ref" href="#90Rsrc3" title='Rsrc3' data-ref="90Rsrc3">Rsrc3</a>)</td></tr>
<tr><th id="510">510</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#91Rsrc23" title='Rsrc23' data-ref="91Rsrc23">Rsrc23</a> &gt;&gt; <var>32</var>)</td></tr>
<tr><th id="511">511</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#70ScratchRsrcReg" title='ScratchRsrcReg' data-ref="70ScratchRsrcReg">ScratchRsrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// Find a scratch register that we can use at the start of the prologue to</i></td></tr>
<tr><th id="516">516</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// re-align the stack pointer.  We avoid using callee-save registers since they</i></td></tr>
<tr><th id="517">517</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// may appear to be free when this is called from canUseAsPrologue (during</i></td></tr>
<tr><th id="518">518</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// shrink wrapping), but then no longer be free when this is called from</i></td></tr>
<tr><th id="519">519</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// emitPrologue.</i></td></tr>
<tr><th id="520">520</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">//</i></td></tr>
<tr><th id="521">521</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// FIXME: This is a bit conservative, since in the above case we could use one</i></td></tr>
<tr><th id="522">522</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// of the callee-save registers as a scratch temp to re-align the stack pointer,</i></td></tr>
<tr><th id="523">523</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// but we would then have to make sure that we were in fact saving at least one</i></td></tr>
<tr><th id="524">524</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// callee-save register in the prologue, which is additional complexity that</i></td></tr>
<tr><th id="525">525</th><td><i  data-doc="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">// doesn't seem worth the benefit.</i></td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE" title='findScratchNonCalleeSaveRegister' data-type='unsigned int findScratchNonCalleeSaveRegister(llvm::MachineFunction &amp; MF, llvm::LivePhysRegs &amp; LiveRegs, const llvm::TargetRegisterClass &amp; RC)' data-ref="_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE">findScratchNonCalleeSaveRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="100MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="100MF">MF</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col1 decl" id="101LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="101LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="102RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="102RC">RC</dfn>) {</td></tr>
<tr><th id="529">529</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="103Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="103Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#100MF" title='MF' data-ref="100MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="530">530</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col4 decl" id="104TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="104TRI">TRI</dfn> = *<a class="local col3 ref" href="#103Subtarget" title='Subtarget' data-ref="103Subtarget">Subtarget</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Mark callee saved registers as used so we will not choose them.</i></td></tr>
<tr><th id="533">533</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="105CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="105CSRegs">CSRegs</dfn> = <a class="local col4 ref" href="#104TRI" title='TRI' data-ref="104TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col0 ref" href="#100MF" title='MF' data-ref="100MF">MF</a>);</td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="106i" title='i' data-type='unsigned int' data-ref="106i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#105CSRegs" title='CSRegs' data-ref="105CSRegs">CSRegs</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>]; ++<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>)</td></tr>
<tr><th id="535">535</th><td>    <a class="local col1 ref" href="#101LiveRegs" title='LiveRegs' data-ref="101LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col5 ref" href="#105CSRegs" title='CSRegs' data-ref="105CSRegs">CSRegs</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>]);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="107MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="107MRI">MRI</dfn> = <a class="local col0 ref" href="#100MF" title='MF' data-ref="100MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='unsigned int' data-ref="108Reg">Reg</dfn> : <a class="local col2 ref" href="#102RC" title='RC' data-ref="102RC">RC</a>) {</td></tr>
<tr><th id="540">540</th><td>    <b>if</b> (<a class="local col1 ref" href="#101LiveRegs" title='LiveRegs' data-ref="101LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>, <a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>))</td></tr>
<tr><th id="541">541</th><td>      <b>return</b> <a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>;</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitPrologue' data-ref="_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="109MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="109MF">MF</dfn>,</td></tr>
<tr><th id="548">548</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="110MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="111FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="111FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="550">550</th><td>  <b>if</b> (<a class="local col1 ref" href="#111FuncInfo" title='FuncInfo' data-ref="111FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="551">551</th><td>    <a class="member" href="#_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEntryFunctionPrologue' data-ref="_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEntryFunctionPrologue</a>(<span class='refarg'><a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a></span>);</td></tr>
<tr><th id="552">552</th><td>    <b>return</b>;</td></tr>
<tr><th id="553">553</th><td>  }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="112MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="112MFI">MFI</dfn> = <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="556">556</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="113ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="113ST">ST</dfn> = <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="557">557</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="114TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="114TII">TII</dfn> = <a class="local col3 ref" href="#113ST" title='ST' data-ref="113ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="558">558</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="115TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="115TRI">TRI</dfn> = <a class="local col4 ref" href="#114TII" title='TII' data-ref="114TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116StackPtrReg" title='StackPtrReg' data-type='unsigned int' data-ref="116StackPtrReg">StackPtrReg</dfn> = <a class="local col1 ref" href="#111FuncInfo" title='FuncInfo' data-ref="111FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="561">561</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117FramePtrReg" title='FramePtrReg' data-type='unsigned int' data-ref="117FramePtrReg">FramePtrReg</dfn> = <a class="local col1 ref" href="#111FuncInfo" title='FuncInfo' data-ref="111FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col8 decl" id="118LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="118LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="119MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="119MBBI">MBBI</dfn> = <a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="120DL" title='DL' data-type='llvm::DebugLoc' data-ref="120DL">DL</dfn>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <em>bool</em> <dfn class="local col1 decl" id="121HasFP" title='HasFP' data-type='bool' data-ref="121HasFP">HasFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="568">568</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="122NumBytes" title='NumBytes' data-type='uint32_t' data-ref="122NumBytes">NumBytes</dfn> = <a class="local col2 ref" href="#112MFI" title='MFI' data-ref="112MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="569">569</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="123RoundedSize" title='RoundedSize' data-type='uint32_t' data-ref="123RoundedSize">RoundedSize</dfn> = <a class="local col2 ref" href="#122NumBytes" title='NumBytes' data-ref="122NumBytes">NumBytes</a>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (TRI.<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::SIRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="572">572</th><td>    <a class="local col1 ref" href="#121HasFP" title='HasFP' data-ref="121HasFP">HasFP</a> = <b>true</b>;</td></tr>
<tr><th id="573">573</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="124Alignment" title='Alignment' data-type='const unsigned int' data-ref="124Alignment">Alignment</dfn> = <a class="local col2 ref" href="#112MFI" title='MFI' data-ref="112MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <a class="local col3 ref" href="#123RoundedSize" title='RoundedSize' data-ref="123RoundedSize">RoundedSize</a> += <a class="local col4 ref" href="#124Alignment" title='Alignment' data-ref="124Alignment">Alignment</a>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>    LiveRegs.init(<span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="578">578</th><td>    <a class="local col8 ref" href="#118LiveRegs" title='LiveRegs' data-ref="118LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125ScratchSPReg" title='ScratchSPReg' data-type='unsigned int' data-ref="125ScratchSPReg">ScratchSPReg</dfn></td></tr>
<tr><th id="581">581</th><td>      = findScratchNonCalleeSaveRegister(MF, LiveRegs,</td></tr>
<tr><th id="582">582</th><td>                                         AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ScratchSPReg != AMDGPU::NoRegister) ? void (0) : __assert_fail (&quot;ScratchSPReg != AMDGPU::NoRegister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 583, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ScratchSPReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>);</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>    <i>// s_add_u32 tmp_reg, s32, NumBytes</i></td></tr>
<tr><th id="586">586</th><td><i>    // s_and_b32 s32, tmp_reg, 0b111...0000</i></td></tr>
<tr><th id="587">587</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), ScratchSPReg)</td></tr>
<tr><th id="588">588</th><td>      .addReg(StackPtrReg)</td></tr>
<tr><th id="589">589</th><td>      .addImm((Alignment - <var>1</var>) * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize())</td></tr>
<tr><th id="590">590</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="591">591</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>), FramePtrReg)</td></tr>
<tr><th id="592">592</th><td>      .addReg(ScratchSPReg, RegState::Kill)</td></tr>
<tr><th id="593">593</th><td>      .addImm(-Alignment * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize())</td></tr>
<tr><th id="594">594</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="595">595</th><td>    <a class="local col1 ref" href="#111FuncInfo" title='FuncInfo' data-ref="111FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" title='llvm::SIMachineFunctionInfo::setIsStackRealigned' data-ref="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb">setIsStackRealigned</a>(<b>true</b>);</td></tr>
<tr><th id="596">596</th><td>  } <b>else</b> <b>if</b> ((<a class="local col1 ref" href="#121HasFP" title='HasFP' data-ref="121HasFP">HasFP</a> = <a class="virtual member" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF">MF</a>))) {</td></tr>
<tr><th id="597">597</th><td>    <i>// If we need a base pointer, set it up here. It's whatever the value of</i></td></tr>
<tr><th id="598">598</th><td><i>    // the stack pointer is at this point. Any variable size objects will be</i></td></tr>
<tr><th id="599">599</th><td><i>    // allocated after this, so we can still use the base pointer to reference</i></td></tr>
<tr><th id="600">600</th><td><i>    // locals.</i></td></tr>
<tr><th id="601">601</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), FramePtrReg)</td></tr>
<tr><th id="602">602</th><td>      .addReg(StackPtrReg)</td></tr>
<tr><th id="603">603</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (<a class="local col1 ref" href="#121HasFP" title='HasFP' data-ref="121HasFP">HasFP</a> &amp;&amp; <a class="local col3 ref" href="#123RoundedSize" title='RoundedSize' data-ref="123RoundedSize">RoundedSize</a> != <var>0</var>) {</td></tr>
<tr><th id="607">607</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), StackPtrReg)</td></tr>
<tr><th id="608">608</th><td>      .addReg(StackPtrReg)</td></tr>
<tr><th id="609">609</th><td>      .addImm(RoundedSize * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize())</td></tr>
<tr><th id="610">610</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// To avoid clobbering VGPRs in lanes that weren't active on function entry,</i></td></tr>
<tr><th id="614">614</th><td><i>  // turn on all lanes before doing the spill to memory.</i></td></tr>
<tr><th id="615">615</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="126ScratchExecCopy" title='ScratchExecCopy' data-type='unsigned int' data-ref="126ScratchExecCopy">ScratchExecCopy</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <b>for</b> (<em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a> &amp;<dfn class="local col7 decl" id="127Reg" title='Reg' data-type='const SIMachineFunctionInfo::SGPRSpillVGPRCSR &amp;' data-ref="127Reg">Reg</dfn></td></tr>
<tr><th id="618">618</th><td>         : <a class="local col1 ref" href="#111FuncInfo" title='FuncInfo' data-ref="111FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>()) {</td></tr>
<tr><th id="619">619</th><td>    <b>if</b> (!<a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg">Reg</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI">FI</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="620">620</th><td>      <b>continue</b>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <b>if</b> (ScratchExecCopy == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="623">623</th><td>      <b>if</b> (<a class="local col8 ref" href="#118LiveRegs" title='LiveRegs' data-ref="118LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv">empty</a>()) {</td></tr>
<tr><th id="624">624</th><td>        LiveRegs.init(<span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="625">625</th><td>        <a class="local col8 ref" href="#118LiveRegs" title='LiveRegs' data-ref="118LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>);</td></tr>
<tr><th id="626">626</th><td>      }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>      ScratchExecCopy</td></tr>
<tr><th id="629">629</th><td>        = findScratchNonCalleeSaveRegister(MF, LiveRegs,</td></tr>
<tr><th id="630">630</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>),</td></tr>
<tr><th id="633">633</th><td>              ScratchExecCopy)</td></tr>
<tr><th id="634">634</th><td>        .addImm(-<var>1</var>);</td></tr>
<tr><th id="635">635</th><td>    }</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>    TII-&gt;storeRegToStackSlot(MBB, MBBI, Reg.VGPR, <b>true</b>,</td></tr>
<tr><th id="638">638</th><td>                             Reg.FI.getValue(), &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>,</td></tr>
<tr><th id="639">639</th><td>                             &amp;TII-&gt;getRegisterInfo());</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <b>if</b> (ScratchExecCopy != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="643">643</th><td>    <i>// FIXME: Split block and make terminator.</i></td></tr>
<tr><th id="644">644</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="645">645</th><td>      .addReg(ScratchExecCopy);</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::SIFrameLowering::emitEpilogue' data-ref="_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEpilogue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="128MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="128MF">MF</dfn>,</td></tr>
<tr><th id="650">650</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="129MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="129MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="651">651</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="130FuncInfo" title='FuncInfo' data-type='const llvm::SIMachineFunctionInfo *' data-ref="130FuncInfo">FuncInfo</dfn> = <a class="local col8 ref" href="#128MF" title='MF' data-ref="128MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (<a class="local col0 ref" href="#130FuncInfo" title='FuncInfo' data-ref="130FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="653">653</th><td>    <b>return</b>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="131ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="131ST">ST</dfn> = <a class="local col8 ref" href="#128MF" title='MF' data-ref="128MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="656">656</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="132TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="132TII">TII</dfn> = <a class="local col1 ref" href="#131ST" title='ST' data-ref="131ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="657">657</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="133MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="133MBBI">MBBI</dfn> = <a class="local col9 ref" href="#129MBB" title='MBB' data-ref="129MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="658">658</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="134DL" title='DL' data-type='llvm::DebugLoc' data-ref="134DL">DL</dfn>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135ScratchExecCopy" title='ScratchExecCopy' data-type='unsigned int' data-ref="135ScratchExecCopy">ScratchExecCopy</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="661">661</th><td>  <b>for</b> (<em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a> &amp;<dfn class="local col6 decl" id="136Reg" title='Reg' data-type='const SIMachineFunctionInfo::SGPRSpillVGPRCSR &amp;' data-ref="136Reg">Reg</dfn></td></tr>
<tr><th id="662">662</th><td>         : <a class="local col0 ref" href="#130FuncInfo" title='FuncInfo' data-ref="130FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</a>()) {</td></tr>
<tr><th id="663">663</th><td>    <b>if</b> (!<a class="local col6 ref" href="#136Reg" title='Reg' data-ref="136Reg">Reg</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI">FI</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="664">664</th><td>      <b>continue</b>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>    <b>if</b> (ScratchExecCopy == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="667">667</th><td>      <i>// See emitPrologue</i></td></tr>
<tr><th id="668">668</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::LivePhysRegs&apos;"><dfn class="local col7 decl" id="137LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="137LiveRegs">LiveRegs</dfn></span>(*ST.getRegisterInfo());</td></tr>
<tr><th id="669">669</th><td>      LiveRegs.addLiveIns(MBB);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>      ScratchExecCopy</td></tr>
<tr><th id="672">672</th><td>        = findScratchNonCalleeSaveRegister(MF, LiveRegs,</td></tr>
<tr><th id="673">673</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_OR_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_SAVEEXEC_B64</span>), ScratchExecCopy)</td></tr>
<tr><th id="676">676</th><td>        .addImm(-<var>1</var>);</td></tr>
<tr><th id="677">677</th><td>    }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>    TII-&gt;loadRegFromStackSlot(MBB, MBBI, Reg.VGPR,</td></tr>
<tr><th id="680">680</th><td>                              Reg.FI.getValue(), &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>,</td></tr>
<tr><th id="681">681</th><td>                              &amp;TII-&gt;getRegisterInfo());</td></tr>
<tr><th id="682">682</th><td>  }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (ScratchExecCopy != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="685">685</th><td>    <i>// FIXME: Split block and make terminator.</i></td></tr>
<tr><th id="686">686</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>), AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="687">687</th><td>      .addReg(ScratchExecCopy);</td></tr>
<tr><th id="688">688</th><td>  }</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#128MF" title='MF' data-ref="128MF">MF</a>)) {</td></tr>
<tr><th id="691">691</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="138MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="138MFI">MFI</dfn> = <a class="local col8 ref" href="#128MF" title='MF' data-ref="128MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="692">692</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="139NumBytes" title='NumBytes' data-type='uint32_t' data-ref="139NumBytes">NumBytes</dfn> = <a class="local col8 ref" href="#138MFI" title='MFI' data-ref="138MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="693">693</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="140RoundedSize" title='RoundedSize' data-type='uint32_t' data-ref="140RoundedSize">RoundedSize</dfn> = <a class="local col0 ref" href="#130FuncInfo" title='FuncInfo' data-ref="130FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" title='llvm::SIMachineFunctionInfo::isStackRealigned' data-ref="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv">isStackRealigned</a>() ?</td></tr>
<tr><th id="694">694</th><td>      <a class="local col9 ref" href="#139NumBytes" title='NumBytes' data-ref="139NumBytes">NumBytes</a> + <a class="local col8 ref" href="#138MFI" title='MFI' data-ref="138MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>() : <a class="local col9 ref" href="#139NumBytes" title='NumBytes' data-ref="139NumBytes">NumBytes</a>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="141StackPtrReg" title='StackPtrReg' data-type='const unsigned int' data-ref="141StackPtrReg">StackPtrReg</dfn> = <a class="local col0 ref" href="#130FuncInfo" title='FuncInfo' data-ref="130FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="697">697</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>), StackPtrReg)</td></tr>
<tr><th id="698">698</th><td>      .addReg(StackPtrReg)</td></tr>
<tr><th id="699">699</th><td>      .addImm(RoundedSize * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize())</td></tr>
<tr><th id="700">700</th><td>      .setMIFlag(MachineInstr::FrameDestroy);</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-type='bool allStackObjectsAreDead(const llvm::MachineFrameInfo &amp; MFI)' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="142MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="142MFI">MFI</dfn>) {</td></tr>
<tr><th id="705">705</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="143I" title='I' data-type='int' data-ref="143I">I</dfn> = <a class="local col2 ref" href="#142MFI" title='MFI' data-ref="142MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(), <dfn class="local col4 decl" id="144E" title='E' data-type='int' data-ref="144E">E</dfn> = <a class="local col2 ref" href="#142MFI" title='MFI' data-ref="142MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>();</td></tr>
<tr><th id="706">706</th><td>       <a class="local col3 ref" href="#143I" title='I' data-ref="143I">I</a> != <a class="local col4 ref" href="#144E" title='E' data-ref="144E">E</a>; ++<a class="local col3 ref" href="#143I" title='I' data-ref="143I">I</a>) {</td></tr>
<tr><th id="707">707</th><td>    <b>if</b> (!<a class="local col2 ref" href="#142MFI" title='MFI' data-ref="142MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi" title='llvm::MachineFrameInfo::isDeadObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi">isDeadObjectIndex</a>(<a class="local col3 ref" href="#143I" title='I' data-ref="143I">I</a>))</td></tr>
<tr><th id="708">708</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="712">712</th><td>}</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><em>int</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::SIFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="145MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="145MF">MF</dfn>, <em>int</em> <dfn class="local col6 decl" id="146FI" title='FI' data-type='int' data-ref="146FI">FI</dfn>,</td></tr>
<tr><th id="715">715</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="147FrameReg" title='FrameReg' data-type='unsigned int &amp;' data-ref="147FrameReg">FrameReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="716">716</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="148RI" title='RI' data-type='const llvm::SIRegisterInfo *' data-ref="148RI">RI</dfn> = <a class="local col5 ref" href="#145MF" title='MF' data-ref="145MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <a class="local col7 ref" href="#147FrameReg" title='FrameReg' data-ref="147FrameReg">FrameReg</a> = <a class="local col8 ref" href="#148RI" title='RI' data-ref="148RI">RI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#145MF" title='MF' data-ref="145MF">MF</a>);</td></tr>
<tr><th id="719">719</th><td>  <b>return</b> <a class="local col5 ref" href="#145MF" title='MF' data-ref="145MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#146FI" title='FI' data-ref="146FI">FI</a>);</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE" title='llvm::SIFrameLowering::processFunctionBeforeFrameFinalized' data-ref="_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE">processFunctionBeforeFrameFinalized</dfn>(</td></tr>
<tr><th id="723">723</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="149MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="149MF">MF</dfn>,</td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="150RS" title='RS' data-type='llvm::RegScavenger *' data-ref="150RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="151MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="151MFI">MFI</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <b>if</b> (!<a class="local col1 ref" href="#151MFI" title='MFI' data-ref="151MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>())</td></tr>
<tr><th id="728">728</th><td>    <b>return</b>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="152ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="152ST">ST</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="731">731</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="153TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="153TII">TII</dfn> = <a class="local col2 ref" href="#152ST" title='ST' data-ref="152ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="732">732</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col4 decl" id="154TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="154TRI">TRI</dfn> = <a class="local col3 ref" href="#153TII" title='TII' data-ref="153TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="155FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="155FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="734">734</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156AllSGPRSpilledToVGPRs" title='AllSGPRSpilledToVGPRs' data-type='bool' data-ref="156AllSGPRSpilledToVGPRs">AllSGPRSpilledToVGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="local col4 ref" href="#154TRI" title='TRI' data-ref="154TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</a>() &amp;&amp; <a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv">hasSpilledSGPRs</a>()) {</td></tr>
<tr><th id="737">737</th><td>    <a class="local col6 ref" href="#156AllSGPRSpilledToVGPRs" title='AllSGPRSpilledToVGPRs' data-ref="156AllSGPRSpilledToVGPRs">AllSGPRSpilledToVGPRs</a> = <b>true</b>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    <i>// Process all SGPR spills before frame offsets are finalized. Ideally SGPRs</i></td></tr>
<tr><th id="740">740</th><td><i>    // are spilled to VGPRs, in which case we can eliminate the stack usage.</i></td></tr>
<tr><th id="741">741</th><td><i>    //</i></td></tr>
<tr><th id="742">742</th><td><i>    // XXX - This operates under the assumption that only other SGPR spills are</i></td></tr>
<tr><th id="743">743</th><td><i>    // users of the frame index. I'm not 100% sure this is correct. The</i></td></tr>
<tr><th id="744">744</th><td><i>    // StackColoring pass has a comment saying a future improvement would be to</i></td></tr>
<tr><th id="745">745</th><td><i>    // merging of allocas with spill slots, but for now according to</i></td></tr>
<tr><th id="746">746</th><td><i>    // MachineFrameInfo isSpillSlot can't alias any other object.</i></td></tr>
<tr><th id="747">747</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="157MBB">MBB</dfn> : <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>) {</td></tr>
<tr><th id="748">748</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="158Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="158Next">Next</dfn>;</td></tr>
<tr><th id="749">749</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="159I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="159I">I</dfn> = <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="160E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="160E">E</dfn> = <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#160E" title='E' data-ref="160E">E</a>; <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#158Next" title='Next' data-ref="158Next">Next</a>) {</td></tr>
<tr><th id="750">750</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="161MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>;</td></tr>
<tr><th id="751">751</th><td>        <a class="local col8 ref" href="#158Next" title='Next' data-ref="158Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>        <b>if</b> (<a class="local col3 ref" href="#153TII" title='TII' data-ref="153TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</a>(<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>)) {</td></tr>
<tr><th id="754">754</th><td>          <em>int</em> <dfn class="local col2 decl" id="162FI" title='FI' data-type='int' data-ref="162FI">FI</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr)-&gt;getIndex();</td></tr>
<tr><th id="755">755</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MFI.getStackID(FI) == SIStackID::SGPR_SPILL) ? void (0) : __assert_fail (&quot;MFI.getStackID(FI) == SIStackID::SGPR_SPILL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 755, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151MFI" title='MFI' data-ref="151MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo10getStackIDEi" title='llvm::MachineFrameInfo::getStackID' data-ref="_ZNK4llvm16MachineFrameInfo10getStackIDEi">getStackID</a>(<a class="local col2 ref" href="#162FI" title='FI' data-ref="162FI">FI</a>) == SIStackID::<a class="enum" href="SIDefines.h.html#llvm::SIStackID::StackTypes::SGPR_SPILL" title='llvm::SIStackID::StackTypes::SGPR_SPILL' data-ref="llvm::SIStackID::StackTypes::SGPR_SPILL">SGPR_SPILL</a>);</td></tr>
<tr><th id="756">756</th><td>          <b>if</b> (<a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</a>(<span class='refarg'><a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a></span>, <a class="local col2 ref" href="#162FI" title='FI' data-ref="162FI">FI</a>)) {</td></tr>
<tr><th id="757">757</th><td>            <em>bool</em> <dfn class="local col3 decl" id="163Spilled" title='Spilled' data-type='bool' data-ref="163Spilled">Spilled</dfn> = <a class="local col4 ref" href="#154TRI" title='TRI' data-ref="154TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE">eliminateSGPRToVGPRSpillFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>, <a class="local col2 ref" href="#162FI" title='FI' data-ref="162FI">FI</a>, <a class="local col0 ref" href="#150RS" title='RS' data-ref="150RS">RS</a>);</td></tr>
<tr><th id="758">758</th><td>            (<em>void</em>)<a class="local col3 ref" href="#163Spilled" title='Spilled' data-ref="163Spilled">Spilled</a>;</td></tr>
<tr><th id="759">759</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Spilled &amp;&amp; &quot;failed to spill SGPR to VGPR when allocated&quot;) ? void (0) : __assert_fail (&quot;Spilled &amp;&amp; \&quot;failed to spill SGPR to VGPR when allocated\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 759, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#163Spilled" title='Spilled' data-ref="163Spilled">Spilled</a> &amp;&amp; <q>"failed to spill SGPR to VGPR when allocated"</q>);</td></tr>
<tr><th id="760">760</th><td>          } <b>else</b></td></tr>
<tr><th id="761">761</th><td>            <a class="local col6 ref" href="#156AllSGPRSpilledToVGPRs" title='AllSGPRSpilledToVGPRs' data-ref="156AllSGPRSpilledToVGPRs">AllSGPRSpilledToVGPRs</a> = <b>false</b>;</td></tr>
<tr><th id="762">762</th><td>        }</td></tr>
<tr><th id="763">763</th><td>      }</td></tr>
<tr><th id="764">764</th><td>    }</td></tr>
<tr><th id="765">765</th><td>  }</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeSGPRToVGPRFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE">removeSGPRToVGPRFrameIndices</a>(<span class='refarg'><a class="local col1 ref" href="#151MFI" title='MFI' data-ref="151MFI">MFI</a></span>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i>// FIXME: The other checks should be redundant with allStackObjectsAreDead,</i></td></tr>
<tr><th id="770">770</th><td><i>  // but currently hasNonSpillStackObjects is set only from source</i></td></tr>
<tr><th id="771">771</th><td><i>  // allocas. Stack temps produced from legalization are not counted currently.</i></td></tr>
<tr><th id="772">772</th><td>  <b>if</b> (<a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv" title='llvm::SIMachineFunctionInfo::hasNonSpillStackObjects' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv">hasNonSpillStackObjects</a>() || <a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv">hasSpilledVGPRs</a>() ||</td></tr>
<tr><th id="773">773</th><td>      !<a class="local col6 ref" href="#156AllSGPRSpilledToVGPRs" title='AllSGPRSpilledToVGPRs' data-ref="156AllSGPRSpilledToVGPRs">AllSGPRSpilledToVGPRs</a> || !<a class="tu ref" href="#_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE" title='allStackObjectsAreDead' data-use='c' data-ref="_ZL22allStackObjectsAreDeadRKN4llvm16MachineFrameInfoE">allStackObjectsAreDead</a>(<a class="local col1 ref" href="#151MFI" title='MFI' data-ref="151MFI">MFI</a>)) {</td></tr>
<tr><th id="774">774</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RS &amp;&amp; &quot;RegScavenger required if spilling&quot;) ? void (0) : __assert_fail (&quot;RS &amp;&amp; \&quot;RegScavenger required if spilling\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 774, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#150RS" title='RS' data-ref="150RS">RS</a> &amp;&amp; <q>"RegScavenger required if spilling"</q>);</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (<a class="local col5 ref" href="#155FuncInfo" title='FuncInfo' data-ref="155FuncInfo">FuncInfo</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="777">777</th><td>      <em>int</em> <dfn class="local col4 decl" id="164ScavengeFI" title='ScavengeFI' data-type='int' data-ref="164ScavengeFI">ScavengeFI</dfn> = MFI.CreateFixedObject(</td></tr>
<tr><th id="778">778</th><td>        TRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::SIRegisterInfo&apos;">getSpillSize</span>(AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>), <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="779">779</th><td>      <a class="local col0 ref" href="#150RS" title='RS' data-ref="150RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col4 ref" href="#164ScavengeFI" title='ScavengeFI' data-ref="164ScavengeFI">ScavengeFI</a>);</td></tr>
<tr><th id="780">780</th><td>    } <b>else</b> {</td></tr>
<tr><th id="781">781</th><td>      <em>int</em> <dfn class="local col5 decl" id="165ScavengeFI" title='ScavengeFI' data-type='int' data-ref="165ScavengeFI">ScavengeFI</dfn> = MFI.CreateStackObject(</td></tr>
<tr><th id="782">782</th><td>        TRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::SIRegisterInfo&apos;">getSpillSize</span>(AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>),</td></tr>
<tr><th id="783">783</th><td>        TRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::SIRegisterInfo&apos;">getSpillAlignment</span>(AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>),</td></tr>
<tr><th id="784">784</th><td>        <b>false</b>);</td></tr>
<tr><th id="785">785</th><td>      <a class="local col0 ref" href="#150RS" title='RS' data-ref="150RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col5 ref" href="#165ScavengeFI" title='ScavengeFI' data-ref="165ScavengeFI">ScavengeFI</a>);</td></tr>
<tr><th id="786">786</th><td>    }</td></tr>
<tr><th id="787">787</th><td>  }</td></tr>
<tr><th id="788">788</th><td>}</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><em>void</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::SIFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="166MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="166MF">MF</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="167SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="167SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="791">791</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col8 decl" id="168RS" title='RS' data-type='llvm::RegScavenger *' data-ref="168RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="792">792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col6 ref" href="#166MF" title='MF' data-ref="166MF">MF</a></span>, <span class='refarg'><a class="local col7 ref" href="#167SavedRegs" title='SavedRegs' data-ref="167SavedRegs">SavedRegs</a></span>, <a class="local col8 ref" href="#168RS" title='RS' data-ref="168RS">RS</a>);</td></tr>
<tr><th id="793">793</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="169MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="169MFI">MFI</dfn> = <a class="local col6 ref" href="#166MF" title='MF' data-ref="166MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i>// The SP is specifically managed and we don't want extra spills of it.</i></td></tr>
<tr><th id="796">796</th><td>  <a class="local col7 ref" href="#167SavedRegs" title='SavedRegs' data-ref="167SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col9 ref" href="#169MFI" title='MFI' data-ref="169MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>());</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIFrameLowering::eliminateCallFramePseudoInstr' data-ref="_ZNK4llvm15SIFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">eliminateCallFramePseudoInstr</dfn>(</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="170MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="170MF">MF</dfn>,</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="171MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="171MBB">MBB</dfn>,</td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="172I" title='I' data-type='MachineBasicBlock::iterator' data-ref="172I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="803">803</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="173Amount" title='Amount' data-type='int64_t' data-ref="173Amount">Amount</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (<a class="local col3 ref" href="#173Amount" title='Amount' data-ref="173Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="805">805</th><td>    <b>return</b> <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="174ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="174ST">ST</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="175TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="175TII">TII</dfn> = <a class="local col4 ref" href="#174ST" title='ST' data-ref="174ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="809">809</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="176DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="176DL">DL</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="810">810</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Opc" title='Opc' data-type='unsigned int' data-ref="177Opc">Opc</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="811">811</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178IsDestroy" title='IsDestroy' data-type='bool' data-ref="178IsDestroy">IsDestroy</dfn> = Opc == TII-&gt;<span class='error' title="no member named &apos;getCallFrameDestroyOpcode&apos; in &apos;llvm::SIInstrInfo&apos;">getCallFrameDestroyOpcode</span>();</td></tr>
<tr><th id="812">812</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="179CalleePopAmount" title='CalleePopAmount' data-type='uint64_t' data-ref="179CalleePopAmount">CalleePopAmount</dfn> = <a class="local col8 ref" href="#178IsDestroy" title='IsDestroy' data-ref="178IsDestroy">IsDestroy</a> ? <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>;</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col0 decl" id="180TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="180TFI">TFI</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (!<a class="local col0 ref" href="#180TFI" title='TFI' data-ref="180TFI">TFI</a>-&gt;<a class="virtual member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::TargetFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm19TargetFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF">MF</a>)) {</td></tr>
<tr><th id="816">816</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="181Align" title='Align' data-type='unsigned int' data-ref="181Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>    <a class="local col3 ref" href="#173Amount" title='Amount' data-ref="173Amount">Amount</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col3 ref" href="#173Amount" title='Amount' data-ref="173Amount">Amount</a>, <a class="local col1 ref" href="#181Align" title='Align' data-ref="181Align">Align</a>);</td></tr>
<tr><th id="819">819</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isUInt&lt;32&gt;(Amount) &amp;&amp; &quot;exceeded stack address space size&quot;) ? void (0) : __assert_fail (&quot;isUInt&lt;32&gt;(Amount) &amp;&amp; \&quot;exceeded stack address space size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 819, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col3 ref" href="#173Amount" title='Amount' data-ref="173Amount">Amount</a>) &amp;&amp; <q>"exceeded stack address space size"</q>);</td></tr>
<tr><th id="820">820</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="182MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="182MFI">MFI</dfn> = <a class="local col0 ref" href="#170MF" title='MF' data-ref="170MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="821">821</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="183SPReg" title='SPReg' data-type='unsigned int' data-ref="183SPReg">SPReg</dfn> = <a class="local col2 ref" href="#182MFI" title='MFI' data-ref="182MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="184Op" title='Op' data-type='unsigned int' data-ref="184Op">Op</dfn> = IsDestroy ? AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span> : AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>;</td></tr>
<tr><th id="824">824</th><td>    BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Op), SPReg)</td></tr>
<tr><th id="825">825</th><td>      .addReg(SPReg)</td></tr>
<tr><th id="826">826</th><td>      .addImm(Amount * <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize());</td></tr>
<tr><th id="827">827</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#179CalleePopAmount" title='CalleePopAmount' data-ref="179CalleePopAmount">CalleePopAmount</a> != <var>0</var>) {</td></tr>
<tr><th id="828">828</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;is this used?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp&quot;, 828)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"is this used?"</q>);</td></tr>
<tr><th id="829">829</th><td>  }</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <b>return</b> <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>);</td></tr>
<tr><th id="832">832</th><td>}</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><em>bool</em> <a class="type" href="SIFrameLowering.h.html#llvm::SIFrameLowering" title='llvm::SIFrameLowering' data-ref="llvm::SIFrameLowering">SIFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SIFrameLowering::hasFP' data-ref="_ZNK4llvm15SIFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="185MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="185MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="835">835</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="186MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="186MFI">MFI</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="836">836</th><td>  <b>if</b> (<a class="local col6 ref" href="#186MFI" title='MFI' data-ref="186MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>()) {</td></tr>
<tr><th id="837">837</th><td>    <i>// All offsets are unsigned, so need to be addressed in the same direction</i></td></tr>
<tr><th id="838">838</th><td><i>    // as stack growth.</i></td></tr>
<tr><th id="839">839</th><td>    <b>if</b> (<a class="local col6 ref" href="#186MFI" title='MFI' data-ref="186MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() != <var>0</var>)</td></tr>
<tr><th id="840">840</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <i>// For the entry point, the input wave scratch offset must be copied to the</i></td></tr>
<tr><th id="843">843</th><td><i>    // API SP if there are calls.</i></td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="845">845</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <i>// Retain behavior of always omitting the FP for leaf functions when</i></td></tr>
<tr><th id="848">848</th><td><i>    // possible.</i></td></tr>
<tr><th id="849">849</th><td>    <b>if</b> (<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>))</td></tr>
<tr><th id="850">850</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>return</b> MFI.hasVarSizedObjects() || MFI.isFrameAddressTaken() ||</td></tr>
<tr><th id="854">854</th><td>    MFI.hasStackMap() || MFI.hasPatchPoint() ||</td></tr>
<tr><th id="855">855</th><td>    MF.getSubtarget&lt;GCNSubtarget&gt;().getRegisterInfo()-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::SIRegisterInfo&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="856">856</th><td>}</td></tr>
<tr><th id="857">857</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
