<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.04.30.13:27:41"
 outputDirectory="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC7C7F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Example3:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC7C7F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8_H7,AUTO_GENERATION_ID=1651321656,AUTO_UNIQUE_ID=(axi4Slave:1.0:)(axiMaster:1.0:)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="Example3"
   kind="Example3"
   version="1.0"
   name="Example3">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1651321656" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/Example3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/axiSlave_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/axiMaster_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/Example3_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axi4Slave_hw.tcl" />
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axiMaster_hw.tcl" />
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Example3">queue size: 0 starting:Example3 "Example3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces axiMaster_0.altera_axi4_master and axiMaster_0_altera_axi4_master_translator.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces axiMaster_0_altera_axi4_master_translator.m0 and axi4Slave_0_altera_axi4_slave_translator.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces axi4Slave_0_altera_axi4_slave_translator.m0 and axi4Slave_0.altera_axi4_slave</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="Example3"><![CDATA["<b>Example3</b>" reuses <b>axi4Slave</b> "<b>submodules/axiSlave_synth</b>"]]></message>
   <message level="Debug" culprit="Example3"><![CDATA["<b>Example3</b>" reuses <b>axiMaster</b> "<b>submodules/axiMaster_synth</b>"]]></message>
   <message level="Debug" culprit="Example3"><![CDATA["<b>Example3</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Example3_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Example3"><![CDATA["<b>Example3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 3 starting:axi4Slave "submodules/axiSlave_synth"</message>
   <message level="Info" culprit="axi4Slave_0"><![CDATA["<b>Example3</b>" instantiated <b>axi4Slave</b> "<b>axi4Slave_0</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 2 starting:axiMaster "submodules/axiMaster_synth"</message>
   <message level="Info" culprit="axiMaster_0"><![CDATA["<b>Example3</b>" instantiated <b>axiMaster</b> "<b>axiMaster_0</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 1 starting:altera_mm_interconnect "submodules/Example3_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Example3</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 1 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axiMaster_0_altera_axi4_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axiMaster_0_altera_axi4_master_translator</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Example3</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="axi4Slave:1.0:"
   instancePathKey="Example3:.:axi4Slave_0"
   kind="axi4Slave"
   version="1.0"
   name="axiSlave_synth">
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/axiSlave_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axi4Slave_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Example3" as="axi4Slave_0" />
  <messages>
   <message level="Debug" culprit="Example3">queue size: 3 starting:axi4Slave "submodules/axiSlave_synth"</message>
   <message level="Info" culprit="axi4Slave_0"><![CDATA["<b>Example3</b>" instantiated <b>axi4Slave</b> "<b>axi4Slave_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="axiMaster:1.0:"
   instancePathKey="Example3:.:axiMaster_0"
   kind="axiMaster"
   version="1.0"
   name="axiMaster_synth">
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/axiMaster_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axiMaster_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Example3" as="axiMaster_0" />
  <messages>
   <message level="Debug" culprit="Example3">queue size: 2 starting:axiMaster "submodules/axiMaster_synth"</message>
   <message level="Info" culprit="axiMaster_0"><![CDATA["<b>Example3</b>" instantiated <b>axiMaster</b> "<b>axiMaster_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=5CGXFC7C7F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {axiMaster_0_altera_axi4_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_ID_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {DATA_WIDTH} {128};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_ADDR_WIDTH} {14};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_ADDR_WIDTH} {14};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {axi4Slave_0_altera_axi4_slave_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_ID_WIDTH} {2};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {DATA_WIDTH} {128};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_ADDR_WIDTH} {14};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_ADDR_WIDTH} {14};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {axiMaster_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {axiMaster_0_altera_axi4_master_translator.m0} {axi4Slave_0_altera_axi4_slave_translator.s0} {avalon};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {defaultConnection} {false};add_connection {axiMaster_0_reset_sink_reset_bridge.out_reset} {axiMaster_0_altera_axi4_master_translator.clk_reset} {reset};add_connection {axiMaster_0_reset_sink_reset_bridge.out_reset} {axi4Slave_0_altera_axi4_slave_translator.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {axiMaster_0_altera_axi4_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi4Slave_0_altera_axi4_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axiMaster_0_reset_sink_reset_bridge.clk} {clock};add_interface {axi4Slave_0_altera_axi4_slave} {axi4} {master};set_interface_property {axi4Slave_0_altera_axi4_slave} {EXPORT_OF} {axi4Slave_0_altera_axi4_slave_translator.m0};add_interface {axiMaster_0_altera_axi4_master} {axi4} {slave};set_interface_property {axiMaster_0_altera_axi4_master} {EXPORT_OF} {axiMaster_0_altera_axi4_master_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axiMaster_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {axiMaster_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {axiMaster_0_reset_sink_reset_bridge.in_reset};set_module_assignment {interconnect_id.axi4Slave_0.altera_axi4_slave} {0};set_module_assignment {interconnect_id.axiMaster_0.altera_axi4_master} {0};(altera_merlin_axi_translator:21.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=1,DATA_WIDTH=128,M0_ADDR_WIDTH=14,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=1,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=1,S0_ADDR_WIDTH=14,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=1)(altera_merlin_axi_translator:21.1:COMBINED_ACCEPTANCE_CAPABILITY=1,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=128,M0_ADDR_WIDTH=14,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=2,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=1,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=16,S0_ADDR_WIDTH=14,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=0,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=0,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WLAST=1,USE_M0_WUSER=0,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=1,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=1,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=1,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=1,USE_S0_WSTRB=1,USE_S0_WUSER=1,WRITE_ACCEPTANCE_CAPABILITY=1,WRITE_ISSUING_CAPABILITY=16)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="Example3:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="21.1"
   name="Example3_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {axiMaster_0_altera_axi4_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_ID_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {DATA_WIDTH} {128};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_ADDR_WIDTH} {14};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_ADDR_WIDTH} {14};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axiMaster_0_altera_axi4_master_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {axi4Slave_0_altera_axi4_slave_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_ID_WIDTH} {2};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {DATA_WIDTH} {128};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_ADDR_WIDTH} {14};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_ADDR_WIDTH} {14};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi4Slave_0_altera_axi4_slave_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {axiMaster_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axiMaster_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {axiMaster_0_altera_axi4_master_translator.m0} {axi4Slave_0_altera_axi4_slave_translator.s0} {avalon};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {axiMaster_0_altera_axi4_master_translator.m0/axi4Slave_0_altera_axi4_slave_translator.s0} {defaultConnection} {false};add_connection {axiMaster_0_reset_sink_reset_bridge.out_reset} {axiMaster_0_altera_axi4_master_translator.clk_reset} {reset};add_connection {axiMaster_0_reset_sink_reset_bridge.out_reset} {axi4Slave_0_altera_axi4_slave_translator.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {axiMaster_0_altera_axi4_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi4Slave_0_altera_axi4_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axiMaster_0_reset_sink_reset_bridge.clk} {clock};add_interface {axi4Slave_0_altera_axi4_slave} {axi4} {master};set_interface_property {axi4Slave_0_altera_axi4_slave} {EXPORT_OF} {axi4Slave_0_altera_axi4_slave_translator.m0};add_interface {axiMaster_0_altera_axi4_master} {axi4} {slave};set_interface_property {axiMaster_0_altera_axi4_master} {EXPORT_OF} {axiMaster_0_altera_axi4_master_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axiMaster_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {axiMaster_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {axiMaster_0_reset_sink_reset_bridge.in_reset};set_module_assignment {interconnect_id.axi4Slave_0.altera_axi4_slave} {0};set_module_assignment {interconnect_id.axiMaster_0.altera_axi4_master} {0};" />
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/Example3_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Example3" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Example3">queue size: 1 starting:altera_mm_interconnect "submodules/Example3_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Example3</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Example3">queue size: 1 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axiMaster_0_altera_axi4_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axiMaster_0_altera_axi4_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:21.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Example3:.:rst_controller"
   kind="altera_reset_controller"
   version="21.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Example3" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Example3">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Example3</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_translator:21.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=1,DATA_WIDTH=128,M0_ADDR_WIDTH=14,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=1,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=1,S0_ADDR_WIDTH=14,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=1"
   instancePathKey="Example3:.:mm_interconnect_0:.:axiMaster_0_altera_axi4_master_translator"
   kind="altera_merlin_axi_translator"
   version="21.1"
   name="altera_merlin_axi_translator">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programs/quartus/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Example3_mm_interconnect_0"
     as="axiMaster_0_altera_axi4_master_translator,axi4Slave_0_altera_axi4_slave_translator" />
  <messages>
   <message level="Debug" culprit="Example3">queue size: 1 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axiMaster_0_altera_axi4_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axiMaster_0_altera_axi4_master_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
