Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 22:37:58 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: stage_one/decimate_8bits/valid_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.351        0.000                      0                  168        0.117        0.000                      0                  168        2.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
gclk                      {0.000 4.000}      10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}      10.173          98.298          
  clkfbout_audio_clk_wiz  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out_audio_clk_wiz         1.351        0.000                      0                  168        0.117        0.000                      0                  168        4.587        0.000                       0                    84  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 stage_one/eight_bits_fir/delay_buffer_reg[23][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            stage_one/eight_bits_fir/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 3.941ns (45.088%)  route 4.800ns (54.912%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.656 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  macw/clkout1_buf/O
                         net (fo=82, routed)          1.608    -0.921    stage_one/eight_bits_fir/clk_out
    SLICE_X2Y73          FDRE                                         r  stage_one/eight_bits_fir/delay_buffer_reg[23][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478    -0.443 r  stage_one/eight_bits_fir/delay_buffer_reg[23][7]/Q
                         net (fo=2, routed)           1.166     0.723    stage_one/eight_bits_fir/delay_buffer_reg[23][7]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.296     1.019 r  stage_one/eight_bits_fir/accumulator1_carry_i_20/O
                         net (fo=1, routed)           0.000     1.019    stage_one/eight_bits_fir/accumulator1_carry_i_20_n_0
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I1_O)      0.214     1.233 r  stage_one/eight_bits_fir/accumulator1_carry_i_14/O
                         net (fo=1, routed)           0.709     1.943    stage_one/eight_bits_fir/accumulator1_carry_i_14_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.297     2.240 r  stage_one/eight_bits_fir/accumulator1_carry_i_9/O
                         net (fo=32, routed)          0.665     2.905    stage_one/eight_bits_fir/delay_buffer__1[5]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.029 r  stage_one/eight_bits_fir/accumulator1_carry_i_4/O
                         net (fo=1, routed)           0.544     3.573    stage_one/eight_bits_fir/accumulator1_carry_i_4_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.152 r  stage_one/eight_bits_fir/accumulator1_carry/O[2]
                         net (fo=3, routed)           0.559     4.711    stage_one/eight_bits_fir/accumulator1_carry_n_5
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.301     5.012 r  stage_one/eight_bits_fir/accumulator1__36_carry_i_3/O
                         net (fo=1, routed)           0.552     5.564    stage_one/eight_bits_fir/accumulator1__36_carry_i_3_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.174 r  stage_one/eight_bits_fir/accumulator1__36_carry/O[3]
                         net (fo=2, routed)           0.604     6.778    stage_one/eight_bits_fir/accumulator1[11]
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.307     7.085 r  stage_one/eight_bits_fir/accumulator[8]_i_2/O
                         net (fo=1, routed)           0.000     7.085    stage_one/eight_bits_fir/accumulator[8]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  stage_one/eight_bits_fir/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    stage_one/eight_bits_fir/accumulator_reg[8]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  stage_one/eight_bits_fir/accumulator_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.820    stage_one/eight_bits_fir/accumulator_reg[12]_i_1_n_6
    SLICE_X3Y76          FDRE                                         r  stage_one/eight_bits_fir/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.705    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.484 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     7.071    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.162 r  macw/clkout1_buf/O
                         net (fo=82, routed)          1.494     8.656    stage_one/eight_bits_fir/clk_out
    SLICE_X3Y76          FDRE                                         r  stage_one/eight_bits_fir/accumulator_reg[13]/C
                         clock pessimism              0.561     9.216    
                         clock uncertainty           -0.107     9.109    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.062     9.171    stage_one/eight_bits_fir/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  1.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 stage_one/eight_bits_fir/delay_buffer_reg[20][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            stage_one/eight_bits_fir/delay_buffer_reg[21][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  macw/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.618    stage_one/eight_bits_fir/clk_out
    SLICE_X3Y73          FDRE                                         r  stage_one/eight_bits_fir/delay_buffer_reg[20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  stage_one/eight_bits_fir/delay_buffer_reg[20][6]/Q
                         net (fo=2, routed)           0.065    -0.412    stage_one/eight_bits_fir/delay_buffer_reg[20][6]
    SLICE_X2Y73          FDRE                                         r  stage_one/eight_bits_fir/delay_buffer_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  macw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  macw/clkout1_buf/O
                         net (fo=82, routed)          0.848    -0.858    stage_one/eight_bits_fir/clk_out
    SLICE_X2Y73          FDRE                                         r  stage_one/eight_bits_fir/delay_buffer_reg[21][7]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.076    -0.529    stage_one/eight_bits_fir/delay_buffer_reg[21][7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.173      8.018      BUFGCTRL_X0Y0    macw/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187    MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X4Y77      fixed_point_8bits_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X4Y77      fixed_point_8bits_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKFBIN



