Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 29 15:46:12 2025
| Host         : DESKTOP-OIK79P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_wrapper_timing_summary_routed.rpt -rpx bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1671 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3841 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                  352        0.122        0.000                      0                  352        0.264        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk                    {0.000 4.000}        8.000           125.000         
  clk_out1_bd_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_bd_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_bd_clk_wiz_0_0        1.162        0.000                      0                  349        0.122        0.000                      0                  349        0.264        0.000                       0                   166  
  clkfbout_bd_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_bd_clk_wiz_0_0  clk_out1_bd_clk_wiz_0_0        3.195        0.000                      0                    3        0.435        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_clk_wiz_0_0
  To Clock:  clk_out1_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.199ns (33.467%)  route 2.384ns (66.533%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.493     2.724    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.683     3.514    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y88        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.607     4.121    
                         clock uncertainty           -0.065     4.056    
    SLICE_X112Y88        FDRE (Setup_fdre_C_CE)      -0.169     3.887    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.887    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.199ns (33.467%)  route 2.384ns (66.533%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.493     2.724    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.683     3.514    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y88        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.607     4.121    
                         clock uncertainty           -0.065     4.056    
    SLICE_X112Y88        FDRE (Setup_fdre_C_CE)      -0.169     3.887    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.887    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.199ns (34.920%)  route 2.235ns (65.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 3.515 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y84        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.419    -0.439 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.846     0.407    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X109Y87        LUT3 (Prop_lut3_I1_O)        0.324     0.731 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_7/O
                         net (fo=3, routed)           0.532     1.263    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y88        LUT6 (Prop_lut6_I3_O)        0.332     1.595 f  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.513     2.108    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I5_O)        0.124     2.232 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.344     2.575    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.684     3.515    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.607     4.122    
                         clock uncertainty           -0.065     4.057    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.205     3.852    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.979%)  route 2.499ns (78.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 3.503 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y64        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.273     0.871    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X107Y64        LUT6 (Prop_lut6_I0_O)        0.124     0.995 f  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=2, routed)           0.558     1.552    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_4
    SLICE_X107Y67        LUT4 (Prop_lut4_I3_O)        0.124     1.676 r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     2.345    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X106Y69        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     3.503    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.608     4.111    
                         clock uncertainty           -0.065     4.046    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     3.841    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.704ns (21.979%)  route 2.499ns (78.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 3.503 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.858    -0.858    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y64        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.273     0.871    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X107Y64        LUT6 (Prop_lut6_I0_O)        0.124     0.995 f  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=2, routed)           0.558     1.552    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_4
    SLICE_X107Y67        LUT4 (Prop_lut4_I3_O)        0.124     1.676 r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     2.345    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X106Y69        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     3.503    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.608     4.111    
                         clock uncertainty           -0.065     4.046    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     3.841    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  1.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.602    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y68        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.406    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y68        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.841    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y68        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X111Y68        FDPE (Hold_fdpe_C_D)         0.075    -0.527    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625    -0.606    bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.410    bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.847    bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X107Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.531    bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.630    -0.601    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y67        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.405    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y67        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900    -0.840    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y67        FDPE                                         r  bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X111Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.526    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.600    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y83        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y83        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.901    -0.839    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y83        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.060    -0.540    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.605    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.386    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.844    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060    -0.545    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.605    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.441 r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.386    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.845    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.545    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.608    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.460 r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.401    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.098    -0.303 r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.848    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.120    -0.488    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.608    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.123    -0.344    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.848    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.535    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.620%)  route 0.161ns (46.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.634    -0.597    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.161    -0.296    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][1]
    SLICE_X108Y89        LUT5 (Prop_lut5_I2_O)        0.045    -0.251 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.251    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_10
    SLICE_X108Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.903    -0.837    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X108Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.120    -0.442    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.222ns (64.345%)  route 0.123ns (35.655%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.634    -0.597    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.123    -0.333    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[0]
    SLICE_X112Y89        MUXF8 (Prop_muxf8_S_O)       0.081    -0.252 r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.906    -0.834    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X112Y89        FDRE                                         r  bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134    -0.447    bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y62    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X111Y62    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X111Y68    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X111Y68    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y61    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y62    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y66    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y63    bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y69    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y69    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y69    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y65    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y65    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y65    bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_clk_wiz_0_0
  To Clock:  clkfbout_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_clk_wiz_0_0
  To Clock:  clk_out1_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.478ns (40.499%)  route 0.702ns (59.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 3.500 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -0.865    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -0.387 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.702     0.315    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     3.500    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.607     4.107    
                         clock uncertainty           -0.065     4.042    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532     3.510    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.478ns (40.499%)  route 0.702ns (59.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 3.500 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -0.865    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -0.387 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.702     0.315    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     3.500    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.607     4.107    
                         clock uncertainty           -0.065     4.042    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.490     3.552    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.552    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 3.502 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -0.868    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -0.390 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484     0.094    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y76        FDCE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     3.502    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.607     4.109    
                         clock uncertainty           -0.065     4.044    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.490     3.554    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          3.554    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  3.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.605    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.457 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.279    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y76        FDCE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.847    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.594    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.714    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.148ns (32.016%)  route 0.314ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.605    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.457 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.314    -0.143    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.848    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.719    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.148ns (32.016%)  route 0.314ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.605    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y78        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.457 f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.314    -0.143    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    bd_i/clk_wiz_0/inst/clk_in1_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.848    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.719    bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.576    





