$date
	Sun Oct 23 03:17:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#339316
b1 !
1"
#339318
b1 &
b1 %
1$
#339319
0"
#339322
1#
#339326
b0 &
0#
b0 %
0$
#1337730
b10101 &
b10101 %
1$
b10101 !
1"
#1337731
0"
#1337734
b1000000 &
b1000000 %
#1337738
b100000 &
b100000 %
#1337742
b10000 &
b10000 %
#1337746
b1000 &
b1000 %
#1337750
b100 &
b100 %
#1337754
b10 &
b10 %
#1337758
b1 &
1#
b1 %
#1337762
b0 &
b0 %
0#
0$
#2337574
b100 &
b100 %
1$
b100 !
1"
#2337575
0"
#2337578
b10 &
b10 %
#2337582
b1 &
1#
b1 %
#2337586
b0 &
b0 %
0#
0$
#4500012
