{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678665931514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678665931515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 21:05:31 2023 " "Processing started: Sun Mar 12 21:05:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678665931515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665931515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze " "Command: quartus_map --read_settings_files=on --write_settings_files=off GraphMaze -c GraphMaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665931515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678665931865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678665931865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-comportamental " "Found design unit 1: decoder_7seg-comportamental" {  } { { "decoder_7seg.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/decoder_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942115 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/decoder_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_flux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_flux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_flux-behav " "Found design unit 1: data_flux-behav" {  } { { "data_flux.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/data_flux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942116 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_flux " "Found entity 1: data_flux" {  } { { "data_flux.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/data_flux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x20-rom_modelsim " "Found design unit 1: rom_128x20-rom_modelsim" {  } { { "rom_128x20.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/rom_128x20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942117 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x20 " "Found entity 1: rom_128x20" {  } { { "rom_128x20.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/rom_128x20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942118 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmaze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphmaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphmaze-behav " "Found design unit 1: graphmaze-behav" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942118 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphmaze " "Found entity 1: graphmaze" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678665942118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942118 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(42) " "VHDL error at graphmaze.vhd(42): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 42 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(43) " "VHDL error at graphmaze.vhd(43): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 43 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(44) " "VHDL error at graphmaze.vhd(44): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 44 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(45) " "VHDL error at graphmaze.vhd(45): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 45 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "won graphmaze.vhd(46) " "VHDL Interface Declaration error in graphmaze.vhd(46): interface object \"won\" of mode out cannot be read. Change object mode to buffer." {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 46 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(46) " "VHDL error at graphmaze.vhd(46): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 46 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out won graphmaze.vhd(46) " "VHDL error at graphmaze.vhd(46): cannot associate formal port \"won\" of mode \"out\" with an expression" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 46 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "walls graphmaze.vhd(47) " "VHDL Interface Declaration error in graphmaze.vhd(47): interface object \"walls\" of mode out cannot be read. Change object mode to buffer." {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 47 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" graphmaze.vhd(47) " "VHDL error at graphmaze.vhd(47): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 47 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out walls graphmaze.vhd(47) " "VHDL error at graphmaze.vhd(47): cannot associate formal port \"walls\" of mode \"out\" with an expression" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 47 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "current_pos graphmaze.vhd(48) " "VHDL error at graphmaze.vhd(48): object \"current_pos\" is used but not declared" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 48 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out current_pos graphmaze.vhd(48) " "VHDL error at graphmaze.vhd(48): cannot associate formal port \"current_pos\" of mode \"out\" with an expression" {  } { { "graphmaze.vhd" "" { Text "/home/miguel/EDA/Projects/graphmaze/graphmaze.vhd" 48 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1678665942121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678665942230 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 21:05:42 2023 " "Processing ended: Sun Mar 12 21:05:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678665942230 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678665942230 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678665942230 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678665942230 ""}
