0.6
2017.2
Jun 15 2017
18:52:51
E:/Vivado/Projects/lab1/lab1.sim/sim_2/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab1/lab1.srcs/sim_2/new/fulladder_test.sv,1503847457,systemVerilog,,,,fullfadder_test,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab1/lab1.srcs/sources_1/new/fulladder.sv,1503847300,systemVerilog,,,,fulladder,,xil_defaultlib,,,,,,
