#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 22 06:04:52 2021
# Process ID: 12964
# Current directory: C:/Users/younj/Desktop/dsd_final/build/hw_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6084 C:\Users\younj\Desktop\dsd_final\build\hw_test\hw_test.xpr
# Log file: C:/Users/younj/Desktop/dsd_final/build/hw_test/vivado.log
# Journal file: C:/Users/younj/Desktop/dsd_final/build/hw_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.xpr
INFO: [Project 1-313] Project file moved from '/home/ipa/junseo/TA/2021-2-DSD/ECE-315.A/ECE-315.A-Project/student_version/build/hw_test' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1', nor could it be found using path 'C:/home/ipa/junseo/TA/2021-2-DSD/ECE-315.A/ECE-315.A-Project/student_version/build/hw_test/hw_test.srcs/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_to_apb' is locked:
* IP definition 'AXI APB Bridge (3.0)' for IP 'axi_to_apb' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_crossbar_1' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_crossbar_1' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi4_32_to_axilite' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'axi4_32_to_axilite' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_crossbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_crossbar_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_vdma_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.3)' for IP 'axi_vdma_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_gen' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_gen' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'hw_test.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1133.965 ; gain = 0.000
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property board_part digilentinc.com:arty-a7-100:part0:1.0 [current_project]
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_gen] -log ip_upgrade.log
Upgrading 'clk_gen'
INFO: [IP_Flow 19-3422] Upgraded clk_gen (Clocking Wizard 6.0) from revision 5 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_gen'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_gen] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_gen'...
catch { config_ip_cache -export [get_ips -all clk_gen] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci]
launch_runs clk_gen_synth_1 -jobs 8
[Wed Dec 22 06:08:03 2021] Launched clk_gen_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/clk_gen_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_vdma:6.3 [get_ips  axi_vdma_0] -log ip_upgrade.log
Upgrading 'axi_vdma_0'
INFO: [IP_Flow 19-3422] Upgraded axi_vdma_0 (AXI Video Direct Memory Access 6.3) from revision 9 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_vdma_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_vdma_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_vdma_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_vdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_vdma_0'...
catch { config_ip_cache -export [get_ips -all axi_vdma_0] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci]
launch_runs axi_vdma_0_synth_1 -jobs 8
[Wed Dec 22 06:09:16 2021] Launched axi_vdma_0_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_vdma_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mig_7series:4.2 [get_ips  mig_dram] -log ip_upgrade.log
Upgrading 'mig_dram'
INFO: [IP_Flow 19-3420] Updated mig_dram to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_dram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1320.594 ; gain = 110.051
export_ip_user_files -of_objects [get_ips mig_dram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_dram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_dram'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_dram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_dram'...
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1592.125 ; gain = 266.484
catch { config_ip_cache -export [get_ips -all mig_dram] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci]
launch_runs mig_dram_synth_1 -jobs 8
[Wed Dec 22 06:11:13 2021] Launched mig_dram_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/mig_dram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 [get_ips  axi4_32_to_axilite] -log ip_upgrade.log
Upgrading 'axi4_32_to_axilite'
INFO: [IP_Flow 19-3422] Upgraded axi4_32_to_axilite (AXI Protocol Converter 2.1) from revision 21 to revision 24
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi4_32_to_axilite'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi4_32_to_axilite] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi4_32_to_axilite'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi4_32_to_axilite'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi4_32_to_axilite'...
catch { config_ip_cache -export [get_ips -all axi4_32_to_axilite] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci]
launch_runs axi4_32_to_axilite_synth_1 -jobs 8
[Wed Dec 22 06:12:06 2021] Launched axi4_32_to_axilite_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi4_32_to_axilite_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 [get_ips  axi_to_apb] -log ip_upgrade.log
Upgrading 'axi_to_apb'
INFO: [IP_Flow 19-3422] Upgraded axi_to_apb (AXI APB Bridge 3.0) from revision 16 to revision 17
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_to_apb'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_to_apb] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_to_apb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_to_apb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_to_apb'...
catch { config_ip_cache -export [get_ips -all axi_to_apb] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci]
launch_runs axi_to_apb_synth_1 -jobs 8
[Wed Dec 22 06:13:08 2021] Launched axi_to_apb_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_to_apb_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_0] -log ip_upgrade.log
Upgrading 'axi_crossbar_0'
INFO: [IP_Flow 19-3422] Upgraded axi_crossbar_0 (AXI Crossbar 2.1) from revision 22 to revision 25
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_crossbar_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_0'...
catch { config_ip_cache -export [get_ips -all axi_crossbar_0] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci]
launch_runs axi_crossbar_0_synth_1 -jobs 8
[Wed Dec 22 06:13:54 2021] Launched axi_crossbar_0_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_crossbar_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x1024
set_property -dict [list CONFIG.Component_Name {sram_32x1024} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x1024]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'sram_32x1024' to 'sram_32x1024' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sram_32x1024'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sram_32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sram_32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sram_32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sram_32x1024'...
catch { config_ip_cache -export [get_ips -all sram_32x1024] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
launch_runs sram_32x1024_synth_1 -jobs 8
[Wed Dec 22 06:15:21 2021] Launched sram_32x1024_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x1024_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x2112
set_property -dict [list CONFIG.Component_Name {sram_32x2112} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2112} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x2112]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'sram_32x2112' to 'sram_32x2112' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sram_32x2112'...
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sram_32x2112'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sram_32x2112'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sram_32x2112'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sram_32x2112'...
catch { config_ip_cache -export [get_ips -all sram_32x2112] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
launch_runs sram_32x2112_synth_1 -jobs 8
[Wed Dec 22 06:16:14 2021] Launched sram_32x2112_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x2112_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x2560
set_property -dict [list CONFIG.Component_Name {sram_32x2560} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2560} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x2560]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'sram_32x2560' to 'sram_32x2560' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sram_32x2560'...
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sram_32x2560'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sram_32x2560'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sram_32x2560'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sram_32x2560'...
catch { config_ip_cache -export [get_ips -all sram_32x2560] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
launch_runs sram_32x2560_synth_1 -jobs 8
[Wed Dec 22 06:17:31 2021] Launched sram_32x2560_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x2560_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_1] -log ip_upgrade.log
Upgrading 'axi_crossbar_1'
INFO: [IP_Flow 19-3422] Upgraded axi_crossbar_1 (AXI Crossbar 2.1) from revision 22 to revision 25
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/younj/Desktop/dsd_final/build/hw_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_crossbar_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1'...
catch { config_ip_cache -export [get_ips -all axi_crossbar_1] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci]
launch_runs axi_crossbar_1_synth_1 -jobs 8
[Wed Dec 22 06:18:27 2021] Launched axi_crossbar_1_synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_crossbar_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 06:20:15 2021] Launched mig_dram_synth_1, sram_32x2560_synth_1, axi_crossbar_1_synth_1...
Run output will be captured here:
mig_dram_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/mig_dram_synth_1/runme.log
sram_32x2560_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x2560_synth_1/runme.log
axi_crossbar_1_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_crossbar_1_synth_1/runme.log
[Wed Dec 22 06:20:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 06:23:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 06:31:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.523 ; gain = 2.949
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.953 ; gain = 1752.430
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 06:57:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
[Wed Dec 22 06:57:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 06:58:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
[Wed Dec 22 06:58:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3562.059 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 08:29:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 08:34:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 08:36:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 08:46:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3563.559 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 09:00:25 2021...
