Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 05:43:35 2025
| Host         : LAPTOP-443U93OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file F:/15sorter-1stage/timing_report_pc_sn_15_4_1_stage.txt
| Design       : sorter15_1bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 In[3]
                            (input port)
  Destination:            Out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.556ns  (logic 5.060ns (37.326%)  route 8.496ns (62.674%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  In[3] (IN)
                         net (fo=0)                   0.000     0.000    In[3]
    U13                                                               r  In_IBUF[3]_inst/I
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  In_IBUF[3]_inst/O
                         net (fo=6, routed)           1.741     2.724    In_IBUF[3]
    SLICE_X0Y54                                                       r  Out_OBUF[14]_inst_i_3/I3
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.848 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=8, routed)           1.236     4.084    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X0Y62                                                       r  Out_OBUF[12]_inst_i_7/I2
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.152     4.236 r  Out_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.597     4.833    Out_OBUF[12]_inst_i_7_n_0
    SLICE_X0Y61                                                       r  Out_OBUF[11]_inst_i_4/I0
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.355     5.188 r  Out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.821     6.008    Out_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y62                                                       r  Out_OBUF[11]_inst_i_3/I2
    SLICE_X1Y62          LUT5 (Prop_lut5_I2_O)        0.327     6.335 r  Out_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.975     7.310    Out_OBUF[11]_inst_i_3_n_0
    SLICE_X1Y64                                                       r  Out_OBUF[11]_inst_i_2/I4
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.152     7.462 r  Out_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           1.052     8.514    Out_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[10]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.326     8.840 r  Out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.075    10.916    Out_OBUF[10]
    R17                                                               r  Out_OBUF[10]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.640    13.556 r  Out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.556    Out[10]
    R17                                                               r  Out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[3]
                            (input port)
  Destination:            Out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.432ns  (logic 5.055ns (37.636%)  route 8.377ns (62.364%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  In[3] (IN)
                         net (fo=0)                   0.000     0.000    In[3]
    U13                                                               r  In_IBUF[3]_inst/I
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  In_IBUF[3]_inst/O
                         net (fo=6, routed)           1.741     2.724    In_IBUF[3]
    SLICE_X0Y54                                                       r  Out_OBUF[14]_inst_i_3/I3
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.848 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=8, routed)           1.236     4.084    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X0Y62                                                       r  Out_OBUF[12]_inst_i_7/I2
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.152     4.236 r  Out_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.597     4.833    Out_OBUF[12]_inst_i_7_n_0
    SLICE_X0Y61                                                       r  Out_OBUF[11]_inst_i_4/I0
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.355     5.188 r  Out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.821     6.008    Out_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y62                                                       r  Out_OBUF[11]_inst_i_3/I2
    SLICE_X1Y62          LUT5 (Prop_lut5_I2_O)        0.327     6.335 r  Out_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.975     7.310    Out_OBUF[11]_inst_i_3_n_0
    SLICE_X1Y64                                                       r  Out_OBUF[11]_inst_i_2/I4
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.152     7.462 r  Out_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.912     8.374    Out_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y66                                                       r  Out_OBUF[11]_inst_i_1/I4
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.326     8.700 r  Out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.096    10.796    Out_OBUF[11]
    P17                                                               r  Out_OBUF[11]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.636    13.432 r  Out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.432    Out[11]
    P17                                                               r  Out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[3]
                            (input port)
  Destination:            Out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.018ns  (logic 5.048ns (38.779%)  route 7.970ns (61.221%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  In[3] (IN)
                         net (fo=0)                   0.000     0.000    In[3]
    U13                                                               r  In_IBUF[3]_inst/I
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  In_IBUF[3]_inst/O
                         net (fo=6, routed)           1.741     2.724    In_IBUF[3]
    SLICE_X0Y54                                                       r  Out_OBUF[14]_inst_i_3/I3
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.848 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=8, routed)           1.236     4.084    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X0Y62                                                       r  Out_OBUF[12]_inst_i_7/I2
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.152     4.236 r  Out_OBUF[12]_inst_i_7/O
                         net (fo=2, routed)           0.597     4.833    Out_OBUF[12]_inst_i_7_n_0
    SLICE_X0Y61                                                       r  Out_OBUF[11]_inst_i_4/I0
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.355     5.188 r  Out_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.821     6.008    Out_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y62                                                       r  Out_OBUF[11]_inst_i_3/I2
    SLICE_X1Y62          LUT5 (Prop_lut5_I2_O)        0.327     6.335 r  Out_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.977     7.312    Out_OBUF[11]_inst_i_3_n_0
    SLICE_X1Y64                                                       r  Out_OBUF[10]_inst_i_2/I2
    SLICE_X1Y64          LUT5 (Prop_lut5_I2_O)        0.124     7.436 r  Out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.731     8.167    Out_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[9]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.153     8.320 r  Out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.868    10.188    Out_OBUF[9]
    P15                                                               r  Out_OBUF[9]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.830    13.018 r  Out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.018    Out[9]
    P15                                                               r  Out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            Out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.004ns  (logic 4.352ns (33.464%)  route 8.652ns (66.536%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    U14                                                               r  In_IBUF[6]_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  In_IBUF[6]_inst/O
                         net (fo=6, routed)           1.601     2.583    In_IBUF[6]
    SLICE_X1Y54                                                       r  Out_OBUF[5]_inst_i_7/I0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.124     2.707 r  Out_OBUF[5]_inst_i_7/O
                         net (fo=4, routed)           1.166     3.873    Out_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y60                                                       r  Out_OBUF[10]_inst_i_5/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.124     3.997 r  Out_OBUF[10]_inst_i_5/O
                         net (fo=3, routed)           0.850     4.847    Out_OBUF[10]_inst_i_5_n_0
    SLICE_X2Y61                                                       r  Out_OBUF[9]_inst_i_4/I2
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.124     4.971 r  Out_OBUF[9]_inst_i_4/O
                         net (fo=3, routed)           0.682     5.653    Out_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y61                                                       r  Out_OBUF[8]_inst_i_3/I2
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  Out_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           1.355     7.132    Out_OBUF[8]_inst_i_3_n_0
    SLICE_X1Y65                                                       r  Out_OBUF[8]_inst_i_2/I4
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  Out_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           1.137     8.393    Out_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[8]_inst_i_1/I2
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.124     8.517 r  Out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.379    Out_OBUF[8]
    R15                                                               r  Out_OBUF[8]_inst/I
    R15                  OBUF (Prop_obuf_I_O)         2.625    13.004 r  Out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.004    Out[8]
    R15                                                               r  Out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 4.605ns (35.851%)  route 8.240ns (64.149%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    U14                                                               r  In_IBUF[6]_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  In_IBUF[6]_inst/O
                         net (fo=6, routed)           1.601     2.583    In_IBUF[6]
    SLICE_X1Y54                                                       r  Out_OBUF[5]_inst_i_7/I0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.124     2.707 r  Out_OBUF[5]_inst_i_7/O
                         net (fo=4, routed)           1.166     3.873    Out_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y60                                                       r  Out_OBUF[10]_inst_i_5/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.124     3.997 r  Out_OBUF[10]_inst_i_5/O
                         net (fo=3, routed)           0.850     4.847    Out_OBUF[10]_inst_i_5_n_0
    SLICE_X2Y61                                                       r  Out_OBUF[9]_inst_i_4/I2
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.124     4.971 r  Out_OBUF[9]_inst_i_4/O
                         net (fo=3, routed)           0.682     5.653    Out_OBUF[9]_inst_i_4_n_0
    SLICE_X2Y61                                                       r  Out_OBUF[8]_inst_i_3/I2
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  Out_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           1.355     7.132    Out_OBUF[8]_inst_i_3_n_0
    SLICE_X1Y65                                                       r  Out_OBUF[8]_inst_i_2/I4
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  Out_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.724     7.980    Out_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[7]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.150     8.130 r  Out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.993    Out_OBUF[7]
    T14                                                               r  Out_OBUF[7]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.853    12.846 r  Out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.846    Out[7]
    T14                                                               r  Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[2]
                            (input port)
  Destination:            Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 4.608ns (36.327%)  route 8.078ns (63.673%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  In[2] (IN)
                         net (fo=0)                   0.000     0.000    In[2]
    T9                                                                r  In_IBUF[2]_inst/I
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  In_IBUF[2]_inst/O
                         net (fo=6, routed)           1.706     2.710    In_IBUF[2]
    SLICE_X2Y54                                                       r  Out_OBUF[1]_inst_i_3/I2
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.834 r  Out_OBUF[1]_inst_i_3/O
                         net (fo=8, routed)           1.175     4.009    Out_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[5]_inst_i_4/I4
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  Out_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.892     5.025    Out_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y61                                                       r  Out_OBUF[7]_inst_i_4/I0
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     5.149 r  Out_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.669     5.818    Out_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[7]_inst_i_3/I4
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.124     5.942 r  Out_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.952     6.894    Out_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y64                                                       r  Out_OBUF[5]_inst_i_2/I0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     7.018 r  Out_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.958     7.976    Out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[5]_inst_i_1/I2
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.152     8.128 r  Out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.726     9.854    Out_OBUF[5]
    R16                                                               r  Out_OBUF[5]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.832    12.686 r  Out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.686    Out[5]
    R16                                                               r  Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 4.374ns (35.165%)  route 8.064ns (64.835%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    U14                                                               r  In_IBUF[6]_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  In_IBUF[6]_inst/O
                         net (fo=6, routed)           1.601     2.583    In_IBUF[6]
    SLICE_X1Y54                                                       r  Out_OBUF[5]_inst_i_7/I0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.124     2.707 r  Out_OBUF[5]_inst_i_7/O
                         net (fo=4, routed)           1.166     3.873    Out_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y60                                                       r  Out_OBUF[10]_inst_i_5/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.124     3.997 r  Out_OBUF[10]_inst_i_5/O
                         net (fo=3, routed)           0.850     4.847    Out_OBUF[10]_inst_i_5_n_0
    SLICE_X2Y61                                                       r  Out_OBUF[9]_inst_i_4/I2
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.124     4.971 r  Out_OBUF[9]_inst_i_4/O
                         net (fo=3, routed)           0.812     5.783    Out_OBUF[9]_inst_i_4_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[9]_inst_i_3/I4
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.124     5.907 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=3, routed)           0.972     6.879    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X1Y65                                                       r  Out_OBUF[7]_inst_i_2/I0
    SLICE_X1Y65          LUT5 (Prop_lut5_I0_O)        0.124     7.003 r  Out_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.801     7.804    Out_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[6]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     7.928 r  Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.791    Out_OBUF[6]
    T15                                                               r  Out_OBUF[6]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.647    12.438 r  Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.438    Out[6]
    T15                                                               r  Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[2]
                            (input port)
  Destination:            Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.396ns  (logic 4.373ns (35.277%)  route 8.023ns (64.723%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  In[2] (IN)
                         net (fo=0)                   0.000     0.000    In[2]
    T9                                                                r  In_IBUF[2]_inst/I
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  In_IBUF[2]_inst/O
                         net (fo=6, routed)           1.706     2.710    In_IBUF[2]
    SLICE_X2Y54                                                       r  Out_OBUF[1]_inst_i_3/I2
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.834 r  Out_OBUF[1]_inst_i_3/O
                         net (fo=8, routed)           1.175     4.009    Out_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[5]_inst_i_4/I4
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  Out_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.892     5.025    Out_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y61                                                       r  Out_OBUF[7]_inst_i_4/I0
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     5.149 r  Out_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.669     5.818    Out_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[7]_inst_i_3/I4
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.124     5.942 r  Out_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.952     6.894    Out_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y64                                                       r  Out_OBUF[5]_inst_i_2/I0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     7.018 r  Out_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.958     7.976    Out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y67                                                       r  Out_OBUF[4]_inst_i_1/I0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  Out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.771    Out_OBUF[4]
    T16                                                               r  Out_OBUF[4]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.624    12.396 r  Out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.396    Out[4]
    T16                                                               r  Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[2]
                            (input port)
  Destination:            Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 4.505ns (38.341%)  route 7.245ns (61.659%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  In[2] (IN)
                         net (fo=0)                   0.000     0.000    In[2]
    T9                                                                r  In_IBUF[2]_inst/I
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  In_IBUF[2]_inst/O
                         net (fo=6, routed)           1.706     2.710    In_IBUF[2]
    SLICE_X2Y54                                                       r  Out_OBUF[1]_inst_i_3/I2
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.834 r  Out_OBUF[1]_inst_i_3/O
                         net (fo=8, routed)           1.175     4.009    Out_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[5]_inst_i_4/I4
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  Out_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.026     5.160    Out_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y62                                                       r  Out_OBUF[5]_inst_i_3/I0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     5.284 r  Out_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.819     6.103    Out_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y64                                                       r  Out_OBUF[3]_inst_i_2/I0
    SLICE_X0Y64          LUT3 (Prop_lut3_I0_O)        0.152     6.255 r  Out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.654     6.909    Out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y65                                                       r  Out_OBUF[3]_inst_i_1/I0
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.332     7.241 r  Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.106    Out_OBUF[3]
    V15                                                               r  Out_OBUF[3]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.645    11.751 r  Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.751    Out[3]
    V15                                                               r  Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[2]
                            (input port)
  Destination:            Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 4.501ns (39.224%)  route 6.974ns (60.776%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  In[2] (IN)
                         net (fo=0)                   0.000     0.000    In[2]
    T9                                                                r  In_IBUF[2]_inst/I
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  In_IBUF[2]_inst/O
                         net (fo=6, routed)           1.706     2.710    In_IBUF[2]
    SLICE_X2Y54                                                       r  Out_OBUF[1]_inst_i_3/I2
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.834 r  Out_OBUF[1]_inst_i_3/O
                         net (fo=8, routed)           1.175     4.009    Out_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y61                                                       r  Out_OBUF[5]_inst_i_4/I4
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  Out_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.026     5.160    Out_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y62                                                       r  Out_OBUF[5]_inst_i_3/I0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     5.284 r  Out_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.819     6.103    Out_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y64                                                       r  Out_OBUF[3]_inst_i_2/I0
    SLICE_X0Y64          LUT3 (Prop_lut3_I0_O)        0.152     6.255 r  Out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.438     6.693    Out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y65                                                       r  Out_OBUF[2]_inst_i_1/I0
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.332     7.025 r  Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.835    Out_OBUF[2]
    V16                                                               r  Out_OBUF[2]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.641    11.476 r  Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.476    Out[2]
    V16                                                               r  Out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.424ns (63.726%)  route 0.810ns (36.274%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.492     0.706    In_IBUF[14]
    SLICE_X0Y65                                                       r  Out_OBUF[1]_inst_i_1/I1
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.070    Out_OBUF[1]
    U17                                                               r  Out_OBUF[1]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         1.165     2.234 r  Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.234    Out[1]
    U17                                                               r  Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.418ns (63.006%)  route 0.832ns (36.994%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.481     0.695    In_IBUF[14]
    SLICE_X0Y65                                                       r  Out_OBUF[0]_inst_i_1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.045     0.740 r  Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.091    Out_OBUF[0]
    U18                                                               r  Out_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         1.159     2.250 r  Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.250    Out[0]
    U18                                                               r  Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.400ns (58.580%)  route 0.990ns (41.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.648     0.862    In_IBUF[14]
    SLICE_X0Y67                                                       r  Out_OBUF[4]_inst_i_1/I1
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045     0.907 r  Out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.249    Out_OBUF[4]
    T16                                                               r  Out_OBUF[4]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         1.141     2.390 r  Out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.390    Out[4]
    T16                                                               r  Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[13]
                            (input port)
  Destination:            Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.458ns (60.264%)  route 0.961ns (39.736%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  In[13] (IN)
                         net (fo=0)                   0.000     0.000    In[13]
    V17                                                               r  In_IBUF[13]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  In_IBUF[13]_inst/O
                         net (fo=18, routed)          0.362     0.573    In_IBUF[13]
    SLICE_X1Y64                                                       r  Out_OBUF[2]_inst_i_2/I1
    SLICE_X1Y64          LUT6 (Prop_lut6_I1_O)        0.045     0.618 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.209     0.826    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y65                                                       r  Out_OBUF[2]_inst_i_1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.045     0.871 r  Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.262    Out_OBUF[2]
    V16                                                               r  Out_OBUF[2]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         1.157     2.419 r  Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.419    Out[2]
    V16                                                               r  Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.393ns (57.318%)  route 1.037ns (42.682%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.558     0.772    In_IBUF[14]
    SLICE_X0Y66                                                       r  Out_OBUF[12]_inst_i_1/I4
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.045     0.817 r  Out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.480     1.296    Out_OBUF[12]
    N16                                                               r  Out_OBUF[12]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         1.134     2.430 r  Out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.430    Out[12]
    N16                                                               r  Out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.412ns (57.847%)  route 1.029ns (42.153%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.495     0.709    In_IBUF[14]
    SLICE_X0Y66                                                       r  Out_OBUF[11]_inst_i_1/I3
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045     0.754 r  Out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.288    Out_OBUF[11]
    P17                                                               r  Out_OBUF[11]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         1.152     2.440 r  Out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.440    Out[11]
    P17                                                               r  Out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.420ns (57.939%)  route 1.031ns (42.061%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.615     0.829    In_IBUF[14]
    SLICE_X0Y65                                                       r  Out_OBUF[3]_inst_i_1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.045     0.874 r  Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.290    Out_OBUF[3]
    V15                                                               r  Out_OBUF[3]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         1.161     2.452 r  Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.452    Out[3]
    V15                                                               r  Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.465ns (59.314%)  route 1.005ns (40.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.648     0.862    In_IBUF[14]
    SLICE_X0Y67                                                       r  Out_OBUF[5]_inst_i_1/I1
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.042     0.904 r  Out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.261    Out_OBUF[5]
    R16                                                               r  Out_OBUF[5]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         1.209     2.470 r  Out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.470    Out[5]
    R16                                                               r  Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.391ns (56.283%)  route 1.081ns (43.717%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.554     0.768    In_IBUF[14]
    SLICE_X0Y66                                                       r  Out_OBUF[14]_inst_i_1/I4
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.045     0.813 r  Out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.340    Out_OBUF[14]
    M17                                                               r  Out_OBUF[14]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         1.132     2.472 r  Out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.472    Out[14]
    M17                                                               r  Out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In[14]
                            (input port)
  Destination:            Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.423ns (57.512%)  route 1.051ns (42.488%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  In[14] (IN)
                         net (fo=0)                   0.000     0.000    In[14]
    U16                                                               r  In_IBUF[14]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  In_IBUF[14]_inst/O
                         net (fo=15, routed)          0.637     0.851    In_IBUF[14]
    SLICE_X0Y67                                                       r  Out_OBUF[6]_inst_i_1/I1
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045     0.896 r  Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.310    Out_OBUF[6]
    T15                                                               r  Out_OBUF[6]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         1.164     2.474 r  Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.474    Out[6]
    T15                                                               r  Out[6] (OUT)
  -------------------------------------------------------------------    -------------------





