{
	"DESIGN_NAME": "user_project_wrapper",
	"CLOCK_PORT": "wb_clk_i",
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"SIGNOFF_SDC_FILE": "dir::signoff.sdc",
	"MAGIC_DEF_LABELS": 0,
	"CLOCK_PERIOD": 25,
	"MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"RUN_CVC": 0,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 12.45,
	"FP_PDN_CORE_RING_HOFFSET": 12.45,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"VDD_NETS": [
		"vccd1",
		"vccd2",
		"vdda1",
		"vdda2"
	],
	"GND_NETS": [
		"vssd1",
		"vssd2",
		"vssa1",
		"vssa2"
	],
	"DIE_AREA": "0 0 2920 3520",
	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def"
}
