--------------------------------------------------------------
-- Author: 	D. Guenot & M. Duverney
-- Creation: 	24.03.2017
-- Modification:24.03.2017
--------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity generic_memory is
	generic (
		DATASIZE : integer := 8;	-- default value is 8
		FIFOSIZE : integer := 8;	-- default value is 8
	);
	type memory_type is array (FIFOSIZE-1 downto 0) of std_logic_vector(DATASIZE-1 downto 0);
	port (
		clk_i	: in std_logic;
		wr_i	: in std_logic;
		rd_i	: in std_logic;
		addr_i	: in std_logic_vector(FIFOSIZE-1 downto 0);
		data_i	: in std_logic_vector(DATASIZE-1 downto 0);
		data_o	: in std_logic_vector(DATASIZE-1 downto 0)
	);
end generic_memory;

architecture behavorial of generic_memory is
	process(clk_i)
		signal memory_s : memory_type;
		signal head_addr_s : integer range 0 to FIFOSIZE-1;
	begin
		if rising_edge(clk_i) then
			if (wr_i = '1') then
				memory_s(addr_i) := data_i;
			elsif (rd_i = '1') then
				data_o <= memory(addr_i);
			end if;
		end if;
	end process;
end behavorial;
