--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35283 paths analyzed, 1114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.464ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_43 (SLICE_X7Y16.D1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.A6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.A       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.983   seq_tx_data<14>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.D1       net (fanout=4)        1.660   seq_/alu_/mul_data<11>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.440ns (4.297ns logic, 4.143ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        0.954   seq_tx_data<15>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.D1       net (fanout=4)        1.660   seq_/alu_/mul_data<11>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.411ns (4.297ns logic, 4.114ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X10Y17.B2      net (fanout=18)       1.600   inst_wd<4>
    SLICE_X10Y17.B       Tilo                  0.203   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y3.B12       net (fanout=5)        0.752   seq_tx_data<12>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.D1       net (fanout=4)        1.660   seq_/alu_/mul_data<11>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (4.297ns logic, 4.012ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_11 (SLICE_X6Y16.D1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.A6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.A       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.983   seq_tx_data<14>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y16.D1       net (fanout=4)        1.680   seq_/alu_/mul_data<11>
    SLICE_X6Y16.CLK      Tas                   0.289   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT31
                                                       seq_/rf_/rf_3_11
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (4.264ns logic, 4.163ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        0.954   seq_tx_data<15>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y16.D1       net (fanout=4)        1.680   seq_/alu_/mul_data<11>
    SLICE_X6Y16.CLK      Tas                   0.289   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT31
                                                       seq_/rf_/rf_3_11
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (4.264ns logic, 4.134ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X10Y17.B2      net (fanout=18)       1.600   inst_wd<4>
    SLICE_X10Y17.B       Tilo                  0.203   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y3.B12       net (fanout=5)        0.752   seq_tx_data<12>
    DSP48_X0Y3.M11       Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X6Y16.D1       net (fanout=4)        1.680   seq_/alu_/mul_data<11>
    SLICE_X6Y16.CLK      Tas                   0.289   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT31
                                                       seq_/rf_/rf_3_11
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (4.264ns logic, 4.032ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_41 (SLICE_X7Y16.B1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.A6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.A       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y3.B14       net (fanout=5)        0.983   seq_tx_data<14>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.B1       net (fanout=4)        1.392   seq_/alu_/mul_data<9>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT161
                                                       seq_/rf_/rf_3_41
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (4.297ns logic, 3.875ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B6      net (fanout=18)       1.500   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y3.B15       net (fanout=4)        0.954   seq_tx_data<15>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.B1       net (fanout=4)        1.392   seq_/alu_/mul_data<9>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT161
                                                       seq_/rf_/rf_3_41
    -------------------------------------------------  ---------------------------
    Total                                      8.143ns (4.297ns logic, 3.846ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.369 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   inst_wd<7>
                                                       inst_wd_4
    SLICE_X10Y17.B2      net (fanout=18)       1.600   inst_wd<4>
    SLICE_X10Y17.B       Tilo                  0.203   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y3.B12       net (fanout=5)        0.752   seq_tx_data<12>
    DSP48_X0Y3.M9        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X7Y16.B1       net (fanout=4)        1.392   seq_/alu_/mul_data<9>
    SLICE_X7Y16.CLK      Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT161
                                                       seq_/rf_/rf_3_41
    -------------------------------------------------  ---------------------------
    Total                                      8.041ns (4.297ns logic, 3.744ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_35 (SLICE_X12Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_35 (FF)
  Destination:          seq_/rf_/rf_3_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_35 to seq_/rf_/rf_3_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.DQ      Tcko                  0.200   seq_/rf_/rf_3<35>
                                                       seq_/rf_/rf_3_35
    SLICE_X12Y11.D6      net (fanout=3)        0.022   seq_/rf_/rf_3<35>
    SLICE_X12Y11.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT101
                                                       seq_/rf_/rf_3_35
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/wp_9 (SLICE_X29Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_8 (FF)
  Destination:          uart_top_/tfifo_/wp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_8 to uart_top_/tfifo_/wp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.CQ      Tcko                  0.198   uart_top_/tfifo_/wp<8>
                                                       uart_top_/tfifo_/wp_8
    SLICE_X29Y21.C5      net (fanout=2)        0.059   uart_top_/tfifo_/wp<8>
    SLICE_X29Y21.CLK     Tah         (-Th)    -0.155   uart_top_/tfifo_/wp<8>
                                                       uart_top_/tfifo_/Maccum_wp_xor<9>11
                                                       uart_top_/tfifo_/wp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/rp_7 (SLICE_X28Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_7 (FF)
  Destination:          uart_top_/tfifo_/rp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_7 to uart_top_/tfifo_/rp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.DQ      Tcko                  0.200   uart_top_/tfifo_/rp<7>
                                                       uart_top_/tfifo_/rp_7
    SLICE_X28Y23.D6      net (fanout=3)        0.027   uart_top_/tfifo_/rp<7>
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.190   uart_top_/tfifo_/rp<7>
                                                       uart_top_/tfifo_/Maccum_rp_xor<7>11
                                                       uart_top_/tfifo_/rp_7
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.464|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35283 paths, 0 nets, and 1455 connections

Design statistics:
   Minimum period:   8.464ns{1}   (Maximum frequency: 118.147MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 23 20:33:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



