package mini

import Chisel._

object Control {
  val Y = Bool(true)
  val N = Bool(false)

  // pc_sel
  val PC_4   = UInt(0, 1)
  val PC_ALU = UInt(1, 1)

  // A_sel
  val A_RS1  = UInt(0, 1)
  val A_PC   = UInt(1, 1)
  val A_XXX  = UInt(1, 1)

  // B_sel
  val B_RS2  = UInt(0, 1)
  val B_IMM  = UInt(1, 1)
  val B_XXX  = UInt(1, 1)

  // imm_sel
  val IMM_I  = UInt(0, 3)
  val IMM_S  = UInt(1, 3)
  val IMM_U  = UInt(2, 3)
  val IMM_J  = UInt(3, 3)
  val IMM_B  = UInt(4, 3)
  val IMM_Z  = UInt(5, 3)
  val IMM_X  = UInt(7, 3)

  // br_type
  val BR_LTU = UInt(0, 3)
  val BR_LT  = UInt(1, 3)
  val BR_EQ  = UInt(2, 3)
  val BR_GEU = UInt(4, 3)
  val BR_GE  = UInt(5, 3)
  val BR_NE  = UInt(6, 3)
  val BR_XXX = UInt(7, 3)

  // inst_type
  val I_NEXT = UInt(0, 1)
  val I_KILL = UInt(1, 1)

  // st_type
  val ST_SW  = UInt(0, 2)
  val ST_SH  = UInt(1, 2)
  val ST_SB  = UInt(2, 2)
  val ST_XXX = UInt(3, 2)

  // ld_type
  val LD_LW  = UInt(0, 3)
  val LD_LH  = UInt(1, 3)
  val LD_LB  = UInt(2, 3)
  val LD_LHU = UInt(3, 3)
  val LD_LBU = UInt(4, 3)
  val LD_XXX = UInt(7, 3)

  // wb_sel
  val WB_ALU = UInt(0, 2)
  val WB_MEM = UInt(1, 2)
  val WB_PC4 = UInt(2, 2)
  val WB_CSR = UInt(3, 2)
}

class ControlSignals extends CoreBundle {
  val pc_sel    = UInt(OUTPUT, 1) 
  val inst_re   = Bool(OUTPUT)
  val inst_type = UInt(OUTPUT, 1)
  val A_sel     = UInt(OUTPUT, 1)
  val B_sel     = UInt(OUTPUT, 1)
  val imm_sel   = UInt(OUTPUT, 3)
  val alu_op    = UInt(OUTPUT, 4)
  val br_type   = UInt(OUTPUT, 3)
  val data_re   = Bool(OUTPUT)
  val st_type   = UInt(OUTPUT, 2)
  val ld_type   = UInt(OUTPUT, 3)
  val wb_sel    = UInt(OUTPUT, 2) 
  val wb_en     = Bool(OUTPUT)
  val csr_cmd   = UInt(OUTPUT, 2)
  val xpt       = Bool(OUTPUT)
 
  val inst       = UInt(INPUT, instLen)
  val stall      = Bool(INPUT)
}

class ControlIO extends Bundle {
  val ctrl = new ControlSignals
}

import Instructions._
import ALU._
import Control._

class Control extends Module {
  val io = new ControlIO
  val ctrlSignals = ListLookup(io.ctrl.inst,
    //                                                                kill                     wb_en  illegal?
    //            pc_sel  A_sel   B_sel  imm_sel   alu_op    br_type   | st_type ld_type wb_sel| csr_cmd |
    //              |       |       |     |          |            |    |    |     |       |    |  |      |
             List(PC_4,   A_XXX,  B_XXX, IMM_X, ALU_XXX   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, Y), Array(
    LUI   -> List(PC_4  , A_PC,   B_IMM, IMM_U, ALU_COPY_B, BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    AUIPC -> List(PC_4  , A_PC,   B_IMM, IMM_U, ALU_ADD   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    JAL   -> List(PC_ALU, A_PC,   B_IMM, IMM_J, ALU_ADD   , BR_XXX, Y, ST_XXX, LD_XXX, WB_PC4, Y, CSR.N, N),
    JALR  -> List(PC_ALU, A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, Y, ST_XXX, LD_XXX, WB_PC4, Y, CSR.N, N),
    BEQ   -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_EQ , N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    BNE   -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_NE , N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    BLT   -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_LT , N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    BGE   -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_GE , N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    BLTU  -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_LTU, N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    BGEU  -> List(PC_4  , A_PC,   B_IMM, IMM_B, ALU_ADD   , BR_GEU, N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N),
    LB    -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_LB , WB_MEM, Y, CSR.N, N),
    LH    -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_LH , WB_MEM, Y, CSR.N, N),
    LW    -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_LW , WB_MEM, Y, CSR.N, N),
    LBU   -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_LBU, WB_MEM, Y, CSR.N, N),
    LHU   -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_LHU, WB_MEM, Y, CSR.N, N),
    SB    -> List(PC_4  , A_RS1,  B_IMM, IMM_S, ALU_ADD   , BR_XXX, N, ST_SB , LD_XXX, WB_ALU, N, CSR.N, N),
    SH    -> List(PC_4  , A_RS1,  B_IMM, IMM_S, ALU_ADD   , BR_XXX, N, ST_SH , LD_XXX, WB_ALU, N, CSR.N, N),
    SW    -> List(PC_4  , A_RS1,  B_IMM, IMM_S, ALU_ADD   , BR_XXX, N, ST_SW , LD_XXX, WB_ALU, N, CSR.N, N),
    ADDI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_ADD   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLTI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_SLT   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLTIU -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_SLTU  , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    XORI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_XOR   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    ORI   -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_OR    , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    ANDI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_AND   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLLI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_SLL   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SRLI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_SRL   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SRAI  -> List(PC_4  , A_RS1,  B_IMM, IMM_I, ALU_SRA   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    ADD   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_ADD   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SUB   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SUB   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLL   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SLL   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLT   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SLT   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SLTU  -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SLTU  , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    XOR   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_XOR   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SRL   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SRL   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    SRA   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_SRA   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    OR    -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_OR    , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    AND   -> List(PC_4  , A_RS1,  B_RS2, IMM_X, ALU_AND   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, Y, CSR.N, N),
    CSRRW -> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.W, N),
    CSRRS -> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.S, N),
    CSRRC -> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.C, N),
    CSRRWI-> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.W, N),
    CSRRSI-> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.S, N),
    CSRRCI-> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.C, N),
    CSRRCI-> List(PC_4  , A_RS1,  B_XXX, IMM_Z, ALU_COPY_A, BR_XXX, N, ST_XXX, LD_XXX, WB_CSR, Y, CSR.C, N),
    NOP   -> List(PC_4  , A_XXX,  B_XXX, IMM_X, ALU_XXX   , BR_XXX, N, ST_XXX, LD_XXX, WB_ALU, N, CSR.N, N)
  ))
  val rs1_addr = io.ctrl.inst(19, 15)
  val rs2_addr = io.ctrl.inst(24, 20)
  val st_type  = Reg(io.ctrl.st_type)
  val ld_type  = Reg(ctrlSignals(8))
  val wb_sel   = Reg(ctrlSignals(9))
  val wb_en    = RegInit(Bool(false))
  val xpt      = RegInit(Bool(false))

  // Control signals for Fetch
  io.ctrl.pc_sel    := ctrlSignals(0)
  io.ctrl.inst_re   := !io.ctrl.stall && !io.ctrl.data_re
  io.ctrl.inst_type := Mux(ctrlSignals(8) != LD_XXX || ctrlSignals(6).toBool, I_KILL, I_NEXT)

  // Control signals for Execute
  io.ctrl.A_sel   := ctrlSignals(1)
  io.ctrl.B_sel   := ctrlSignals(2)
  io.ctrl.imm_sel := ctrlSignals(3)
  io.ctrl.alu_op  := ctrlSignals(4)
  io.ctrl.br_type := ctrlSignals(5)
  io.ctrl.st_type := Mux(xpt, ST_XXX, ctrlSignals(7))
  io.ctrl.csr_cmd := Mux(xpt, CSR.N,  ctrlSignals(11))

  when(!io.ctrl.stall) {
    st_type := io.ctrl.st_type
    ld_type := ctrlSignals(8)
    wb_sel  := ctrlSignals(9)
    wb_en   := Mux(xpt, N, ctrlSignals(10).toBool)
    xpt     := ctrlSignals(12).toBool
  }

  // D$ signals
  io.ctrl.data_re := Mux(io.ctrl.stall, io.ctrl.ld_type != LD_XXX, ctrlSignals(8) != LD_XXX)

  // Control signals for Write Back
  io.ctrl.ld_type := ld_type
  io.ctrl.wb_en   := wb_en 
  io.ctrl.wb_sel  := wb_sel

  // Illegal Instuction Excpetion
  io.ctrl.xpt     := xpt
}
