// Seed: 1568358700
module module_0;
  wire id_1;
  module_3(
      id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0();
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1
);
  always @* id_0 = 1;
  assign id_0 = 1;
  assign id_0 = id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
