 
****************************************
Report : qor
Design : FIFO
Version: Q-2019.12-SP5-5
Date   : Mon Jul  4 11:46:28 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.41
  Critical Path Slack:           0.05
  Critical Path Clk Period:      0.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                253
  Buf/Inv Cell Count:              15
  Buf Cell Count:                   0
  Inv Cell Count:                  15
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       175
  Sequential Cell Count:           78
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       86.730000
  Noncombinational Area:   122.303997
  Buf/Inv Area:              2.940000
  Total Buffer Area:             0.00
  Total Inverter Area:           2.94
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               209.033997
  Design Area:             209.033997


  Design Rules
  -----------------------------------
  Total Number of Nets:           265
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.10
  Logic Optimization:                  8.12
  Mapping Optimization:               57.15
  -----------------------------------------
  Overall Compile Time:              505.58
  Overall Compile Wall Clock Time:   518.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
