###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:49:24 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.784
= Slack Time                   -5.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.214 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.987 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.717 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.487 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.267 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.024 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.690 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.558 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.494 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.305 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.572 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.147 | 
     | \tx_core/axi_master /U1036            | D ^ -> Y v            | AOI22X1 | 0.407 | 0.233 |   7.593 |    2.379 | 
     | \tx_core/axi_master /U1038            | A v -> Y ^            | NAND2X1 | 0.139 | 0.190 |   7.783 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [5] ^ |         | 0.139 | 0.001 |   7.784 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.779
= Slack Time                   -5.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.209 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.982 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.712 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.482 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.262 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.019 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.685 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.553 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.489 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.300 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.567 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.152 | 
     | \tx_core/axi_master /U975             | D ^ -> Y v             | AOI22X1 | 0.396 | 0.211 |   7.571 |    2.362 | 
     | \tx_core/axi_master /U977             | A v -> Y ^             | NAND2X1 | 0.155 | 0.206 |   7.778 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [25] ^ |         | 0.155 | 0.001 |   7.779 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.776
= Slack Time                   -5.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.207 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.980 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.710 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.479 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.260 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.017 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.682 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.551 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.486 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.298 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.565 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.154 | 
     | \tx_core/axi_master /U1018            | D ^ -> Y v             | AOI22X1 | 0.413 | 0.249 |   7.610 |    2.403 | 
     | \tx_core/axi_master /U1020            | A v -> Y ^             | NAND2X1 | 0.116 | 0.166 |   7.776 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [11] ^ |         | 0.116 | 0.000 |   7.776 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.768
= Slack Time                   -5.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.198 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.971 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.701 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.470 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.251 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.008 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.674 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.542 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.477 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.289 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.556 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.163 | 
     | \tx_core/axi_master /U981             | D ^ -> Y v             | AOI22X1 | 0.385 | 0.195 |   7.556 |    2.358 | 
     | \tx_core/axi_master /U983             | A v -> Y ^             | NAND2X1 | 0.160 | 0.210 |   7.766 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [23] ^ |         | 0.160 | 0.002 |   7.768 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.763
= Slack Time                   -5.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.193 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.966 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.696 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.466 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.246 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.003 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.669 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.537 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.473 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.284 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.551 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.168 | 
     | \tx_core/axi_master /U978             | D ^ -> Y v             | AOI22X1 | 0.382 | 0.190 |   7.550 |    2.358 | 
     | \tx_core/axi_master /U980             | A v -> Y ^             | NAND2X1 | 0.161 | 0.211 |   7.761 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [24] ^ |         | 0.161 | 0.002 |   7.763 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.761
= Slack Time                   -5.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.191 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.964 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.694 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.463 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.244 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.001 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.667 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.535 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.470 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.282 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.549 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.170 | 
     | \tx_core/axi_master /U1030            | D ^ -> Y v            | AOI22X1 | 0.396 | 0.224 |   7.585 |    2.394 | 
     | \tx_core/axi_master /U1032            | A v -> Y ^            | NAND2X1 | 0.126 | 0.175 |   7.760 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [7] ^ |         | 0.126 | 0.001 |   7.761 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.759
= Slack Time                   -5.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.189 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.962 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.692 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.462 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.242 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.999 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.665 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.533 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.469 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.280 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.547 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.172 | 
     | \tx_core/axi_master /U984             | D ^ -> Y v             | AOI22X1 | 0.384 | 0.194 |   7.555 |    2.366 | 
     | \tx_core/axi_master /U986             | A v -> Y ^             | NAND2X1 | 0.153 | 0.203 |   7.757 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [22] ^ |         | 0.153 | 0.001 |   7.759 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.759
= Slack Time                   -5.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.189 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.962 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.692 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.461 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.242 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.999 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.664 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.533 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.468 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.280 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.547 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.172 | 
     | \tx_core/axi_master /U965             | D ^ -> Y v             | AOI22X1 | 0.390 | 0.211 |   7.571 |    2.383 | 
     | \tx_core/axi_master /U967             | A v -> Y ^             | NAND2X1 | 0.137 | 0.187 |   7.758 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [28] ^ |         | 0.137 | 0.001 |   7.759 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.750
= Slack Time                   -5.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.180 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.954 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.684 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.453 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.234 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.991 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.656 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.525 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.460 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.272 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.538 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.180 | 
     | \tx_core/axi_master /U1005            | D ^ -> Y v             | AOI22X1 | 0.387 | 0.200 |   7.561 |    2.380 | 
     | \tx_core/axi_master /U1007            | A v -> Y ^             | NAND2X1 | 0.140 | 0.189 |   7.750 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [15] ^ |         | 0.140 | 0.001 |   7.750 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.750
= Slack Time                   -5.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.180 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.953 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.683 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.453 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.233 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.990 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.656 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.524 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.460 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.271 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.538 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.181 | 
     | \tx_core/axi_master /U1015            | D ^ -> Y v             | AOI22X1 | 0.396 | 0.221 |   7.581 |    2.401 | 
     | \tx_core/axi_master /U1017            | A v -> Y ^             | NAND2X1 | 0.120 | 0.168 |   7.749 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [12] ^ |         | 0.120 | 0.001 |   7.750 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.749
= Slack Time                   -5.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.179 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.952 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.682 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.452 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.232 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.989 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.655 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.523 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.459 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.270 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.537 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.182 | 
     | \tx_core/axi_master /U1008            | D ^ -> Y v             | AOI22X1 | 0.396 | 0.222 |   7.583 |    2.404 | 
     | \tx_core/axi_master /U1010            | A v -> Y ^             | NAND2X1 | 0.117 | 0.166 |   7.749 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [14] ^ |         | 0.117 | 0.000 |   7.749 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.748
= Slack Time                   -5.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.178 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.951 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.681 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.451 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.231 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.988 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.654 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.522 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.458 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.269 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.536 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.183 | 
     | \tx_core/axi_master /U968             | D ^ -> Y v             | AOI22X1 | 0.388 | 0.208 |   7.568 |    2.390 | 
     | \tx_core/axi_master /U970             | A v -> Y ^             | NAND2X1 | 0.130 | 0.179 |   7.747 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [27] ^ |         | 0.130 | 0.001 |   7.748 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.743
= Slack Time                   -5.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.173 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.946 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.676 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.446 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.227 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.983 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.649 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.518 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.453 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.264 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.531 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.187 | 
     | \tx_core/axi_master /U1024            | D ^ -> Y v            | AOI22X1 | 0.387 | 0.205 |   7.566 |    2.393 | 
     | \tx_core/axi_master /U1026            | A v -> Y ^            | NAND2X1 | 0.128 | 0.177 |   7.743 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [9] ^ |         | 0.128 | 0.001 |   7.743 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.737
= Slack Time                   -5.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.167 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.941 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.671 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.440 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.221 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.977 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.643 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.512 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.447 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.258 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.525 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.193 | 
     | \tx_core/axi_master /U1011            | D ^ -> Y v             | AOI22X1 | 0.383 | 0.199 |   7.560 |    2.393 | 
     | \tx_core/axi_master /U1013            | A v -> Y ^             | NAND2X1 | 0.129 | 0.177 |   7.737 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [13] ^ |         | 0.129 | 0.001 |   7.737 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.737
= Slack Time                   -5.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.167 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.940 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.670 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.440 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.221 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.977 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.643 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.512 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.447 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.258 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.525 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.193 | 
     | \tx_core/axi_master /U1027            | D ^ -> Y v            | AOI22X1 | 0.392 | 0.216 |   7.577 |    2.409 | 
     | \tx_core/axi_master /U1029            | A v -> Y ^            | NAND2X1 | 0.113 | 0.160 |   7.737 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [8] ^ |         | 0.113 | 0.000 |   7.737 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.734
= Slack Time                   -5.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.164 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.937 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.667 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.437 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.217 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.974 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.640 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.508 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.444 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.255 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.522 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.197 | 
     | \tx_core/axi_master /U951             | D ^ -> Y v             | AOI22X1 | 0.378 | 0.173 |   7.533 |    2.369 | 
     | \tx_core/axi_master /U958             | A v -> Y ^             | NAND2X1 | 0.150 | 0.199 |   7.733 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [31] ^ |         | 0.150 | 0.001 |   7.734 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.732
= Slack Time                   -5.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.162 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.935 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.665 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.435 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.215 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.972 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.638 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.507 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.442 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.253 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.520 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.198 | 
     | \tx_core/axi_master /U1021            | D ^ -> Y v             | AOI22X1 | 0.381 | 0.197 |   7.557 |    2.395 | 
     | \tx_core/axi_master /U1023            | A v -> Y ^             | NAND2X1 | 0.127 | 0.174 |   7.732 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [10] ^ |         | 0.127 | 0.001 |   7.732 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.723
= Slack Time                   -5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.153 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.926 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.656 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.426 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.207 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.963 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.630 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.511 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.419 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.246 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.826 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.123 | 
     | \tx_core/axi_master /U1045            | D v -> Y ^            | AOI22X1 | 0.266 | 0.372 |   7.647 |    2.494 | 
     | \tx_core/axi_master /U1047            | A ^ -> Y v            | NAND2X1 | 0.099 | 0.075 |   7.722 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [2] v |         | 0.099 | 0.001 |   7.723 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.723
= Slack Time                   -5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.153 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.926 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.656 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.425 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.206 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.963 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.630 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.510 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.418 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.245 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.825 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.123 | 
     | \tx_core/axi_master /U1033            | D v -> Y ^            | AOI22X1 | 0.274 | 0.391 |   7.667 |    2.514 | 
     | \tx_core/axi_master /U1035            | A ^ -> Y v            | NAND2X1 | 0.084 | 0.056 |   7.722 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [6] v |         | 0.084 | 0.000 |   7.723 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.719
= Slack Time                   -5.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.149 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.923 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.653 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.422 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.203 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.959 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.627 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.507 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.415 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.242 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.822 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.126 | 
     | \tx_core/axi_master /U1051            | D v -> Y ^            | AOI22X1 | 0.264 | 0.372 |   7.647 |    2.498 | 
     | \tx_core/axi_master /U1053            | A ^ -> Y v            | NAND2X1 | 0.098 | 0.071 |   7.719 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [0] v |         | 0.098 | 0.001 |   7.719 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.716
= Slack Time                   -5.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.146 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.919 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.649 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.419 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.199 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.956 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.623 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.503 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.412 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.239 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.819 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.130 | 
     | \tx_core/axi_master /U1039            | D v -> Y ^            | AOI22X1 | 0.272 | 0.387 |   7.663 |    2.517 | 
     | \tx_core/axi_master /U1041            | A ^ -> Y v            | NAND2X1 | 0.080 | 0.053 |   7.716 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [4] v |         | 0.080 | 0.000 |   7.716 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.710
= Slack Time                   -5.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.140 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.914 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.644 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.413 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.194 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.951 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.618 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.498 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.406 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.233 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.813 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.135 | 
     | \tx_core/axi_master /U1048            | D v -> Y ^            | AOI22X1 | 0.259 | 0.351 |   7.627 |    2.487 | 
     | \tx_core/axi_master /U1050            | A ^ -> Y v            | NAND2X1 | 0.105 | 0.082 |   7.709 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [1] v |         | 0.105 | 0.001 |   7.710 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.708
= Slack Time                   -5.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.138 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.911 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.641 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.411 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.191 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.948 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.614 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.482 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.418 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.229 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.496 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.223 | 
     | \tx_core/axi_master /U971             | D ^ -> Y v             | AOI22X1 | 0.365 | 0.150 |   7.511 |    2.373 | 
     | \tx_core/axi_master /U973             | A v -> Y ^             | NAND2X1 | 0.148 | 0.196 |   7.707 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [26] ^ |         | 0.148 | 0.001 |   7.708 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.706
= Slack Time                   -5.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.136 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.909 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.639 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.409 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.189 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.946 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.613 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.493 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.402 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.229 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.809 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.140 | 
     | \tx_core/axi_master /U962             | D v -> Y ^             | AOI22X1 | 0.257 | 0.342 |   7.618 |    2.482 | 
     | \tx_core/axi_master /U964             | A ^ -> Y v             | NAND2X1 | 0.116 | 0.087 |   7.705 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [29] v |         | 0.116 | 0.001 |   7.706 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.704
= Slack Time                   -5.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.134 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.907 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.637 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.407 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.188 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.944 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.612 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.492 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.400 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.227 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.807 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.141 | 
     | \tx_core/axi_master /U1002            | D v -> Y ^             | AOI22X1 | 0.257 | 0.341 |   7.617 |    2.483 | 
     | \tx_core/axi_master /U1004            | A ^ -> Y v             | NAND2X1 | 0.114 | 0.086 |   7.703 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [16] v |         | 0.114 | 0.001 |   7.704 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.703
= Slack Time                   -5.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.134 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.907 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.637 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.406 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.187 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.944 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.611 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.491 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.399 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.226 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.806 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.142 | 
     | \tx_core/axi_master /U1042            | D v -> Y ^            | AOI22X1 | 0.258 | 0.349 |   7.625 |    2.492 | 
     | \tx_core/axi_master /U1044            | A ^ -> Y v            | NAND2X1 | 0.103 | 0.078 |   7.703 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [3] v |         | 0.103 | 0.001 |   7.703 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.700
= Slack Time                   -5.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.130 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.903 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.633 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.403 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.183 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.940 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.607 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.487 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.396 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.222 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.803 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.146 | 
     | \tx_core/axi_master /U999             | D v -> Y ^             | AOI22X1 | 0.257 | 0.338 |   7.613 |    2.483 | 
     | \tx_core/axi_master /U1001            | A ^ -> Y v             | NAND2X1 | 0.112 | 0.085 |   7.699 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [17] v |         | 0.112 | 0.001 |   7.700 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.688
= Slack Time                   -5.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.118 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.892 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.622 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.391 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.172 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.929 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.596 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.476 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.384 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.211 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.791 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.157 | 
     | \tx_core/axi_master /U993             | D v -> Y ^             | AOI22X1 | 0.257 | 0.331 |   7.606 |    2.488 | 
     | \tx_core/axi_master /U995             | A ^ -> Y v             | NAND2X1 | 0.107 | 0.081 |   7.688 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [19] v |         | 0.107 | 0.001 |   7.688 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.680
= Slack Time                   -5.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.110 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.883 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.613 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.383 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.163 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.920 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.587 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.467 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.376 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.203 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.783 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.166 | 
     | \tx_core/axi_master /U990             | D v -> Y ^             | AOI22X1 | 0.259 | 0.324 |   7.600 |    2.490 | 
     | \tx_core/axi_master /U992             | A ^ -> Y v             | NAND2X1 | 0.108 | 0.079 |   7.679 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [20] v |         | 0.108 | 0.001 |   7.680 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.677
= Slack Time                   -5.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.107 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.880 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.610 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.379 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.160 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.917 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.584 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.464 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.372 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.199 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.779 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.169 | 
     | \tx_core/axi_master /U996             | D v -> Y ^             | AOI22X1 | 0.262 | 0.329 |   7.605 |    2.498 | 
     | \tx_core/axi_master /U998             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.071 |   7.676 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [18] v |         | 0.100 | 0.001 |   7.677 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.677
= Slack Time                   -5.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.107 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.880 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.610 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.379 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.160 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.917 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.584 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.464 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.372 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.199 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.779 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.169 | 
     | \tx_core/axi_master /U959             | D v -> Y ^             | AOI22X1 | 0.257 | 0.322 |   7.598 |    2.492 | 
     | \tx_core/axi_master /U961             | A ^ -> Y v             | NAND2X1 | 0.103 | 0.078 |   7.676 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [30] v |         | 0.103 | 0.001 |   7.677 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.676
= Slack Time                   -5.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.106 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.879 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.609 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.378 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.159 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.916 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.583 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.463 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.371 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.198 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.778 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.170 | 
     | \tx_core/axi_master /U987             | D v -> Y ^             | AOI22X1 | 0.260 | 0.326 |   7.601 |    2.496 | 
     | \tx_core/axi_master /U989             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.073 |   7.675 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [21] v |         | 0.100 | 0.001 |   7.676 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_write                              (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  5.115
= Slack Time                   -2.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |            Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                            |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^               |         | 0.000 |       |   0.000 |   -2.545 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                 | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -2.318 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                 | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -2.048 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                 | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.827 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                 | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -1.607 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                 | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -1.368 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^               | DFFSR   | 0.146 | 0.341 |   1.518 |   -1.027 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                 | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.934 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                 | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.762 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                 | NOR2X1  | 0.122 | 0.137 |   1.920 |   -0.625 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                 | NAND3X1 | 0.096 | 0.123 |   2.042 |   -0.502 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                 | OAI21X1 | 0.128 | 0.113 |   2.155 |   -0.389 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                 | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.143 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v                 | INVX2   | 1.098 | 1.153 |   3.841 |    1.296 | 
     | \tx_core/axi_master /U236                         | A v -> Y ^                 | INVX2   | 1.082 | 1.212 |   5.052 |    2.508 | 
     |                                                   | \memif_pdfifo0.f0_write  ^ |         | 1.082 | 0.062 |   5.115 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [2]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  5.005
= Slack Time                   -2.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -2.435 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -2.209 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.939 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.717 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -1.498 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -1.259 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.918 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.825 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.653 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |   -0.516 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.118 |   2.038 |   -0.397 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.108 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v                    | INVX4   | 0.726 | 0.782 |   4.326 |    1.890 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^                    | OAI21X1 | 0.172 | 0.229 |   4.554 |    2.119 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v                    | AOI21X1 | 0.228 | 0.213 |   4.768 |    2.332 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^                    | NOR2X1  | 0.234 | 0.236 |   5.004 |    2.569 | 
     |                                                   | \memif_pcfifo2.f0_wdata [2] ^ |         | 0.234 | 0.001 |   5.005 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [1]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.770
= Slack Time                   -2.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -2.200 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.973 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.703 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.482 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -1.262 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -1.024 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.682 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.589 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.417 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |   -0.280 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.118 |   2.038 |   -0.162 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.344 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v                    | INVX4   | 0.726 | 0.782 |   4.326 |    2.125 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^                    | OAI21X1 | 0.172 | 0.229 |   4.554 |    2.354 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v                    | AOI21X1 | 0.228 | 0.213 |   4.768 |    2.568 | 
     |                                                   | \memif_pcfifo2.f0_wdata [1] v |         | 0.228 | 0.002 |   4.770 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [14]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.500
= Slack Time                   -1.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.930 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.703 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.433 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.212 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.992 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.754 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.412 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.319 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.147 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |   -0.010 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.108 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.614 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.181 | 
     | \tx_core/axi_master /U1766                        | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.179 |   4.290 |    2.360 | 
     | \tx_core/axi_master /U172                         | A v -> Y ^                     | INVX1   | 0.253 | 0.206 |   4.496 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [14] ^ |         | 0.253 | 0.004 |   4.500 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.495
= Slack Time                   -1.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.925 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.698 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.428 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.207 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.987 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.749 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.407 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.314 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.142 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |   -0.005 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.118 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.231 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.763 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v                    | INVX2   | 1.098 | 1.153 |   3.841 |    1.916 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^                    | OAI21X1 | 0.223 | 0.298 |   4.139 |    2.214 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v                    | NOR3X1  | 0.114 | 0.152 |   4.291 |    2.366 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^                    | NAND3X1 | 0.235 | 0.201 |   4.492 |    2.567 | 
     |                                                   | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.235 | 0.003 |   4.495 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [12]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.489
= Slack Time                   -1.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.919 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.692 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.422 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.201 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.981 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.743 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.401 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.308 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.136 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.001 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.119 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.625 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.192 | 
     | \tx_core/axi_master /U1759                        | S ^ -> Y v                     | MUX2X1  | 0.064 | 0.183 |   4.293 |    2.374 | 
     | \tx_core/axi_master /U173                         | A v -> Y ^                     | INVX1   | 0.231 | 0.191 |   4.485 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [12] ^ |         | 0.231 | 0.004 |   4.489 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [8]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.489
= Slack Time                   -1.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.919 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.692 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.422 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.201 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.981 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.742 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.401 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.308 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.136 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.001 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.118 |   2.038 |    0.120 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.625 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                    | BUFX4   | 0.301 | 0.567 |   4.111 |    2.192 | 
     | \tx_core/axi_master /U1744                        | S ^ -> Y v                    | MUX2X1  | 0.057 | 0.177 |   4.288 |    2.369 | 
     | \tx_core/axi_master /U176                         | A v -> Y ^                    | INVX1   | 0.247 | 0.195 |   4.483 |    2.564 | 
     |                                                   | \memif_pcfifo2.f0_wdata [8] ^ |         | 0.247 | 0.006 |   4.489 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [10]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.488
= Slack Time                   -1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.692 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.422 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.200 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.981 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.742 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.401 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.307 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.136 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.001 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.120 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.625 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.192 | 
     | \tx_core/axi_master /U1752                        | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.177 |   4.287 |    2.369 | 
     | \tx_core/axi_master /U175                         | A v -> Y ^                     | INVX1   | 0.242 | 0.196 |   4.484 |    2.565 | 
     |                                                   | \memif_pcfifo2.f0_wdata [10] ^ |         | 0.242 | 0.005 |   4.488 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [11]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.448
= Slack Time                   -1.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.878 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.651 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.381 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.159 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.940 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.701 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.360 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.267 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.095 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.042 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.161 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.666 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.233 | 
     | \tx_core/axi_master /U730                         | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.175 |   4.286 |    2.408 | 
     | \tx_core/axi_master /U174                         | A v -> Y ^                     | INVX1   | 0.191 | 0.160 |   4.445 |    2.568 | 
     |                                                   | \memif_pcfifo2.f0_wdata [11] ^ |         | 0.191 | 0.002 |   4.448 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [13]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.439
= Slack Time                   -1.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.869 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.642 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.372 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.151 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.931 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.692 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.351 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.258 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.086 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.051 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.170 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.675 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.242 | 
     | \tx_core/axi_master /U731                         | S ^ -> Y v                     | MUX2X1  | 0.071 | 0.189 |   4.300 |    2.431 | 
     | \tx_core/axi_master /U20                          | A v -> Y ^                     | INVX2   | 0.154 | 0.134 |   4.434 |    2.565 | 
     |                                                   | \memif_pcfifo2.f0_wdata [13] ^ |         | 0.154 | 0.005 |   4.439 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [9]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.437
= Slack Time                   -1.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.867 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.640 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.370 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.149 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.929 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.690 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.349 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.256 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.084 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.053 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.118 |   2.038 |    0.172 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.677 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                    | BUFX4   | 0.301 | 0.567 |   4.111 |    2.244 | 
     | \tx_core/axi_master /U1748                        | S ^ -> Y v                    | MUX2X1  | 0.071 | 0.189 |   4.300 |    2.433 | 
     | \tx_core/axi_master /U10                          | A v -> Y ^                    | INVX2   | 0.149 | 0.133 |   4.433 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [9] ^ |         | 0.149 | 0.004 |   4.437 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [15]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.414
= Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.618 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.348 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.126 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.907 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.668 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.327 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.233 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.062 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.075 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.118 |   2.038 |    0.194 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.401 | 1.505 |   3.544 |    1.699 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   4.111 |    2.266 | 
     | \tx_core/axi_master /U729                         | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.178 |   4.289 |    2.445 | 
     | \tx_core/axi_master /U426                         | A v -> Y ^                     | INVX1   | 0.140 | 0.124 |   4.413 |    2.568 | 
     |                                                   | \memif_pcfifo2.f0_wdata [15] ^ |         | 0.140 | 0.002 |   4.414 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [7]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.395
= Slack Time                   -1.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.825 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.598 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.328 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.107 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.887 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.649 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.307 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.214 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.042 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.095 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.218 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.331 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.863 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   3.020 |    1.195 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   3.959 |    2.135 | 
     | \tx_core/axi_master /U2025                        | S ^ -> Y v                    | MUX2X1  | 0.242 | 0.430 |   4.389 |    2.564 | 
     |                                                   | \memif_pdfifo0.f0_wdata [7] v |         | 0.242 | 0.006 |   4.395 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.389
= Slack Time                   -1.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.593 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.323 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.101 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.882 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.643 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.302 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.208 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.037 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.100 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.223 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.336 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.868 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   3.020 |    1.200 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   3.959 |    2.140 | 
     | \tx_core/axi_master /U2021                        | S ^ -> Y v                    | MUX2X1  | 0.234 | 0.425 |   4.384 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [5] v |         | 0.234 | 0.005 |   4.389 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.389
= Slack Time                   -1.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.592 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.322 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.101 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.881 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.643 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.301 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.208 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.036 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.101 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.223 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.336 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.869 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   3.020 |    1.201 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   3.959 |    2.140 | 
     | \tx_core/axi_master /U2045                        | S ^ -> Y v                     | MUX2X1  | 0.223 | 0.425 |   4.384 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [28] v |         | 0.223 | 0.005 |   4.389 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [6]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.388
= Slack Time                   -1.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.818 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.592 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.322 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.100 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.881 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.642 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.301 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.207 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.036 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.101 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.224 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.337 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.869 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   3.020 |    1.201 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   3.959 |    2.141 | 
     | \tx_core/axi_master /U2023                        | S ^ -> Y v                    | MUX2X1  | 0.230 | 0.424 |   4.384 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [6] v |         | 0.230 | 0.005 |   4.388 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [1]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.385
= Slack Time                   -1.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.815 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.589 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.319 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.097 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.878 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.639 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.298 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.204 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.033 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.104 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.227 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.340 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.872 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   3.020 |    1.204 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   3.959 |    2.144 | 
     | \tx_core/axi_master /U2016                        | S ^ -> Y v                    | MUX2X1  | 0.226 | 0.423 |   4.383 |    2.567 | 
     |                                                   | \memif_pdfifo0.f0_wdata [1] v |         | 0.226 | 0.003 |   4.385 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [4]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  4.381
= Slack Time                   -1.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.811 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -1.585 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -1.315 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -1.093 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -0.874 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -0.635 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.341 |   1.518 |   -0.293 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   1.611 |   -0.200 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   1.783 |   -0.029 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   1.920 |    0.109 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   2.042 |    0.231 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   2.155 |    0.344 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   2.688 |    0.876 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   3.020 |    1.208 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   3.959 |    2.148 | 
     | \tx_core/axi_master /U2019                        | S ^ -> Y v                    | MUX2X1  | 0.228 | 0.419 |   4.379 |    2.567 | 
     |                                                   | \memif_pdfifo0.f0_wdata [4] v |         | 0.228 | 0.003 |   4.381 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

