{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:34:55 2016 " "Info: Processing started: Thu Nov 17 17:34:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "PlainCounter:inst\|Equal0 " "Info: Detected gated clock \"PlainCounter:inst\|Equal0\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[2\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[2\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[0\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[0\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[3\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[3\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[1\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[1\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register PlainCounter:inst\|qL\[0\] PlainCounter:inst\|qL\[3\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"PlainCounter:inst\|qL\[0\]\" and destination register \"PlainCounter:inst\|qL\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.503 ns + Longest register register " "Info: + Longest register to register delay is 1.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qL\[0\] 1 REG LCFF_X33_Y10_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.604 ns) 1.395 ns PlainCounter:inst\|qL~5 2 COMB LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.791 ns) + CELL(0.604 ns) = 1.395 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'PlainCounter:inst\|qL~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.503 ns PlainCounter:inst\|qL\[3\] 3 REG LCFF_X33_Y10_N13 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.503 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 47.37 % ) " "Info: Total cell delay = 0.712 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.791 ns ( 52.63 % ) " "Info: Total interconnect delay = 0.791 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.503 ns" { PlainCounter:inst|qL[0] {} PlainCounter:inst|qL~5 {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.791ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.248 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[3\] 2 REG LCFF_X33_Y10_N13 11 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.248 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.503 ns" { PlainCounter:inst|qL[0] {} PlainCounter:inst|qL~5 {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.791ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { PlainCounter:inst|qL[3] {} } {  } {  } "" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PlainCounter:inst\|qH\[0\] PlainCounter:inst\|qH\[0\] clk 280 ps " "Info: Found hold time violation between source  pin or register \"PlainCounter:inst\|qH\[0\]\" and destination pin or register \"PlainCounter:inst\|qH\[0\]\" for clock \"clk\" (Hold time is 280 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.779 ns + Largest " "Info: + Largest clock skew is 0.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.280 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.970 ns) 2.552 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.651 ns) 3.994 ns PlainCounter:inst\|Equal0 3 COMB LCCOMB_X33_Y10_N4 2 " "Info: 3: + IC(0.791 ns) + CELL(0.651 ns) = 3.994 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst\|Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.666 ns) 5.280 ns PlainCounter:inst\|qH\[0\] 4 REG LCFF_X33_Y10_N27 3 " "Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 5.280 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 64.34 % ) " "Info: Total cell delay = 3.397 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.883 ns ( 35.66 % ) " "Info: Total interconnect delay = 1.883 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.970 ns) 2.552 ns PlainCounter:inst\|qL\[3\] 2 REG LCFF_X33_Y10_N13 11 " "Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.206 ns) 3.215 ns PlainCounter:inst\|Equal0 3 COMB LCCOMB_X33_Y10_N4 2 " "Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.215 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst\|Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.666 ns) 4.501 ns PlainCounter:inst\|qH\[0\] 4 REG LCFF_X33_Y10_N27 3 " "Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 4.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 65.59 % ) " "Info: Total cell delay = 2.952 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 34.41 % ) " "Info: Total interconnect delay = 1.549 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qH\[0\] 1 REG LCFF_X33_Y10_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns PlainCounter:inst\|qH\[0\]~4 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'PlainCounter:inst\|qH\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns PlainCounter:inst\|qH\[0\] 3 REG LCFF_X33_Y10_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PlainCounter:inst|qH[0] {} PlainCounter:inst|qH[0]~4 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PlainCounter:inst|qH[0] {} PlainCounter:inst|qH[0]~4 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk a PlainCounter:inst\|qL\[0\] 11.625 ns register " "Info: tco from clock \"clk\" to destination pin \"a\" through register \"PlainCounter:inst\|qL\[0\]\" is 11.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.248 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.073 ns + Longest register pin " "Info: + Longest register to pin delay is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qL\[0\] 1 REG LCFF_X33_Y10_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.647 ns) 2.547 ns 7448:inst1\|69~0 2 COMB LCCOMB_X33_Y10_N8 1 " "Info: 2: + IC(1.900 ns) + CELL(0.647 ns) = 2.547 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = '7448:inst1\|69~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 96 688 752 136 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(3.056 ns) 9.073 ns a 3 PIN PIN_24 0 " "Info: 3: + IC(3.470 ns) + CELL(3.056 ns) = 9.073 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'a'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { 7448:inst1|69~0 a } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 40 736 912 56 "a" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.703 ns ( 40.81 % ) " "Info: Total cell delay = 3.703 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.370 ns ( 59.19 % ) " "Info: Total interconnect delay = 5.370 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 a } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { PlainCounter:inst|qL[0] {} 7448:inst1|69~0 {} a {} } { 0.000ns 1.900ns 3.470ns } { 0.000ns 0.647ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 a } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { PlainCounter:inst|qL[0] {} 7448:inst1|69~0 {} a {} } { 0.000ns 1.900ns 3.470ns } { 0.000ns 0.647ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:34:55 2016 " "Info: Processing ended: Thu Nov 17 17:34:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
