module Clk();
	logic clk;
	initial clk= 0;
	
endmodule
