Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 15:07:50 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/im_load_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.351ns (32.346%)  route 2.826ns (67.654%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.782     5.150    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.351ns (32.346%)  route 2.826ns (67.654%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.782     5.150    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.351ns (32.346%)  route 2.826ns (67.654%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.782     5.150    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[6]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.351ns (32.346%)  route 2.826ns (67.654%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.782     5.150    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.351ns (32.823%)  route 2.765ns (67.177%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.721     5.089    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.351ns (32.823%)  route 2.765ns (67.177%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.721     5.089    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[8]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.351ns (33.455%)  route 2.687ns (66.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.644     5.011    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.351ns (33.455%)  route 2.687ns (66.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.644     5.011    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_137_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.351ns (33.455%)  route 2.687ns (66.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y53         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/j_0_reg_149_reg[6]/Q
                         net (fo=13, routed)          1.019     2.510    bd_0_i/hls_inst/U0/add_ln31_fu_393_p2[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.154     2.664 f  bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4/O
                         net (fo=3, routed)           0.684     3.348    bd_0_i/hls_inst/U0/ap_CS_fsm[3]_i_4_n_1
    SLICE_X31Y54         LUT5 (Prop_lut5_I4_O)        0.353     3.701 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3/O
                         net (fo=3, routed)           0.340     4.042    bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_3_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.326     4.368 r  bd_0_i/hls_inst/U0/i_0_reg_137[8]_i_1/O
                         net (fo=9, routed)           0.644     5.011    bd_0_i/hls_inst/U0/i_0_reg_137
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/i_0_reg_137_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.084ns (25.930%)  route 3.096ns (74.070%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y58         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_137_reg[4]/Q
                         net (fo=18, routed)          1.201     2.630    bd_0_i/hls_inst/U0/shl_ln31_1_fu_244_p3[11]
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.152     2.782 f  bd_0_i/hls_inst/U0/ap_ready_INST_0_i_2/O
                         net (fo=9, routed)           0.471     3.253    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/and_ln44_2_reg_556_reg[0]
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.326     3.579 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_149[0]_i_1/O
                         net (fo=37, routed)          0.900     4.480    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_NS_fsm13_out
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.150     4.630 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.524     5.153    bd_0_i/hls_inst/U0/ap_NS_fsm[2]
    SLICE_X29Y52         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=102, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y52         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.249    10.640    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  5.487    




