// Seed: 169364511
module module_0 (
    input uwire id_0,
    output tri id_1
    , id_5,
    output supply0 id_2,
    output tri1 id_3
);
  assign id_3 = id_5;
  assign module_1._id_1 = 0;
  initial begin : LABEL_0
    id_5 = 1 ** -1'd0;
    wait (1);
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_5 = 32'd48
) (
    input tri0 id_0,
    output supply0 _id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri1 _id_5
);
  parameter id_7 = 1;
  logic [id_5  ==  1 : id_1  &  -1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2
  );
endmodule
