# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ScalingUnit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/altera/13.0sp1/ScalingUnit {C:/altera/13.0sp1/ScalingUnit/ScalingUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Nov 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/altera/13.0sp1/ScalingUnit" C:/altera/13.0sp1/ScalingUnit/ScalingUnit.sv 
# -- Compiling module ScalingUnit
# 
# Top level modules:
# 	ScalingUnit
# End time: 16:39:07 on Nov 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/altera/13.0sp1/ScalingUnit {C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:07 on Nov 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/altera/13.0sp1/ScalingUnit" C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv 
# -- Compiling module tb_ScalingUnit
# 
# Top level modules:
# 	tb_ScalingUnit
# End time: 16:39:07 on Nov 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:39:07 on Nov 08,2025
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/altera/13.0sp1/ScalingUnit/simulation/modelsim/rtl_work
#             C:/altera/13.0sp1/ScalingUnit/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ScalingUnit_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 16:39:30 on Nov 08,2025, Elapsed time: 0:00:23
# Errors: 1, Warnings: 0
