{"status": "active", "external_homepage": "http://pycpu.wordpress.com/", "developers": [{"url": "http://sourceforge.net/u/mevets2/", "username": "mevets2", "name": "Norbert Feurle"}], "screenshots": [], "name": "pyCPU", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": ["pyCPU", "VHDL", "Microcontroller", "UART", "Myhdl"], "private": false, "creation_date": "2012-06-09", "url": "http://sourceforge.net/p/pycpu/", "short_description": "The Python Hardware Processsor  is a implementation of a Hardware CPU in Myhdl. The CPU can directly execute something very similar to python bytecode (but only a very restricted instruction set). The Programm code for the CPU can be written directly in python (very restricted parts of python). This code is then converted by a small python programm to this restricted python bytecode. Since the hardware description is also in python, the slightly modified bytecode an then automatically loaded into the CPU design.\r\nThe result can be converted to VHDL or Verilog", "video_url": "", "socialnetworks": [], "moved_to_url": "", "shortname": "pycpu", "_id": "4fd369f30594ca7389000041", "tools": [{"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "blog", "name": "blog", "label": "Blog"}, {"mount_point": "code", "name": "hg", "label": "Code"}, {"sourceforge_group_id": 790639, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "Python Hardware Processor", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "shortname": "alpha", "fullname": "3 - Alpha", "id": 9}], "topic": [{"fullpath": "Topic :: System :: Emulators", "shortname": "emulators", "fullname": "Emulators", "id": 74}, {"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}, {"fullpath": "Topic :: System :: Embedded systems", "shortname": "embedded", "fullname": "Embedded systems", "id": 749}], "language": [{"fullpath": "Programming Language :: Python", "shortname": "python", "fullname": "Python", "id": 178}, {"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: Creative Commons Attribution License", "shortname": "ccal", "fullname": "Creative Commons Attribution License", "id": 868}], "database": [], "environment": [], "audience": [{"fullpath": "Intended Audience :: by End-User Class :: Developers", "shortname": "developers", "fullname": "Developers", "id": 3}, {"fullpath": "Intended Audience :: by End-User Class :: Testers", "shortname": "testers", "fullname": "Testers", "id": 865}, {"fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "shortname": "audienceengineering", "fullname": "Engineering", "id": 729}], "translation": [], "os": []}}
