#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 27 12:02:57 2022
# Process ID: 7808
# Current directory: C:/Tutorials/Vivado/Circuit_Under_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6076 C:\Tutorials\Vivado\Circuit_Under_Test\Circuit_Under_Test.xpr
# Log file: C:/Tutorials/Vivado/Circuit_Under_Test/vivado.log
# Journal file: C:/Tutorials/Vivado/Circuit_Under_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/Self_heating'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_BTI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0_old' will take precedence over the same IP in location c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_HCI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0' will take precedence over the same IP in locations: 
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old2
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.418 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_0
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_1
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_2
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_3
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_4
Adding component instance block -- xilinx.com:user:AXI_RO2:1.0 - RO2_5
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - temp_sensor
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:AXI4_heater:1.0 - heater
Adding component instance block -- xilinx.com:module_ref:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:clk_div2:1.0 - clk_div2_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /clk_div_0/clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /clk_div2_0/clk_in(undef)
Successfully read diagram <design_1> from BD file <C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.242 ; gain = 55.059
set_property  ip_repo_paths  c:/Tutorials/Vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_BTI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0_old' will take precedence over the same IP in location c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_HCI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0' will take precedence over the same IP in locations: 
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old2
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_BTI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0_old' will take precedence over the same IP in location c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_HCI:1.0'. The one found in IP location 'c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0' will take precedence over the same IP in locations: 
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old
   c:/Tutorials/Vivado/ip_repo/AXI_HCI_1.0_old2
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri May 27 12:06:41 2022] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri May 27 12:08:38 2022] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1756.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2060 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2179.840 ; gain = 10.430
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2179.840 ; gain = 10.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2179.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 120 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2299.418 ; gain = 604.742
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.605 ; gain = 99.125
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 12:17:29 2022] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/Circuit_Under_Test/Circuit_Under_Test.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 12:19:28 2022...
