/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p765v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 14587.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007281;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004514") ;
            }
            fall_power("scalar") {
                values ("0.004514") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007075;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004514") ;
            }
            fall_power("scalar") {
                values ("0.004514") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001695;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.738608, 0.753301, 0.771269, 0.799082, 0.843936" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004514") ;
            }
            fall_power("scalar") {
                values ("0.004514") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004012 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.130255, 0.146582, 0.166546, 0.197449, 0.247286" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.273802, 0.290128, 0.310092, 0.340995, 0.390833" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.820676, 0.837001, 0.856966, 0.887868, 0.937707" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.820676" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.601616") ;
            }
            fall_power("scalar") {
                values ("0.066846") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.538697") ;
            }
            fall_power("scalar") {
                values ("0.059855") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.570156") ;
            }
            fall_power("scalar") {
                values ("0.063351") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006888") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001820 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.230621, 0.245934, 0.266075, 0.304268, 0.369791",\
              "0.215993, 0.231306, 0.251447, 0.289640, 0.355163",\
              "0.199998, 0.215311, 0.235452, 0.273645, 0.339168",\
              "0.173282, 0.188596, 0.208736, 0.246930, 0.312452",\
              "0.134727, 0.150041, 0.170181, 0.208375, 0.273897"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.230621, 0.245934, 0.266075, 0.304268, 0.369791",\
              "0.215993, 0.231306, 0.251447, 0.289640, 0.355163",\
              "0.199998, 0.215311, 0.235452, 0.273645, 0.339168",\
              "0.173282, 0.188596, 0.208736, 0.246930, 0.312452",\
              "0.134727, 0.150041, 0.170181, 0.208375, 0.273897"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.126617, 0.119740, 0.110683, 0.097724, 0.080000",\
              "0.148875, 0.141998, 0.132940, 0.119982, 0.101384",\
              "0.176139, 0.169262, 0.160204, 0.147245, 0.128647",\
              "0.218391, 0.211514, 0.202456, 0.189497, 0.170900",\
              "0.284845, 0.277968, 0.268910, 0.255951, 0.237354"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.126617, 0.119740, 0.110683, 0.097724, 0.080000",\
              "0.148875, 0.141998, 0.132940, 0.119982, 0.101384",\
              "0.176139, 0.169262, 0.160204, 0.147245, 0.128647",\
              "0.218391, 0.211514, 0.202456, 0.189497, 0.170900",\
              "0.284845, 0.277968, 0.268910, 0.255951, 0.237354"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004514") ;
            }
            fall_power("scalar") {
                values ("0.004514") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001408 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.171899, 0.187050, 0.207131, 0.243709, 0.301553",\
              "0.156134, 0.171286, 0.191367, 0.227944, 0.285788",\
              "0.136672, 0.151824, 0.171905, 0.208482, 0.266326",\
              "0.106670, 0.121821, 0.141902, 0.178480, 0.236324",\
              "0.059034, 0.074186, 0.094267, 0.130844, 0.188688"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.171899, 0.187050, 0.207131, 0.243709, 0.301553",\
              "0.156134, 0.171286, 0.191367, 0.227944, 0.285788",\
              "0.136672, 0.151824, 0.171905, 0.208482, 0.266326",\
              "0.106670, 0.121821, 0.141902, 0.178480, 0.236324",\
              "0.059034, 0.074186, 0.094267, 0.130844, 0.188688"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234366, 0.227836, 0.218794, 0.205223, 0.186054",\
              "0.256624, 0.250094, 0.241052, 0.227480, 0.208312",\
              "0.283887, 0.277358, 0.268316, 0.254744, 0.235576",\
              "0.326139, 0.319610, 0.310568, 0.296996, 0.277827",\
              "0.392594, 0.386064, 0.377022, 0.363450, 0.344282"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234366, 0.227836, 0.218794, 0.205223, 0.186054",\
              "0.256624, 0.250094, 0.241052, 0.227480, 0.208312",\
              "0.283887, 0.277358, 0.268316, 0.254744, 0.235576",\
              "0.326139, 0.319610, 0.310568, 0.296996, 0.277827",\
              "0.392594, 0.386064, 0.377022, 0.363450, 0.344282"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031805") ;
            }
            fall_power("scalar") {
                values ("0.031805") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001375 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.109679, 0.126918, 0.149061, 0.188506, 0.252605",\
              "0.093914, 0.111153, 0.133297, 0.172742, 0.236840",\
              "0.074452, 0.091691, 0.113835, 0.153279, 0.217378",\
              "0.044450, 0.061689, 0.083833, 0.123277, 0.187376",\
              "0.000000, 0.014053, 0.036197, 0.075641, 0.139740"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.109679, 0.126918, 0.149061, 0.188506, 0.252605",\
              "0.093914, 0.111153, 0.133297, 0.172742, 0.236840",\
              "0.074452, 0.091691, 0.113835, 0.153279, 0.217378",\
              "0.044450, 0.061689, 0.083833, 0.123277, 0.187376",\
              "0.000000, 0.014053, 0.036197, 0.075641, 0.139740"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334401, 0.316922, 0.294885, 0.261293, 0.209472",\
              "0.350299, 0.332820, 0.310783, 0.277191, 0.225371",\
              "0.369773, 0.352294, 0.330257, 0.296666, 0.244845",\
              "0.399953, 0.382474, 0.360437, 0.326846, 0.275025",\
              "0.447421, 0.429942, 0.407904, 0.374313, 0.322492"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334401, 0.316922, 0.294885, 0.261293, 0.209472",\
              "0.350299, 0.332820, 0.310783, 0.277191, 0.225371",\
              "0.369773, 0.352294, 0.330257, 0.296666, 0.244845",\
              "0.399953, 0.382474, 0.360437, 0.326846, 0.275025",\
              "0.447421, 0.429942, 0.407904, 0.374313, 0.322492"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008552") ;
            }
            fall_power("scalar") {
                values ("0.008552") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001327 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139690, 0.157428, 0.179346, 0.219002, 0.285475",\
              "0.125062, 0.142800, 0.164718, 0.204375, 0.270848",\
              "0.109067, 0.126805, 0.148723, 0.188380, 0.254852",\
              "0.082351, 0.100090, 0.122008, 0.161664, 0.228137",\
              "0.043797, 0.061535, 0.083452, 0.123109, 0.189582"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139690, 0.157428, 0.179346, 0.219002, 0.285475",\
              "0.125062, 0.142800, 0.164718, 0.204375, 0.270848",\
              "0.109067, 0.126805, 0.148723, 0.188380, 0.254852",\
              "0.082351, 0.100090, 0.122008, 0.161664, 0.228137",\
              "0.043797, 0.061535, 0.083452, 0.123109, 0.189582"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.270595, 0.254523, 0.234682, 0.202630, 0.151704",\
              "0.286493, 0.270421, 0.250581, 0.218528, 0.167602",\
              "0.305967, 0.289895, 0.270055, 0.238002, 0.187077",\
              "0.336147, 0.320075, 0.300235, 0.268182, 0.217256",\
              "0.383615, 0.367543, 0.347702, 0.315650, 0.264724"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.270595, 0.254523, 0.234682, 0.202630, 0.151704",\
              "0.286493, 0.270421, 0.250581, 0.218528, 0.167602",\
              "0.305967, 0.289895, 0.270055, 0.238002, 0.187077",\
              "0.336147, 0.320075, 0.300235, 0.268182, 0.217256",\
              "0.383615, 0.367543, 0.347702, 0.315650, 0.264724"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006429") ;
            }
            fall_power("scalar") {
                values ("0.006429") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004049 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.267071, 0.274750, 0.280026, 0.287653, 0.297135" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.599214, 0.606893, 0.612169, 0.619796, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.599214, 0.606893, 0.612169, 0.619796, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.599214" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.285886") ;
            }
            fall_power("scalar") {
                values ("0.428828") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007464") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001832 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254751, 0.270697, 0.291425, 0.329941, 0.395573",\
              "0.238120, 0.254065, 0.274794, 0.313310, 0.378942",\
              "0.219397, 0.235343, 0.256071, 0.294587, 0.360219",\
              "0.193177, 0.209123, 0.229851, 0.268367, 0.333999",\
              "0.151784, 0.167729, 0.188457, 0.226973, 0.292605"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254751, 0.270697, 0.291425, 0.329941, 0.395573",\
              "0.238120, 0.254065, 0.274794, 0.313310, 0.378942",\
              "0.219397, 0.235343, 0.256071, 0.294587, 0.360219",\
              "0.193177, 0.209123, 0.229851, 0.268367, 0.333999",\
              "0.151784, 0.167729, 0.188457, 0.226973, 0.292605"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123860, 0.116969, 0.107850, 0.094630, 0.080000",\
              "0.134174, 0.127284, 0.118165, 0.104945, 0.086119",\
              "0.141999, 0.135109, 0.125990, 0.112770, 0.093944",\
              "0.152507, 0.145617, 0.136498, 0.123278, 0.104453",\
              "0.166004, 0.159114, 0.149995, 0.136775, 0.117949"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123860, 0.116969, 0.107850, 0.094630, 0.080000",\
              "0.134174, 0.127284, 0.118165, 0.104945, 0.086119",\
              "0.141999, 0.135109, 0.125990, 0.112770, 0.093944",\
              "0.152507, 0.145617, 0.136498, 0.123278, 0.104453",\
              "0.166004, 0.159114, 0.149995, 0.136775, 0.117949"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005079") ;
            }
            fall_power("scalar") {
                values ("0.005079") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001408 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174980, 0.186372, 0.199196, 0.218045, 0.244225",\
              "0.167530, 0.178922, 0.191746, 0.210595, 0.236775",\
              "0.161937, 0.173329, 0.186153, 0.205002, 0.231182",\
              "0.154477, 0.165869, 0.178693, 0.197542, 0.223722",\
              "0.144826, 0.156218, 0.169042, 0.187891, 0.214071"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174980, 0.186372, 0.199196, 0.218045, 0.244225",\
              "0.167530, 0.178922, 0.191746, 0.210595, 0.236775",\
              "0.161937, 0.173329, 0.186153, 0.205002, 0.231182",\
              "0.154477, 0.165869, 0.178693, 0.197542, 0.223722",\
              "0.144826, 0.156218, 0.169042, 0.187891, 0.214071"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159418, 0.154012, 0.148762, 0.140795, 0.129982",\
              "0.169732, 0.164327, 0.159077, 0.151109, 0.140297",\
              "0.177557, 0.172152, 0.166902, 0.158934, 0.148122",\
              "0.188065, 0.182660, 0.177410, 0.169442, 0.158630",\
              "0.201562, 0.196157, 0.190907, 0.182939, 0.172126"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159418, 0.154012, 0.148762, 0.140795, 0.129982",\
              "0.169732, 0.164327, 0.159077, 0.151109, 0.140297",\
              "0.177557, 0.172152, 0.166902, 0.158934, 0.148122",\
              "0.188065, 0.182660, 0.177410, 0.169442, 0.158630",\
              "0.201562, 0.196157, 0.190907, 0.182939, 0.172126"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031805") ;
            }
            fall_power("scalar") {
                values ("0.031805") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.275465, 0.309465, 0.344440, 0.409497, 0.535764",\
              "0.283144, 0.317144, 0.352119, 0.417176, 0.543443",\
              "0.288420, 0.322420, 0.357395, 0.422452, 0.548719",\
              "0.296047, 0.330047, 0.365023, 0.430080, 0.556346",\
              "0.305529, 0.339529, 0.374504, 0.439561, 0.565828"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.275465, 0.309465, 0.344440, 0.409497, 0.535764",\
              "0.283144, 0.317144, 0.352119, 0.417176, 0.543443",\
              "0.288420, 0.322420, 0.357395, 0.422452, 0.548719",\
              "0.296047, 0.330047, 0.365023, 0.430080, 0.556346",\
              "0.305529, 0.339529, 0.374504, 0.439561, 0.565828"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.136444, 0.160783, 0.184676, 0.230566, 0.317511",\
              "0.143757, 0.168096, 0.191990, 0.237879, 0.324825",\
              "0.148782, 0.173121, 0.197014, 0.242904, 0.329849",\
              "0.156046, 0.180385, 0.204278, 0.250168, 0.337113",\
              "0.165076, 0.189415, 0.213309, 0.259198, 0.346144"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.136444, 0.160783, 0.184676, 0.230566, 0.317511",\
              "0.143757, 0.168096, 0.191990, 0.237879, 0.324825",\
              "0.148782, 0.173121, 0.197014, 0.242904, 0.329849",\
              "0.156046, 0.180385, 0.204278, 0.250168, 0.337113",\
              "0.165076, 0.189415, 0.213309, 0.259198, 0.346144"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.025254, 0.078511, 0.137801, 0.260942, 0.515119" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.025254, 0.078511, 0.137801, 0.260942, 0.515119" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019571, 0.058612, 0.102514, 0.189780, 0.366709" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019571, 0.058612, 0.102514, 0.189780, 0.366709" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001874, 0.001874, 0.001874, 0.001874, 0.001874") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.248126;
  }
  


}   /* cell() */

}   /* library() */

