Protel Design System Design Rule Check
PCB File : D:\Vending machine\Vending machine\PCB.PcbDoc
Date     : 2019/1/9
Time     : 16:17:18

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PWR1-1(630.63mil,3355.906mil) on Multi-Layer on Net NetFUSE_1_2
   Pad PWR1-2(630.63mil,3600mil) on Multi-Layer on Net GND
   Pad PWR1-3(433.78mil,3481.89mil) on Multi-Layer on Net GND

WARNING: Multilayer Pads with 0 size Hole found
   Pad PWR1-1(630.63mil,3355.906mil) on Multi-Layer
   Pad PWR1-2(630.63mil,3600mil) on Multi-Layer
   Pad PWR1-3(433.78mil,3481.89mil) on Multi-Layer

Processing Rule : Room R10 (Bounding Region = (8455mil, 3033.071mil, 8760mil, 3733.071mil) (InComponentClass('R10'))
Rule Violations :0

Processing Rule : Room R9 (Bounding Region = (8145mil, 3030mil, 8450mil, 3730mil) (InComponentClass('R9'))
Rule Violations :0

Processing Rule : Room R8 (Bounding Region = (7835mil, 3030mil, 8140mil, 3730mil) (InComponentClass('R8'))
Rule Violations :0

Processing Rule : Room R7 (Bounding Region = (7525mil, 3030mil, 7830mil, 3730mil) (InComponentClass('R7'))
Rule Violations :0

Processing Rule : Room R6 (Bounding Region = (7215mil, 3030mil, 7520mil, 3730mil) (InComponentClass('R6'))
Rule Violations :0

Processing Rule : Room R5 (Bounding Region = (6905mil, 3030mil, 7210mil, 3730mil) (InComponentClass('R5'))
Rule Violations :0

Processing Rule : Room R4 (Bounding Region = (6595mil, 3030mil, 6900mil, 3730mil) (InComponentClass('R4'))
Rule Violations :0

Processing Rule : Room R3 (Bounding Region = (6285mil, 3030mil, 6590mil, 3730mil) (InComponentClass('R3'))
Rule Violations :0

Processing Rule : Room R2 (Bounding Region = (5975mil, 3030mil, 6280mil, 3730mil) (InComponentClass('R2'))
Rule Violations :0

Processing Rule : Room R1 (Bounding Region = (5665mil, 3030mil, 5970mil, 3730mil) (InComponentClass('R1'))
Rule Violations :0

Processing Rule : Room C13 (Bounding Region = (8345.039mil, 1400mil, 8625.039mil, 2425mil) (InComponentClass('C13'))
Rule Violations :0

Processing Rule : Room C12 (Bounding Region = (8055.039mil, 1400mil, 8335.039mil, 2425mil) (InComponentClass('C12'))
Rule Violations :0

Processing Rule : Room C11 (Bounding Region = (7765.039mil, 1400mil, 8045.039mil, 2425mil) (InComponentClass('C11'))
Rule Violations :0

Processing Rule : Room C10 (Bounding Region = (7470.039mil, 1400mil, 7750.039mil, 2425mil) (InComponentClass('C10'))
Rule Violations :0

Processing Rule : Room C9 (Bounding Region = (7175.039mil, 1400mil, 7455.039mil, 2425mil) (InComponentClass('C9'))
Rule Violations :0

Processing Rule : Room C8 (Bounding Region = (6875.039mil, 1400mil, 7155.039mil, 2425mil) (InComponentClass('C8'))
Rule Violations :0

Processing Rule : Room C7 (Bounding Region = (6575.039mil, 1400mil, 6855.039mil, 2425mil) (InComponentClass('C7'))
Rule Violations :0

Processing Rule : Room C6 (Bounding Region = (6280.039mil, 1400mil, 6560.039mil, 2425mil) (InComponentClass('C6'))
Rule Violations :0

Processing Rule : Room C5 (Bounding Region = (5990.039mil, 1400mil, 6270.039mil, 2425mil) (InComponentClass('C5'))
Rule Violations :0

Processing Rule : Room C4 (Bounding Region = (5700.039mil, 1400.787mil, 5980.039mil, 2425.787mil) (InComponentClass('C4'))
Rule Violations :0

Processing Rule : Room C3 (Bounding Region = (3080mil, 3465mil, 3360mil, 4300mil) (InComponentClass('C3'))
Rule Violations :0

Processing Rule : Room C2 (Bounding Region = (2790mil, 3465mil, 3070mil, 4300mil) (InComponentClass('C2'))
Rule Violations :0

Processing Rule : Room C1 (Bounding Region = (2500mil, 3465mil, 2780mil, 4300mil) (InComponentClass('C1'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net V24 Between Track (5710mil,2170mil)(6025mil,2170mil) on Top Layer And Track (6112.44mil,1014.212mil)(6141.808mil,1043.58mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V24 Between Track (6332.598mil,2172.402mil)(6335mil,2170mil) on Top Layer And Track (6412.44mil,1014.212mil)(6441.808mil,1043.58mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V24 Between Track (6332.598mil,2172.402mil)(6335mil,2170mil) on Top Layer And Track (6707.44mil,1014.212mil)(6736.808mil,1043.58mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V24 Between Track (5812.44mil,1014.212mil)(5841.808mil,1043.58mil) on Top Layer And Track (6332.598mil,2172.402mil)(6335mil,2170mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V24 Between Track (5546.262mil,1043.034mil)(5551.808mil,1043.024mil) on Top Layer And Track (5710mil,2170mil)(6025mil,2170mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V24 Between Track (5546.262mil,1043.034mil)(5546.808mil,1043.58mil) on Top Layer And Track (5710mil,2170mil)(6025mil,2170mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (7255mil,777.44mil)(7545mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (5020mil,2535mil)(5022.598mil,2537.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (7190mil,2535mil)(7450.314mil,2535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (6265mil,2535mil)(6570mil,2535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (5950mil,2535mil)(6265mil,2535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (5190mil,777.44mil)(5475mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (420mil,2805mil)(845mil,2805mil) on Bottom Layer And Track (415.788mil,2800.788mil)(420mil,2805mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (6375mil,777.44mil)(6675mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (6080mil,777.44mil)(6375mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (6675mil,777.44mil)(6970mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (5775mil,777.44mil)(6080mil,777.44mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V3.3 Between Track (3200mil,2585mil)(3210mil,2595mil) on Top Layer And Track (3365mil,2595mil)(3366.418mil,2596.418mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V3.3 Between Track (3366.418mil,2596.418mil)(3366.418mil,2755.354mil) on Top Layer And Pad U1-131(3366.418mil,2755.354mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V3.3 Between Track (3366.418mil,2596.418mil)(3366.418mil,2755.354mil) on Top Layer And Pad U1-131(3366.418mil,2755.354mil) on Top Layer 
Rule Violations :20

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (196.85mil,3740.158mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (7675.158mil,3740.158mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (196.85mil,196.85mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (7675.158mil,196.85mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (4845mil,1755mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.84mil < 10mil) Between Via (3125mil,3500mil) from Top Layer to Bottom Layer And Pad U5-4(3165mil,3557.362mil) on Top Layer [Top Solder] Mask Sliver [6.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Via (650mil,2750mil) from Top Layer to Bottom Layer And Pad U4-1(711.142mil,2684.488mil) on Top Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.594mil < 10mil) Between Via (3050mil,3050mil) from Top Layer to Bottom Layer And Pad C15-2(3110mil,3095mil) on Top Layer [Top Solder] Mask Sliver [3.594mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.572mil < 10mil) Between Via (3500mil,3050mil) from Top Layer to Bottom Layer And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Solder] Mask Sliver [3.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.077mil < 10mil) Between Via (3425mil,3200mil) from Top Layer to Bottom Layer And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Solder] Mask Sliver [4.077mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.96mil < 10mil) Between Via (7100mil,2450mil) from Top Layer to Bottom Layer And Pad R23_R8-1(7030mil,2485.04mil) on Top Layer [Top Solder] Mask Sliver [8.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.96mil < 10mil) Between Via (7100mil,2450mil) from Top Layer to Bottom Layer And Pad R23_R8-2(7030mil,2414.96mil) on Top Layer [Top Solder] Mask Sliver [8.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.125mil < 10mil) Between Via (6275mil,2300mil) from Top Layer to Bottom Layer And Pad R22_R6-1(6339.96mil,2310mil) on Top Layer [Top Solder] Mask Sliver [9.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.125mil < 10mil) Between Via (4925mil,2300mil) from Top Layer to Bottom Layer And Pad R22_R1-2(4860.04mil,2310mil) on Top Layer [Top Solder] Mask Sliver [9.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.011mil < 10mil) Between Via (4700mil,2450mil) from Top Layer to Bottom Layer And Pad Q8_R1-3(4750mil,2485.788mil) on Top Layer [Top Solder] Mask Sliver [4.011mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.818mil < 10mil) Between Via (2375mil,2600mil) from Top Layer to Bottom Layer And Pad Q6_C3-2(2322.403mil,2605.787mil) on Top Layer [Top Solder] Mask Sliver [5.818mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.224mil < 10mil) Between Via (2000mil,2450mil) from Top Layer to Bottom Layer And Pad R21_C2-1(2030.041mil,2515.001mil) on Top Layer [Top Solder] Mask Sliver [3.224mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.676mil < 10mil) Between Via (2000mil,2450mil) from Top Layer to Bottom Layer And Pad R21_C2-2(1959.961mil,2515.001mil) on Top Layer [Top Solder] Mask Sliver [5.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.677mil < 10mil) Between Via (1700mil,2450mil) from Top Layer to Bottom Layer And Pad R21_C1-1(1740.041mil,2515.001mil) on Top Layer [Top Solder] Mask Sliver [5.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.223mil < 10mil) Between Via (1700mil,2450mil) from Top Layer to Bottom Layer And Pad R21_C1-2(1669.961mil,2515.001mil) on Top Layer [Top Solder] Mask Sliver [3.223mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.265mil < 10mil) Between Via (6875mil,800mil) from Top Layer to Bottom Layer And Pad Q6_C11-3(6930.04mil,829.21mil) on Top Layer [Top Solder] Mask Sliver [8.265mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.181mil < 10mil) Between Via (6725mil,1100mil) from Top Layer to Bottom Layer And Pad Q4_C10-3(6670.04mil,1094.21mil) on Top Layer [Top Solder] Mask Sliver [8.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.18mil < 10mil) Between Via (6425mil,1100mil) from Top Layer to Bottom Layer And Pad Q4_C9-3(6375.04mil,1094.21mil) on Top Layer [Top Solder] Mask Sliver [3.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.18mil < 10mil) Between Via (6125mil,1100mil) from Top Layer to Bottom Layer And Pad Q4_C8-3(6075.04mil,1094.21mil) on Top Layer [Top Solder] Mask Sliver [3.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.18mil < 10mil) Between Via (5825mil,1100mil) from Top Layer to Bottom Layer And Pad Q4_C7-3(5775.04mil,1094.21mil) on Top Layer [Top Solder] Mask Sliver [3.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.308mil < 10mil) Between Via (320mil,2505mil) from Top Layer to Bottom Layer And Pad D4-1(397.678mil,2510mil) on Top Layer [Top Solder] Mask Sliver [5.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.308mil < 10mil) Between Via (885mil,2510mil) from Top Layer to Bottom Layer And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Solder] Mask Sliver [5.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Via (950mil,2450mil) from Top Layer to Bottom Layer And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-2(3039.646mil,2664.804mil) on Top Layer And Pad U1-1(3039.646mil,2684.488mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-3(3039.646mil,2645.118mil) on Top Layer And Pad U1-2(3039.646mil,2664.804mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-4(3039.646mil,2625.434mil) on Top Layer And Pad U1-3(3039.646mil,2645.118mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-5(3039.646mil,2605.748mil) on Top Layer And Pad U1-4(3039.646mil,2625.434mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-6(3039.646mil,2586.064mil) on Top Layer And Pad U1-5(3039.646mil,2605.748mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(3039.646mil,2566.378mil) on Top Layer And Pad U1-6(3039.646mil,2586.064mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-8(3039.646mil,2546.692mil) on Top Layer And Pad U1-7(3039.646mil,2566.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-9(3039.646mil,2527.008mil) on Top Layer And Pad U1-8(3039.646mil,2546.692mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-10(3039.646mil,2507.322mil) on Top Layer And Pad U1-9(3039.646mil,2527.008mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-11(3039.646mil,2487.638mil) on Top Layer And Pad U1-10(3039.646mil,2507.322mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-12(3039.646mil,2467.952mil) on Top Layer And Pad U1-11(3039.646mil,2487.638mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-13(3039.646mil,2448.268mil) on Top Layer And Pad U1-12(3039.646mil,2467.952mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-14(3039.646mil,2428.582mil) on Top Layer And Pad U1-13(3039.646mil,2448.268mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-15(3039.646mil,2408.898mil) on Top Layer And Pad U1-14(3039.646mil,2428.582mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-16(3039.646mil,2389.212mil) on Top Layer And Pad U1-15(3039.646mil,2408.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-17(3039.646mil,2369.528mil) on Top Layer And Pad U1-16(3039.646mil,2389.212mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-18(3039.646mil,2349.842mil) on Top Layer And Pad U1-17(3039.646mil,2369.528mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-19(3039.646mil,2330.158mil) on Top Layer And Pad U1-18(3039.646mil,2349.842mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-20(3039.646mil,2310.472mil) on Top Layer And Pad U1-19(3039.646mil,2330.158mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-21(3039.646mil,2290.788mil) on Top Layer And Pad U1-20(3039.646mil,2310.472mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-22(3039.646mil,2271.102mil) on Top Layer And Pad U1-21(3039.646mil,2290.788mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-23(3039.646mil,2251.418mil) on Top Layer And Pad U1-22(3039.646mil,2271.102mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-24(3039.646mil,2231.732mil) on Top Layer And Pad U1-23(3039.646mil,2251.418mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-25(3039.646mil,2212.048mil) on Top Layer And Pad U1-24(3039.646mil,2231.732mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-26(3039.646mil,2192.362mil) on Top Layer And Pad U1-25(3039.646mil,2212.048mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-27(3039.646mil,2172.678mil) on Top Layer And Pad U1-26(3039.646mil,2192.362mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-28(3039.646mil,2152.992mil) on Top Layer And Pad U1-27(3039.646mil,2172.678mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-29(3039.646mil,2133.308mil) on Top Layer And Pad U1-28(3039.646mil,2152.992mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-30(3039.646mil,2113.622mil) on Top Layer And Pad U1-29(3039.646mil,2133.308mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-31(3039.646mil,2093.938mil) on Top Layer And Pad U1-30(3039.646mil,2113.622mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(3039.646mil,2074.252mil) on Top Layer And Pad U1-31(3039.646mil,2093.938mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-33(3039.646mil,2054.566mil) on Top Layer And Pad U1-32(3039.646mil,2074.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-34(3039.646mil,2034.882mil) on Top Layer And Pad U1-33(3039.646mil,2054.566mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-35(3039.646mil,2015.196mil) on Top Layer And Pad U1-34(3039.646mil,2034.882mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-36(3039.646mil,1995.512mil) on Top Layer And Pad U1-35(3039.646mil,2015.196mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-38(3130.196mil,1924.646mil) on Top Layer And Pad U1-37(3110.512mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-39(3149.882mil,1924.646mil) on Top Layer And Pad U1-38(3130.196mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-40(3169.568mil,1924.646mil) on Top Layer And Pad U1-39(3149.882mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-41(3189.252mil,1924.646mil) on Top Layer And Pad U1-40(3169.568mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-42(3208.938mil,1924.646mil) on Top Layer And Pad U1-41(3189.252mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-43(3228.622mil,1924.646mil) on Top Layer And Pad U1-42(3208.938mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-44(3248.308mil,1924.646mil) on Top Layer And Pad U1-43(3228.622mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-45(3267.992mil,1924.646mil) on Top Layer And Pad U1-44(3248.308mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-46(3287.678mil,1924.646mil) on Top Layer And Pad U1-45(3267.992mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-47(3307.362mil,1924.646mil) on Top Layer And Pad U1-46(3287.678mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-48(3327.048mil,1924.646mil) on Top Layer And Pad U1-47(3307.362mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-49(3346.732mil,1924.646mil) on Top Layer And Pad U1-48(3327.048mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-50(3366.418mil,1924.646mil) on Top Layer And Pad U1-49(3346.732mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-51(3386.102mil,1924.646mil) on Top Layer And Pad U1-50(3366.418mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-52(3405.788mil,1924.646mil) on Top Layer And Pad U1-51(3386.102mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-53(3425.472mil,1924.646mil) on Top Layer And Pad U1-52(3405.788mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-54(3445.158mil,1924.646mil) on Top Layer And Pad U1-53(3425.472mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-55(3464.842mil,1924.646mil) on Top Layer And Pad U1-54(3445.158mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-56(3484.528mil,1924.646mil) on Top Layer And Pad U1-55(3464.842mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-57(3504.212mil,1924.646mil) on Top Layer And Pad U1-56(3484.528mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-58(3523.898mil,1924.646mil) on Top Layer And Pad U1-57(3504.212mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-59(3543.582mil,1924.646mil) on Top Layer And Pad U1-58(3523.898mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-60(3563.268mil,1924.646mil) on Top Layer And Pad U1-59(3543.582mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-61(3582.952mil,1924.646mil) on Top Layer And Pad U1-60(3563.268mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-62(3602.638mil,1924.646mil) on Top Layer And Pad U1-61(3582.952mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-63(3622.322mil,1924.646mil) on Top Layer And Pad U1-62(3602.638mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-64(3642.008mil,1924.646mil) on Top Layer And Pad U1-63(3622.322mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-65(3661.692mil,1924.646mil) on Top Layer And Pad U1-64(3642.008mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-66(3681.378mil,1924.646mil) on Top Layer And Pad U1-65(3661.692mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-67(3701.064mil,1924.646mil) on Top Layer And Pad U1-66(3681.378mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-68(3720.748mil,1924.646mil) on Top Layer And Pad U1-67(3701.064mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-69(3740.434mil,1924.646mil) on Top Layer And Pad U1-68(3720.748mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-70(3760.118mil,1924.646mil) on Top Layer And Pad U1-69(3740.434mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-71(3779.804mil,1924.646mil) on Top Layer And Pad U1-70(3760.118mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-72(3799.488mil,1924.646mil) on Top Layer And Pad U1-71(3779.804mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-74(3870.354mil,2015.196mil) on Top Layer And Pad U1-73(3870.354mil,1995.512mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-75(3870.354mil,2034.882mil) on Top Layer And Pad U1-74(3870.354mil,2015.196mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-76(3870.354mil,2054.566mil) on Top Layer And Pad U1-75(3870.354mil,2034.882mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-77(3870.354mil,2074.252mil) on Top Layer And Pad U1-76(3870.354mil,2054.566mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-78(3870.354mil,2093.938mil) on Top Layer And Pad U1-77(3870.354mil,2074.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-79(3870.354mil,2113.622mil) on Top Layer And Pad U1-78(3870.354mil,2093.938mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-80(3870.354mil,2133.308mil) on Top Layer And Pad U1-79(3870.354mil,2113.622mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-81(3870.354mil,2152.992mil) on Top Layer And Pad U1-80(3870.354mil,2133.308mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.231mil < 10mil) Between Via (3800mil,2150mil) from Top Layer to Bottom Layer And Pad U1-80(3870.354mil,2133.308mil) on Top Layer [Top Solder] Mask Sliver [7.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-82(3870.354mil,2172.678mil) on Top Layer And Pad U1-81(3870.354mil,2152.992mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.032mil < 10mil) Between Via (3800mil,2150mil) from Top Layer to Bottom Layer And Pad U1-81(3870.354mil,2152.992mil) on Top Layer [Top Solder] Mask Sliver [4.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-83(3870.354mil,2192.362mil) on Top Layer And Pad U1-82(3870.354mil,2172.678mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.847mil < 10mil) Between Via (3800mil,2150mil) from Top Layer to Bottom Layer And Pad U1-82(3870.354mil,2172.678mil) on Top Layer [Top Solder] Mask Sliver [9.847mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-84(3870.354mil,2212.048mil) on Top Layer And Pad U1-83(3870.354mil,2192.362mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-85(3870.354mil,2231.732mil) on Top Layer And Pad U1-84(3870.354mil,2212.048mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-86(3870.354mil,2251.418mil) on Top Layer And Pad U1-85(3870.354mil,2231.732mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-87(3870.354mil,2271.102mil) on Top Layer And Pad U1-86(3870.354mil,2251.418mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-88(3870.354mil,2290.788mil) on Top Layer And Pad U1-87(3870.354mil,2271.102mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-89(3870.354mil,2310.472mil) on Top Layer And Pad U1-88(3870.354mil,2290.788mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-90(3870.354mil,2330.158mil) on Top Layer And Pad U1-89(3870.354mil,2310.472mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-91(3870.354mil,2349.842mil) on Top Layer And Pad U1-90(3870.354mil,2330.158mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-92(3870.354mil,2369.528mil) on Top Layer And Pad U1-91(3870.354mil,2349.842mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-93(3870.354mil,2389.212mil) on Top Layer And Pad U1-92(3870.354mil,2369.528mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-94(3870.354mil,2408.898mil) on Top Layer And Pad U1-93(3870.354mil,2389.212mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-95(3870.354mil,2428.582mil) on Top Layer And Pad U1-94(3870.354mil,2408.898mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-96(3870.354mil,2448.268mil) on Top Layer And Pad U1-95(3870.354mil,2428.582mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-97(3870.354mil,2467.952mil) on Top Layer And Pad U1-96(3870.354mil,2448.268mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-98(3870.354mil,2487.638mil) on Top Layer And Pad U1-97(3870.354mil,2467.952mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-99(3870.354mil,2507.322mil) on Top Layer And Pad U1-98(3870.354mil,2487.638mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-100(3870.354mil,2527.008mil) on Top Layer And Pad U1-99(3870.354mil,2507.322mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-101(3870.354mil,2546.692mil) on Top Layer And Pad U1-100(3870.354mil,2527.008mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-102(3870.354mil,2566.378mil) on Top Layer And Pad U1-101(3870.354mil,2546.692mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-103(3870.354mil,2586.064mil) on Top Layer And Pad U1-102(3870.354mil,2566.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-104(3870.354mil,2605.748mil) on Top Layer And Pad U1-103(3870.354mil,2586.064mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-105(3870.354mil,2625.434mil) on Top Layer And Pad U1-104(3870.354mil,2605.748mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-106(3870.354mil,2645.118mil) on Top Layer And Pad U1-105(3870.354mil,2625.434mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-107(3870.354mil,2664.804mil) on Top Layer And Pad U1-106(3870.354mil,2645.118mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-108(3870.354mil,2684.488mil) on Top Layer And Pad U1-107(3870.354mil,2664.804mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-110(3779.804mil,2755.354mil) on Top Layer And Pad U1-109(3799.488mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-111(3760.118mil,2755.354mil) on Top Layer And Pad U1-110(3779.804mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-112(3740.434mil,2755.354mil) on Top Layer And Pad U1-111(3760.118mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-113(3720.748mil,2755.354mil) on Top Layer And Pad U1-112(3740.434mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-114(3701.064mil,2755.354mil) on Top Layer And Pad U1-113(3720.748mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-115(3681.378mil,2755.354mil) on Top Layer And Pad U1-114(3701.064mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-116(3661.692mil,2755.354mil) on Top Layer And Pad U1-115(3681.378mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-117(3642.008mil,2755.354mil) on Top Layer And Pad U1-116(3661.692mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-118(3622.322mil,2755.354mil) on Top Layer And Pad U1-117(3642.008mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-119(3602.638mil,2755.354mil) on Top Layer And Pad U1-118(3622.322mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-120(3582.952mil,2755.354mil) on Top Layer And Pad U1-119(3602.638mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-121(3563.268mil,2755.354mil) on Top Layer And Pad U1-120(3582.952mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-122(3543.582mil,2755.354mil) on Top Layer And Pad U1-121(3563.268mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-123(3523.898mil,2755.354mil) on Top Layer And Pad U1-122(3543.582mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-124(3504.212mil,2755.354mil) on Top Layer And Pad U1-123(3523.898mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-125(3484.528mil,2755.354mil) on Top Layer And Pad U1-124(3504.212mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-126(3464.842mil,2755.354mil) on Top Layer And Pad U1-125(3484.528mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-127(3445.158mil,2755.354mil) on Top Layer And Pad U1-126(3464.842mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-128(3425.472mil,2755.354mil) on Top Layer And Pad U1-127(3445.158mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-129(3405.788mil,2755.354mil) on Top Layer And Pad U1-128(3425.472mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-130(3386.102mil,2755.354mil) on Top Layer And Pad U1-129(3405.788mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-131(3366.418mil,2755.354mil) on Top Layer And Pad U1-130(3386.102mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-132(3346.732mil,2755.354mil) on Top Layer And Pad U1-131(3366.418mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-133(3327.048mil,2755.354mil) on Top Layer And Pad U1-132(3346.732mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-134(3307.362mil,2755.354mil) on Top Layer And Pad U1-133(3327.048mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-135(3287.678mil,2755.354mil) on Top Layer And Pad U1-134(3307.362mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-136(3267.992mil,2755.354mil) on Top Layer And Pad U1-135(3287.678mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-137(3248.308mil,2755.354mil) on Top Layer And Pad U1-136(3267.992mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-138(3228.622mil,2755.354mil) on Top Layer And Pad U1-137(3248.308mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-139(3208.938mil,2755.354mil) on Top Layer And Pad U1-138(3228.622mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-140(3189.252mil,2755.354mil) on Top Layer And Pad U1-139(3208.938mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-141(3169.568mil,2755.354mil) on Top Layer And Pad U1-140(3189.252mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-142(3149.882mil,2755.354mil) on Top Layer And Pad U1-141(3169.568mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-143(3130.196mil,2755.354mil) on Top Layer And Pad U1-142(3149.882mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-144(3110.512mil,2755.354mil) on Top Layer And Pad U1-143(3130.196mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.701mil < 10mil) Between Via (425mil,2300mil) from Top Layer to Bottom Layer And Pad L1-1(285mil,2345mil) on Top Layer [Top Solder] Mask Sliver [0.701mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.701mil < 10mil) Between Via (425mil,2000mil) from Top Layer to Bottom Layer And Pad L1-2(285mil,1951.299mil) on Top Layer [Top Solder] Mask Sliver [0.701mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.356mil < 10mil) Between Via (950mil,2450mil) from Top Layer to Bottom Layer And Pad L2-1(825mil,2341.85mil) on Top Layer [Top Solder] Mask Sliver [0.356mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-3(4493.74mil,3749.331mil) on Top Layer And Pad USB2-2(4519.331mil,3749.331mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-4(4468.15mil,3749.331mil) on Top Layer And Pad USB2-3(4493.74mil,3749.331mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.261mil < 10mil) Between Via (500mil,3350mil) from Top Layer to Bottom Layer And Pad PWR1-1(630.63mil,3355.906mil) on Multi-Layer [Top Solder] Mask Sliver [9.261mil] / [Bottom Solder] Mask Sliver [9.261mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.832mil < 10mil) Between Via (4400mil,3050mil) from Top Layer to Bottom Layer And Pad Y2-1(4461.457mil,3010mil) on Multi-Layer [Top Solder] Mask Sliver [8.831mil] / [Bottom Solder] Mask Sliver [8.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.944mil < 10mil) Between Via (1325mil,2000mil) from Top Layer to Bottom Layer And Pad U2-0(1301.85mil,1920mil) on Multi-Layer [Top Solder] Mask Sliver [8.944mil] / [Bottom Solder] Mask Sliver [8.944mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.695mil < 10mil) Between Via (1250mil,1550mil) from Top Layer to Bottom Layer And Pad U2-17(1180mil,1520mil) on Multi-Layer [Top Solder] Mask Sliver [4.695mil] / [Bottom Solder] Mask Sliver [4.695mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.695mil < 10mil) Between Via (1250mil,1250mil) from Top Layer to Bottom Layer And Pad U2-20(1180mil,1220mil) on Multi-Layer [Top Solder] Mask Sliver [4.695mil] / [Bottom Solder] Mask Sliver [4.695mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.834mil < 10mil) Between Via (725mil,1700mil) from Top Layer to Bottom Layer And Pad C29-2(775mil,1645mil) on Multi-Layer [Top Solder] Mask Sliver [9.834mil] / [Bottom Solder] Mask Sliver [9.834mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.268mil < 10mil) Between Via (3875mil,200mil) from Top Layer to Bottom Layer And Pad P3-3(3925mil,245mil) on Multi-Layer [Top Solder] Mask Sliver [4.268mil] / [Bottom Solder] Mask Sliver [4.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.268mil < 10mil) Between Via (3875mil,200mil) from Top Layer to Bottom Layer And Pad P3-2(3825mil,245mil) on Multi-Layer [Top Solder] Mask Sliver [4.268mil] / [Bottom Solder] Mask Sliver [4.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.048mil < 10mil) Between Via (5900mil,1850mil) from Top Layer to Bottom Layer And Pad Matrix1-3(5815.354mil,1825mil) on Multi-Layer [Top Solder] Mask Sliver [6.048mil] / [Bottom Solder] Mask Sliver [6.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.279mil < 10mil) Between Via (5900mil,1850mil) from Top Layer to Bottom Layer And Pad Matrix1-4(5980.709mil,1825mil) on Multi-Layer [Top Solder] Mask Sliver [2.279mil] / [Bottom Solder] Mask Sliver [2.279mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.964mil < 10mil) Between Via (6725mil,1700mil) from Top Layer to Bottom Layer And Pad Matrix1-18(6642.126mil,1659.646mil) on Multi-Layer [Top Solder] Mask Sliver [9.964mil] / [Bottom Solder] Mask Sliver [9.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.61mil < 10mil) Between Via (6725mil,1700mil) from Top Layer to Bottom Layer And Pad Matrix1-19(6807.48mil,1659.646mil) on Multi-Layer [Top Solder] Mask Sliver [9.61mil] / [Bottom Solder] Mask Sliver [9.61mil]
Rule Violations :183

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (3348.268mil,3569.173mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (3586.732mil,3310.827mil) on Top Overlay And Pad U6-1(3620mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4005mil,848.937mil) on Top Overlay And Pad C3-2(4030mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4055mil,848.937mil) on Top Overlay And Pad C3-2(4030mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4055mil,741.063mil) on Top Overlay And Pad C3-1(4030mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4005mil,741.063mil) on Top Overlay And Pad C3-1(4030mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3805mil,833.937mil) on Top Overlay And Pad C5-2(3830mil,815.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3855mil,833.937mil) on Top Overlay And Pad C5-2(3830mil,815.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3855mil,726.063mil) on Top Overlay And Pad C5-1(3830mil,744.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3805mil,726.063mil) on Top Overlay And Pad C5-1(3830mil,744.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2693.937mil,2395mil) on Top Overlay And Pad C14-2(2675.04mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2693.937mil,2345mil) on Top Overlay And Pad C14-2(2675.04mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2586.063mil,2345mil) on Top Overlay And Pad C14-1(2604.96mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2586.063mil,2395mil) on Top Overlay And Pad C14-1(2604.96mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3605mil,1583.937mil) on Top Overlay And Pad C11-2(3630mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3655mil,1583.937mil) on Top Overlay And Pad C11-2(3630mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3655mil,1476.063mil) on Top Overlay And Pad C11-1(3630mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3605mil,1476.063mil) on Top Overlay And Pad C11-1(3630mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3130mil,1583.937mil) on Top Overlay And Pad C10-2(3155mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3180mil,1583.937mil) on Top Overlay And Pad C10-2(3155mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3180mil,1476.063mil) on Top Overlay And Pad C10-1(3155mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3130mil,1476.063mil) on Top Overlay And Pad C10-1(3155mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3800mil,1583.937mil) on Top Overlay And Pad C13-2(3825mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3850mil,1583.937mil) on Top Overlay And Pad C13-2(3825mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3850mil,1476.063mil) on Top Overlay And Pad C13-1(3825mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3800mil,1476.063mil) on Top Overlay And Pad C13-1(3825mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3365mil,1583.937mil) on Top Overlay And Pad C12-2(3390mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3415mil,1583.937mil) on Top Overlay And Pad C12-2(3390mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3415mil,1476.063mil) on Top Overlay And Pad C12-1(3390mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3365mil,1476.063mil) on Top Overlay And Pad C12-1(3390mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3135mil,3076.102mil) on Top Overlay And Pad C15-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3085mil,3076.102mil) on Top Overlay And Pad C15-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3085mil,3183.976mil) on Top Overlay And Pad C15-1(3110mil,3165.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3135mil,3183.977mil) on Top Overlay And Pad C15-1(3110mil,3165.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3585mil,3076.063mil) on Top Overlay And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3535mil,3076.063mil) on Top Overlay And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3535mil,3183.937mil) on Top Overlay And Pad C17-1(3560mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3585mil,3183.937mil) on Top Overlay And Pad C17-1(3560mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3385mil,3076.063mil) on Top Overlay And Pad C16-2(3360mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3335mil,3076.063mil) on Top Overlay And Pad C16-2(3360mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3335mil,3183.937mil) on Top Overlay And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3385mil,3183.937mil) on Top Overlay And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2150mil) on Top Overlay And Pad C22-2(4309.96mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2200mil) on Top Overlay And Pad C22-2(4309.96mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4398.937mil,2200mil) on Top Overlay And Pad C22-1(4380.04mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4398.937mil,2150mil) on Top Overlay And Pad C22-1(4380.04mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3920mil,3076.063mil) on Top Overlay And Pad C21-2(3895mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3870mil,3076.063mil) on Top Overlay And Pad C21-2(3895mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3870mil,3183.937mil) on Top Overlay And Pad C21-1(3895mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3920mil,3183.937mil) on Top Overlay And Pad C21-1(3895mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4276.063mil,2430mil) on Top Overlay And Pad C26-2(4294.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4276.063mil,2480mil) on Top Overlay And Pad C26-2(4294.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4383.937mil,2480mil) on Top Overlay And Pad C26-1(4365.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4383.937mil,2430mil) on Top Overlay And Pad C26-1(4365.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1775mil,3770.332mil) on Top Overlay And Pad C1-2(1800mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1825mil,3770.332mil) on Top Overlay And Pad C1-2(1800mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (1825mil,3662.458mil) on Top Overlay And Pad C1-1(1800mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (1775mil,3662.458mil) on Top Overlay And Pad C1-1(1800mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2015mil,3770.332mil) on Top Overlay And Pad C2-2(2040mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2065mil,3770.332mil) on Top Overlay And Pad C2-2(2040mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (2065mil,3662.458mil) on Top Overlay And Pad C2-1(2040mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (2015mil,3662.458mil) on Top Overlay And Pad C2-1(2040mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2285mil,3770.332mil) on Top Overlay And Pad C4-2(2310mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2335mil,3770.332mil) on Top Overlay And Pad C4-2(2310mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (2335mil,3662.458mil) on Top Overlay And Pad C4-1(2310mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (2285mil,3662.458mil) on Top Overlay And Pad C4-1(2310mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4230mil,3318.937mil) on Top Overlay And Pad C32-2(4255mil,3300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4280mil,3318.937mil) on Top Overlay And Pad C32-2(4255mil,3300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4280mil,3211.063mil) on Top Overlay And Pad C32-1(4255mil,3229.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4230mil,3211.063mil) on Top Overlay And Pad C32-1(4255mil,3229.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4391.063mil,2835mil) on Top Overlay And Pad C33-2(4409.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4391.063mil,2885mil) on Top Overlay And Pad C33-2(4409.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4498.937mil,2885mil) on Top Overlay And Pad C33-1(4480.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4498.937mil,2835mil) on Top Overlay And Pad C33-1(4480.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3513.937mil,3630mil) on Top Overlay And Pad C31-2(3495.04mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3513.937mil,3580mil) on Top Overlay And Pad C31-2(3495.04mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3406.063mil,3580mil) on Top Overlay And Pad C31-1(3424.96mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3406.063mil,3630mil) on Top Overlay And Pad C31-1(3424.96mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1445mil,3406.063mil) on Top Overlay And Pad C19-2(1420mil,3424.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1395mil,3406.063mil) on Top Overlay And Pad C19-2(1420mil,3424.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1395mil,3513.937mil) on Top Overlay And Pad C19-1(1420mil,3495.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1445mil,3513.937mil) on Top Overlay And Pad C19-1(1420mil,3495.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (810mil,1378.937mil) on Top Overlay And Pad C24-2(835mil,1360.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (860mil,1378.937mil) on Top Overlay And Pad C24-2(835mil,1360.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (860mil,1271.063mil) on Top Overlay And Pad C24-1(835mil,1289.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (810mil,1271.063mil) on Top Overlay And Pad C24-1(835mil,1289.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115mil,1761.063mil) on Top Overlay And Pad C25-2(90mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (65mil,1761.063mil) on Top Overlay And Pad C25-2(90mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (65mil,1868.937mil) on Top Overlay And Pad C25-1(90mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (115mil,1868.937mil) on Top Overlay And Pad C25-1(90mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (655mil,1761.063mil) on Top Overlay And Pad C30-2(630mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (605mil,1761.063mil) on Top Overlay And Pad C30-2(630mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (605mil,1868.937mil) on Top Overlay And Pad C30-1(630mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (655mil,1868.937mil) on Top Overlay And Pad C30-1(630mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.144mil < 10mil) Between Arc (3027.835mil,2711.063mil) on Top Overlay And Pad U1-1(3039.646mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.144mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2100mil,2393.937mil) on Top Overlay And Pad C6-2(2125mil,2375.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2150mil,2393.937mil) on Top Overlay And Pad C6-2(2125mil,2375.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2150mil,2286.063mil) on Top Overlay And Pad C6-1(2125mil,2304.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2100mil,2286.063mil) on Top Overlay And Pad C6-1(2125mil,2304.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2226.063mil,2350mil) on Top Overlay And Pad C7-2(2244.96mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2226.063mil,2400mil) on Top Overlay And Pad C7-2(2244.96mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2333.937mil,2400mil) on Top Overlay And Pad C7-1(2315.04mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2333.937mil,2350mil) on Top Overlay And Pad C7-1(2315.04mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2226.063mil,2245mil) on Top Overlay And Pad C8-2(2244.96mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2226.063mil,2295mil) on Top Overlay And Pad C8-2(2244.96mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2333.937mil,2295mil) on Top Overlay And Pad C8-1(2315.04mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2333.937mil,2245mil) on Top Overlay And Pad C8-1(2315.04mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4338.937mil,2885mil) on Top Overlay And Pad C34-2(4320.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4338.937mil,2835mil) on Top Overlay And Pad C34-2(4320.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4231.063mil,2835mil) on Top Overlay And Pad C34-1(4249.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4231.063mil,2885mil) on Top Overlay And Pad C34-1(4249.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.969mil < 10mil) Between Arc (4345.827mil,3546.693mil) on Top Overlay And Pad U7-1(4357.638mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3145.512mil,3399.882mil)(3145.512mil,3510.118mil) on Top Overlay And Pad U5-5(3165mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-5(3165mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-6(3215mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-7(3265mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3334.488mil,3399.882mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-8(3315mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-8(3315mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3145.512mil,3399.882mil)(3145.512mil,3510.118mil) on Top Overlay And Pad U5-4(3165mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-4(3165mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-3(3215mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-2(3265mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3334.488mil,3399.882mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3789.488mil,3369.882mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-5(3770mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3480.118mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-5(3770mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3480.118mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-6(3720mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3480.118mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-7(3670mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3600.512mil,3369.882mil)(3600.512mil,3480.118mil) on Top Overlay And Pad U6-8(3620mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3480.118mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-8(3620mil,3527.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3789.488mil,3369.882mil)(3789.488mil,3480.118mil) on Top Overlay And Pad U6-4(3770mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3369.882mil)(3789.488mil,3369.882mil) on Top Overlay And Pad U6-4(3770mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3369.882mil)(3789.488mil,3369.882mil) on Top Overlay And Pad U6-3(3720mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3369.882mil)(3789.488mil,3369.882mil) on Top Overlay And Pad U6-2(3670mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3600.512mil,3369.882mil)(3600.512mil,3480.118mil) on Top Overlay And Pad U6-1(3620mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3600.512mil,3369.882mil)(3789.488mil,3369.882mil) on Top Overlay And Pad U6-1(3620mil,3322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2745.316mil)(2109.212mil,2797.284mil) on Top Overlay And Pad R17_C3-1(2149.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.708mil,2745.316mil)(2190.708mil,2797.284mil) on Top Overlay And Pad R17_C3-1(2149.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2109.212mil,2745.316mil)(2190.708mil,2745.316mil) on Top Overlay And Pad R17_C3-1(2149.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2832.716mil)(2109.212mil,2884.686mil) on Top Overlay And Pad R17_C3-2(2149.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.708mil,2832.716mil)(2190.708mil,2884.686mil) on Top Overlay And Pad R17_C3-2(2149.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2884.686mil)(2190.708mil,2884.686mil) on Top Overlay And Pad R17_C3-2(2149.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2745.316mil)(1819.212mil,2797.284mil) on Top Overlay And Pad R17_C2-1(1859.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1900.708mil,2745.316mil)(1900.708mil,2797.284mil) on Top Overlay And Pad R17_C2-1(1859.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1819.212mil,2745.316mil)(1900.708mil,2745.316mil) on Top Overlay And Pad R17_C2-1(1859.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2832.716mil)(1819.212mil,2884.686mil) on Top Overlay And Pad R17_C2-2(1859.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1900.708mil,2832.716mil)(1900.708mil,2884.686mil) on Top Overlay And Pad R17_C2-2(1859.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2884.686mil)(1900.708mil,2884.686mil) on Top Overlay And Pad R17_C2-2(1859.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2745.316mil)(1529.212mil,2797.284mil) on Top Overlay And Pad R17_C1-1(1569.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1610.708mil,2745.316mil)(1610.708mil,2797.284mil) on Top Overlay And Pad R17_C1-1(1569.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1529.212mil,2745.316mil)(1610.708mil,2745.316mil) on Top Overlay And Pad R17_C1-1(1569.96mil,2779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2832.716mil)(1529.212mil,2884.686mil) on Top Overlay And Pad R17_C1-2(1569.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1610.708mil,2832.716mil)(1610.708mil,2884.686mil) on Top Overlay And Pad R17_C1-2(1569.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2884.686mil)(1610.708mil,2884.686mil) on Top Overlay And Pad R17_C1-2(1569.96mil,2850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.252mil,855.316mil)(7369.252mil,907.284mil) on Top Overlay And Pad R17_C13-1(7410mil,889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7450.748mil,855.316mil)(7450.748mil,907.284mil) on Top Overlay And Pad R17_C13-1(7410mil,889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7369.252mil,855.316mil)(7450.748mil,855.316mil) on Top Overlay And Pad R17_C13-1(7410mil,889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.252mil,942.716mil)(7369.252mil,994.686mil) on Top Overlay And Pad R17_C13-2(7410mil,960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7450.748mil,942.716mil)(7450.748mil,994.686mil) on Top Overlay And Pad R17_C13-2(7410mil,960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.252mil,994.686mil)(7450.748mil,994.686mil) on Top Overlay And Pad R17_C13-2(7410mil,960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7079.252mil,870.316mil)(7160.748mil,870.316mil) on Top Overlay And Pad R17_C12-1(7120mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.252mil,870.316mil)(7079.252mil,922.284mil) on Top Overlay And Pad R17_C12-1(7120mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.748mil,870.316mil)(7160.748mil,922.284mil) on Top Overlay And Pad R17_C12-1(7120mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.252mil,1009.686mil)(7160.748mil,1009.686mil) on Top Overlay And Pad R17_C12-2(7120mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.252mil,957.716mil)(7079.252mil,1009.686mil) on Top Overlay And Pad R17_C12-2(7120mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.748mil,957.716mil)(7160.748mil,1009.686mil) on Top Overlay And Pad R17_C12-2(7120mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.252mil,870.316mil)(6789.252mil,922.284mil) on Top Overlay And Pad R17_C11-1(6830mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.748mil,870.316mil)(6870.748mil,922.284mil) on Top Overlay And Pad R17_C11-1(6830mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6789.252mil,870.316mil)(6870.748mil,870.316mil) on Top Overlay And Pad R17_C11-1(6830mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.252mil,957.716mil)(6789.252mil,1009.686mil) on Top Overlay And Pad R17_C11-2(6830mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.748mil,957.716mil)(6870.748mil,1009.686mil) on Top Overlay And Pad R17_C11-2(6830mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.252mil,1009.686mil)(6870.748mil,1009.686mil) on Top Overlay And Pad R17_C11-2(6830mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.252mil,870.316mil)(6494.252mil,922.284mil) on Top Overlay And Pad R17_C10-1(6535mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6575.748mil,870.316mil)(6575.748mil,922.284mil) on Top Overlay And Pad R17_C10-1(6535mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6494.252mil,870.316mil)(6575.748mil,870.316mil) on Top Overlay And Pad R17_C10-1(6535mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.252mil,957.716mil)(6494.252mil,1009.686mil) on Top Overlay And Pad R17_C10-2(6535mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6575.748mil,957.716mil)(6575.748mil,1009.686mil) on Top Overlay And Pad R17_C10-2(6535mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.252mil,1009.686mil)(6575.748mil,1009.686mil) on Top Overlay And Pad R17_C10-2(6535mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6199.252mil,870.316mil)(6280.748mil,870.316mil) on Top Overlay And Pad R17_C9-1(6240mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.252mil,870.316mil)(6199.252mil,922.284mil) on Top Overlay And Pad R17_C9-1(6240mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6280.748mil,870.316mil)(6280.748mil,922.284mil) on Top Overlay And Pad R17_C9-1(6240mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.252mil,1009.686mil)(6280.748mil,1009.686mil) on Top Overlay And Pad R17_C9-2(6240mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.252mil,957.716mil)(6199.252mil,1009.686mil) on Top Overlay And Pad R17_C9-2(6240mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6280.748mil,957.716mil)(6280.748mil,1009.686mil) on Top Overlay And Pad R17_C9-2(6240mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.252mil,860.316mil)(5899.252mil,912.284mil) on Top Overlay And Pad R17_C8-1(5940mil,894.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5980.748mil,860.316mil)(5980.748mil,912.284mil) on Top Overlay And Pad R17_C8-1(5940mil,894.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5899.252mil,860.316mil)(5980.748mil,860.316mil) on Top Overlay And Pad R17_C8-1(5940mil,894.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.252mil,947.716mil)(5899.252mil,999.686mil) on Top Overlay And Pad R17_C8-2(5940mil,965.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5980.748mil,947.716mil)(5980.748mil,999.686mil) on Top Overlay And Pad R17_C8-2(5940mil,965.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.252mil,999.686mil)(5980.748mil,999.686mil) on Top Overlay And Pad R17_C8-2(5940mil,965.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.252mil,870.316mil)(5599.252mil,922.284mil) on Top Overlay And Pad R17_C7-1(5640mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5680.748mil,870.316mil)(5680.748mil,922.284mil) on Top Overlay And Pad R17_C7-1(5640mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5599.252mil,870.316mil)(5680.748mil,870.316mil) on Top Overlay And Pad R17_C7-1(5640mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.252mil,957.716mil)(5599.252mil,1009.686mil) on Top Overlay And Pad R17_C7-2(5640mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5680.748mil,957.716mil)(5680.748mil,1009.686mil) on Top Overlay And Pad R17_C7-2(5640mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.252mil,1009.686mil)(5680.748mil,1009.686mil) on Top Overlay And Pad R17_C7-2(5640mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.252mil,870.316mil)(5304.252mil,922.284mil) on Top Overlay And Pad R17_C6-1(5345mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5385.748mil,870.316mil)(5385.748mil,922.284mil) on Top Overlay And Pad R17_C6-1(5345mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5304.252mil,870.316mil)(5385.748mil,870.316mil) on Top Overlay And Pad R17_C6-1(5345mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.252mil,957.716mil)(5304.252mil,1009.686mil) on Top Overlay And Pad R17_C6-2(5345mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5385.748mil,957.716mil)(5385.748mil,1009.686mil) on Top Overlay And Pad R17_C6-2(5345mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.252mil,1009.686mil)(5385.748mil,1009.686mil) on Top Overlay And Pad R17_C6-2(5345mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.252mil,870.316mil)(5014.252mil,922.284mil) on Top Overlay And Pad R17_C5-1(5055mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5095.748mil,870.316mil)(5095.748mil,922.284mil) on Top Overlay And Pad R17_C5-1(5055mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5014.252mil,870.316mil)(5095.748mil,870.316mil) on Top Overlay And Pad R17_C5-1(5055mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.252mil,957.716mil)(5014.252mil,1009.686mil) on Top Overlay And Pad R17_C5-2(5055mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5095.748mil,957.716mil)(5095.748mil,1009.686mil) on Top Overlay And Pad R17_C5-2(5055mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.252mil,1009.686mil)(5095.748mil,1009.686mil) on Top Overlay And Pad R17_C5-2(5055mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.252mil,870.316mil)(4724.252mil,922.284mil) on Top Overlay And Pad R17_C4-1(4765mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4805.748mil,870.316mil)(4805.748mil,922.284mil) on Top Overlay And Pad R17_C4-1(4765mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4724.252mil,870.316mil)(4805.748mil,870.316mil) on Top Overlay And Pad R17_C4-1(4765mil,904.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.252mil,957.716mil)(4724.252mil,1009.686mil) on Top Overlay And Pad R17_C4-2(4765mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4805.748mil,957.716mil)(4805.748mil,1009.686mil) on Top Overlay And Pad R17_C4-2(4765mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.252mil,1009.686mil)(4805.748mil,1009.686mil) on Top Overlay And Pad R17_C4-2(4765mil,975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2409.252mil,3687.716mil)(2409.252mil,3739.686mil) on Top Overlay And Pad R28-1(2450mil,3705.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2490.748mil,3687.716mil)(2490.748mil,3739.686mil) on Top Overlay And Pad R28-1(2450mil,3705.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2409.252mil,3739.686mil)(2490.748mil,3739.686mil) on Top Overlay And Pad R28-1(2450mil,3705.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2409.252mil,3600.316mil)(2409.252mil,3652.284mil) on Top Overlay And Pad R28-2(2450mil,3634.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2490.748mil,3600.316mil)(2490.748mil,3652.284mil) on Top Overlay And Pad R28-2(2450mil,3634.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2409.252mil,3600.316mil)(2490.748mil,3600.316mil) on Top Overlay And Pad R28-2(2450mil,3634.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2939.252mil,3605.316mil)(2939.252mil,3657.284mil) on Top Overlay And Pad R30-1(2980mil,3639.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3020.748mil,3605.316mil)(3020.748mil,3657.284mil) on Top Overlay And Pad R30-1(2980mil,3639.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2939.252mil,3605.316mil)(3020.748mil,3605.316mil) on Top Overlay And Pad R30-1(2980mil,3639.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2939.252mil,3692.716mil)(2939.252mil,3744.686mil) on Top Overlay And Pad R30-2(2980mil,3710.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3020.748mil,3692.716mil)(3020.748mil,3744.686mil) on Top Overlay And Pad R30-2(2980mil,3710.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2939.252mil,3744.686mil)(3020.748mil,3744.686mil) on Top Overlay And Pad R30-2(2980mil,3710.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3524.684mil,274.252mil)(3524.684mil,355.748mil) on Top Overlay And Pad R3-1(3490.04mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3472.716mil,274.252mil)(3524.684mil,274.252mil) on Top Overlay And Pad R3-1(3490.04mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3472.716mil,355.748mil)(3524.684mil,355.748mil) on Top Overlay And Pad R3-1(3490.04mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3385.314mil,274.252mil)(3385.314mil,355.748mil) on Top Overlay And Pad R3-2(3419.96mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3385.314mil,274.252mil)(3437.284mil,274.252mil) on Top Overlay And Pad R3-2(3419.96mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3385.314mil,355.748mil)(3437.284mil,355.748mil) on Top Overlay And Pad R3-2(3419.96mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (20.316mil,824.252mil)(20.316mil,905.748mil) on Top Overlay And Pad R13-1(54.96mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,824.252mil)(72.284mil,824.252mil) on Top Overlay And Pad R13-1(54.96mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,905.748mil)(72.284mil,905.748mil) on Top Overlay And Pad R13-1(54.96mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.686mil,824.252mil)(159.686mil,905.748mil) on Top Overlay And Pad R13-2(125.04mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,824.252mil)(159.686mil,824.252mil) on Top Overlay And Pad R13-2(125.04mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,905.748mil)(159.686mil,905.748mil) on Top Overlay And Pad R13-2(125.04mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,833.898mil)(244.252mil,833.898mil) on Top Overlay And Pad LED2-K(229.686mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,896.102mil)(244.252mil,896.102mil) on Top Overlay And Pad LED2-K(229.686mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,888.504mil)(208.818mil,896.102mil) on Top Overlay And Pad LED2-K(229.686mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (200.944mil,841.496mil)(200.944mil,888.504mil) on Top Overlay And Pad LED2-K(229.686mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,841.496mil)(208.818mil,833.898mil) on Top Overlay And Pad LED2-K(229.686mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (320.434mil,833.898mil)(320.434mil,896.102mil) on Top Overlay And Pad LED2-A(290.316mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,833.898mil)(320.434mil,833.898mil) on Top Overlay And Pad LED2-A(290.316mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,896.102mil)(320.434mil,896.102mil) on Top Overlay And Pad LED2-A(290.316mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3989.252mil,741.062mil)(3989.252mil,777.284mil) on Top Overlay And Pad C3-1(4030mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4070.748mil,741.062mil)(4070.748mil,777.284mil) on Top Overlay And Pad C3-1(4030mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4005mil,725.314mil)(4055mil,725.314mil) on Top Overlay And Pad C3-1(4030mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3989.252mil,812.716mil)(3989.252mil,848.938mil) on Top Overlay And Pad C3-2(4030mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4070.748mil,812.716mil)(4070.748mil,848.936mil) on Top Overlay And Pad C3-2(4030mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4005mil,864.684mil)(4055mil,864.684mil) on Top Overlay And Pad C3-2(4030mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805mil,710.314mil)(3855mil,710.314mil) on Top Overlay And Pad C5-1(3830mil,744.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3789.252mil,726.062mil)(3789.252mil,762.284mil) on Top Overlay And Pad C5-1(3830mil,744.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3870.748mil,726.064mil)(3870.748mil,762.284mil) on Top Overlay And Pad C5-1(3830mil,744.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3789.252mil,797.716mil)(3789.252mil,833.938mil) on Top Overlay And Pad C5-2(3830mil,815.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3870.748mil,797.716mil)(3870.748mil,833.938mil) on Top Overlay And Pad C5-2(3830mil,815.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3805mil,849.686mil)(3855mil,849.686mil) on Top Overlay And Pad C5-2(3830mil,815.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (695.394mil,2775.04mil)(695.394mil,2802.598mil) on Top Overlay And Pad U4-1(711.142mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (695.394mil,2775.04mil)(726.89mil,2775.04mil) on Top Overlay And Pad U4-1(711.142mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (726.89mil,2775.04mil)(726.89mil,2806.536mil) on Top Overlay And Pad U4-1(711.142mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (793.818mil,2775.04mil)(793.818mil,2806.536mil) on Top Overlay And Pad U4-2(778.07mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (762.322mil,2775.04mil)(793.818mil,2775.04mil) on Top Overlay And Pad U4-2(778.07mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (762.322mil,2775.04mil)(762.322mil,2802.598mil) on Top Overlay And Pad U4-2(778.07mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (829.252mil,2775.04mil)(829.252mil,2802.598mil) on Top Overlay And Pad U4-3(845mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (860.748mil,2775.04mil)(860.748mil,2806.536mil) on Top Overlay And Pad U4-3(845mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (829.252mil,2775.04mil)(860.748mil,2775.04mil) on Top Overlay And Pad U4-3(845mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (896.182mil,2775.04mil)(896.182mil,2802.598mil) on Top Overlay And Pad U4-4(911.93mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (927.678mil,2775.04mil)(927.678mil,2806.536mil) on Top Overlay And Pad U4-4(911.93mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (896.182mil,2775.04mil)(927.678mil,2775.04mil) on Top Overlay And Pad U4-4(911.93mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (963.11mil,2775.04mil)(963.11mil,2802.598mil) on Top Overlay And Pad U4-5(978.858mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (994.606mil,2775.04mil)(994.606mil,2806.536mil) on Top Overlay And Pad U4-5(978.858mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (963.11mil,2775.04mil)(994.606mil,2775.04mil) on Top Overlay And Pad U4-5(978.858mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (634.37mil,2806.536mil)(634.37mil,2906.928mil) on Top Overlay And Pad U4-0(845mil,3090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (1055.63mil,2806.536mil)(1055.63mil,2906.928mil) on Top Overlay And Pad U4-0(845mil,3090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2570.314mil,2345mil)(2570.314mil,2395mil) on Top Overlay And Pad C14-1(2604.96mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2586.064mil,2329.252mil)(2622.284mil,2329.252mil) on Top Overlay And Pad C14-1(2604.96mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2586.062mil,2410.748mil)(2622.284mil,2410.748mil) on Top Overlay And Pad C14-1(2604.96mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2709.686mil,2345mil)(2709.686mil,2395mil) on Top Overlay And Pad C14-2(2675.04mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2657.716mil,2329.252mil)(2693.938mil,2329.252mil) on Top Overlay And Pad C14-2(2675.04mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2657.716mil,2410.748mil)(2693.938mil,2410.748mil) on Top Overlay And Pad C14-2(2675.04mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3390.316mil,3469.252mil)(3390.316mil,3550.748mil) on Top Overlay And Pad R26-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3469.252mil)(3442.284mil,3469.252mil) on Top Overlay And Pad R26-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3550.748mil)(3442.284mil,3550.748mil) on Top Overlay And Pad R26-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3529.686mil,3469.252mil)(3529.686mil,3550.748mil) on Top Overlay And Pad R26-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3469.252mil)(3529.686mil,3469.252mil) on Top Overlay And Pad R26-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3550.748mil)(3529.686mil,3550.748mil) on Top Overlay And Pad R26-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3390.316mil,3369.252mil)(3390.316mil,3450.748mil) on Top Overlay And Pad R27-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3369.252mil)(3442.284mil,3369.252mil) on Top Overlay And Pad R27-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3450.748mil)(3442.284mil,3450.748mil) on Top Overlay And Pad R27-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3529.686mil,3369.252mil)(3529.686mil,3450.748mil) on Top Overlay And Pad R27-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3369.252mil)(3529.686mil,3369.252mil) on Top Overlay And Pad R27-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3450.748mil)(3529.686mil,3450.748mil) on Top Overlay And Pad R27-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3589.252mil,1476.062mil)(3589.252mil,1512.284mil) on Top Overlay And Pad C11-1(3630mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.748mil,1476.064mil)(3670.748mil,1512.284mil) on Top Overlay And Pad C11-1(3630mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3605mil,1460.314mil)(3655mil,1460.314mil) on Top Overlay And Pad C11-1(3630mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3589.252mil,1547.716mil)(3589.252mil,1583.938mil) on Top Overlay And Pad C11-2(3630mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.748mil,1547.716mil)(3670.748mil,1583.938mil) on Top Overlay And Pad C11-2(3630mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3605mil,1599.686mil)(3655mil,1599.686mil) on Top Overlay And Pad C11-2(3630mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3114.252mil,1476.062mil)(3114.252mil,1512.284mil) on Top Overlay And Pad C10-1(3155mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3195.748mil,1476.064mil)(3195.748mil,1512.284mil) on Top Overlay And Pad C10-1(3155mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3130mil,1460.314mil)(3180mil,1460.314mil) on Top Overlay And Pad C10-1(3155mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3114.252mil,1547.716mil)(3114.252mil,1583.938mil) on Top Overlay And Pad C10-2(3155mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3195.748mil,1547.716mil)(3195.748mil,1583.938mil) on Top Overlay And Pad C10-2(3155mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3130mil,1599.686mil)(3180mil,1599.686mil) on Top Overlay And Pad C10-2(3155mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3784.252mil,1476.062mil)(3784.252mil,1512.284mil) on Top Overlay And Pad C13-1(3825mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3865.748mil,1476.064mil)(3865.748mil,1512.284mil) on Top Overlay And Pad C13-1(3825mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800mil,1460.314mil)(3850mil,1460.314mil) on Top Overlay And Pad C13-1(3825mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3784.252mil,1547.716mil)(3784.252mil,1583.938mil) on Top Overlay And Pad C13-2(3825mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3865.748mil,1547.716mil)(3865.748mil,1583.938mil) on Top Overlay And Pad C13-2(3825mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800mil,1599.686mil)(3850mil,1599.686mil) on Top Overlay And Pad C13-2(3825mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3349.252mil,1476.062mil)(3349.252mil,1512.284mil) on Top Overlay And Pad C12-1(3390mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3430.748mil,1476.064mil)(3430.748mil,1512.284mil) on Top Overlay And Pad C12-1(3390mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3365mil,1460.314mil)(3415mil,1460.314mil) on Top Overlay And Pad C12-1(3390mil,1494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3349.252mil,1547.716mil)(3349.252mil,1583.938mil) on Top Overlay And Pad C12-2(3390mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3430.748mil,1547.716mil)(3430.748mil,1583.938mil) on Top Overlay And Pad C12-2(3390mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3365mil,1599.686mil)(3415mil,1599.686mil) on Top Overlay And Pad C12-2(3390mil,1565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085mil,3199.724mil)(3135mil,3199.724mil) on Top Overlay And Pad C15-1(3110mil,3165.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3069.252mil,3147.756mil)(3069.252mil,3183.976mil) on Top Overlay And Pad C15-1(3110mil,3165.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,3147.756mil)(3150.748mil,3183.976mil) on Top Overlay And Pad C15-1(3110mil,3165.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085mil,3060.354mil)(3135mil,3060.354mil) on Top Overlay And Pad C15-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3069.252mil,3076.102mil)(3069.252mil,3112.322mil) on Top Overlay And Pad C15-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,3076.102mil)(3150.748mil,3112.322mil) on Top Overlay And Pad C15-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3519.252mil,3147.716mil)(3519.252mil,3183.938mil) on Top Overlay And Pad C17-1(3560mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3600.748mil,3147.716mil)(3600.748mil,3183.938mil) on Top Overlay And Pad C17-1(3560mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3535mil,3199.686mil)(3585mil,3199.686mil) on Top Overlay And Pad C17-1(3560mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3519.252mil,3076.064mil)(3519.252mil,3112.284mil) on Top Overlay And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3600.748mil,3076.062mil)(3600.748mil,3112.284mil) on Top Overlay And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3535mil,3060.316mil)(3585mil,3060.316mil) on Top Overlay And Pad C17-2(3560mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3335mil,3199.686mil)(3385mil,3199.686mil) on Top Overlay And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3319.252mil,3147.716mil)(3319.252mil,3183.938mil) on Top Overlay And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3400.748mil,3147.716mil)(3400.748mil,3183.938mil) on Top Overlay And Pad C16-1(3360mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3335mil,3060.316mil)(3385mil,3060.316mil) on Top Overlay And Pad C16-2(3360mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3319.252mil,3076.064mil)(3319.252mil,3112.284mil) on Top Overlay And Pad C16-2(3360mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3400.748mil,3076.062mil)(3400.748mil,3112.284mil) on Top Overlay And Pad C16-2(3360mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4414.686mil,2150mil)(4414.686mil,2200mil) on Top Overlay And Pad C22-1(4380.04mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.716mil,2134.252mil)(4398.938mil,2134.252mil) on Top Overlay And Pad C22-1(4380.04mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.716mil,2215.748mil)(4398.938mil,2215.748mil) on Top Overlay And Pad C22-1(4380.04mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.062mil,2134.252mil)(4327.284mil,2134.252mil) on Top Overlay And Pad C22-2(4309.96mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.064mil,2215.748mil)(4327.284mil,2215.748mil) on Top Overlay And Pad C22-2(4309.96mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4275.316mil,2150mil)(4275.316mil,2200mil) on Top Overlay And Pad C22-2(4309.96mil,2175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.252mil,3147.716mil)(3854.252mil,3183.938mil) on Top Overlay And Pad C21-1(3895mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3935.748mil,3147.716mil)(3935.748mil,3183.938mil) on Top Overlay And Pad C21-1(3895mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3870mil,3199.686mil)(3920mil,3199.686mil) on Top Overlay And Pad C21-1(3895mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.252mil,3076.064mil)(3854.252mil,3112.284mil) on Top Overlay And Pad C21-2(3895mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3935.748mil,3076.062mil)(3935.748mil,3112.284mil) on Top Overlay And Pad C21-2(3895mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3870mil,3060.316mil)(3920mil,3060.316mil) on Top Overlay And Pad C21-2(3895mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.686mil,2430mil)(4399.686mil,2480mil) on Top Overlay And Pad C26-1(4365.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4347.716mil,2414.252mil)(4383.938mil,2414.252mil) on Top Overlay And Pad C26-1(4365.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4347.716mil,2495.748mil)(4383.938mil,2495.748mil) on Top Overlay And Pad C26-1(4365.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4260.316mil,2430mil)(4260.316mil,2480mil) on Top Overlay And Pad C26-2(4294.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4276.062mil,2414.252mil)(4312.284mil,2414.252mil) on Top Overlay And Pad C26-2(4294.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4276.064mil,2495.748mil)(4312.284mil,2495.748mil) on Top Overlay And Pad C26-2(4294.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1610.944mil,3641.59mil)(1610.944mil,3826.63mil) on Top Overlay And Pad D1-1(1670mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1610.944mil,3641.59mil)(1618.818mil,3641.59mil) on Top Overlay And Pad D1-1(1670mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1729.056mil,3641.59mil)(1729.056mil,3826.63mil) on Top Overlay And Pad D1-1(1670mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1721.182mil,3641.59mil)(1729.056mil,3641.59mil) on Top Overlay And Pad D1-1(1670mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1610.944mil,3826.63mil)(1618.818mil,3826.63mil) on Top Overlay And Pad D1-2(1670mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1610.944mil,3641.59mil)(1610.944mil,3826.63mil) on Top Overlay And Pad D1-2(1670mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (1610.944mil,3763.638mil)(1729.056mil,3763.638mil) on Top Overlay And Pad D1-2(1670mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1721.182mil,3826.63mil)(1729.056mil,3826.63mil) on Top Overlay And Pad D1-2(1670mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1729.056mil,3641.59mil)(1729.056mil,3826.63mil) on Top Overlay And Pad D1-2(1670mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1759.252mil,3662.456mil)(1759.252mil,3698.678mil) on Top Overlay And Pad C1-1(1800mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1840.748mil,3662.458mil)(1840.748mil,3698.678mil) on Top Overlay And Pad C1-1(1800mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1775mil,3646.708mil)(1825mil,3646.708mil) on Top Overlay And Pad C1-1(1800mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1759.252mil,3734.11mil)(1759.252mil,3770.332mil) on Top Overlay And Pad C1-2(1800mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1840.748mil,3734.11mil)(1840.748mil,3770.332mil) on Top Overlay And Pad C1-2(1800mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1775mil,3786.08mil)(1825mil,3786.08mil) on Top Overlay And Pad C1-2(1800mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1860.944mil,3641.59mil)(1860.944mil,3826.63mil) on Top Overlay And Pad D2-1(1920mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1860.944mil,3641.59mil)(1868.818mil,3641.59mil) on Top Overlay And Pad D2-1(1920mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1979.056mil,3641.59mil)(1979.056mil,3826.63mil) on Top Overlay And Pad D2-1(1920mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1971.182mil,3641.59mil)(1979.056mil,3641.59mil) on Top Overlay And Pad D2-1(1920mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1860.944mil,3826.63mil)(1868.818mil,3826.63mil) on Top Overlay And Pad D2-2(1920mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1971.182mil,3826.63mil)(1979.056mil,3826.63mil) on Top Overlay And Pad D2-2(1920mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1860.944mil,3641.59mil)(1860.944mil,3826.63mil) on Top Overlay And Pad D2-2(1920mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1979.056mil,3641.59mil)(1979.056mil,3826.63mil) on Top Overlay And Pad D2-2(1920mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (1860.944mil,3763.638mil)(1979.056mil,3763.638mil) on Top Overlay And Pad D2-2(1920mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1999.252mil,3662.456mil)(1999.252mil,3698.678mil) on Top Overlay And Pad C2-1(2040mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2080.748mil,3662.458mil)(2080.748mil,3698.678mil) on Top Overlay And Pad C2-1(2040mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2015mil,3646.708mil)(2065mil,3646.708mil) on Top Overlay And Pad C2-1(2040mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1999.252mil,3734.11mil)(1999.252mil,3770.332mil) on Top Overlay And Pad C2-2(2040mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2080.748mil,3734.11mil)(2080.748mil,3770.332mil) on Top Overlay And Pad C2-2(2040mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2015mil,3786.08mil)(2065mil,3786.08mil) on Top Overlay And Pad C2-2(2040mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2105.944mil,3641.59mil)(2105.944mil,3826.63mil) on Top Overlay And Pad D3-1(2165mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2224.056mil,3641.59mil)(2224.056mil,3826.63mil) on Top Overlay And Pad D3-1(2165mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2216.182mil,3641.59mil)(2224.056mil,3641.59mil) on Top Overlay And Pad D3-1(2165mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2105.944mil,3641.59mil)(2113.818mil,3641.59mil) on Top Overlay And Pad D3-1(2165mil,3651.432mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2216.182mil,3826.63mil)(2224.056mil,3826.63mil) on Top Overlay And Pad D3-2(2165mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2105.944mil,3641.59mil)(2105.944mil,3826.63mil) on Top Overlay And Pad D3-2(2165mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2224.056mil,3641.59mil)(2224.056mil,3826.63mil) on Top Overlay And Pad D3-2(2165mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (2105.944mil,3763.638mil)(2224.056mil,3763.638mil) on Top Overlay And Pad D3-2(2165mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2105.944mil,3826.63mil)(2113.818mil,3826.63mil) on Top Overlay And Pad D3-2(2165mil,3816.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3662.456mil)(2269.252mil,3698.678mil) on Top Overlay And Pad C4-1(2310mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2285mil,3646.708mil)(2335mil,3646.708mil) on Top Overlay And Pad C4-1(2310mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3662.458mil)(2350.748mil,3698.678mil) on Top Overlay And Pad C4-1(2310mil,3681.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3734.11mil)(2269.252mil,3770.332mil) on Top Overlay And Pad C4-2(2310mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2285mil,3786.08mil)(2335mil,3786.08mil) on Top Overlay And Pad C4-2(2310mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3734.11mil)(2350.748mil,3770.332mil) on Top Overlay And Pad C4-2(2310mil,3751.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7545.316mil,2272.322mil)(7545.316mil,2353.818mil) on Top Overlay And Pad R22_R10-1(7579.96mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7545.316mil,2272.322mil)(7597.284mil,2272.322mil) on Top Overlay And Pad R22_R10-1(7579.96mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7545.316mil,2353.818mil)(7597.284mil,2353.818mil) on Top Overlay And Pad R22_R10-1(7579.96mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7684.686mil,2272.322mil)(7684.686mil,2353.818mil) on Top Overlay And Pad R22_R10-2(7650.04mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7632.716mil,2272.322mil)(7684.686mil,2272.322mil) on Top Overlay And Pad R22_R10-2(7650.04mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7632.716mil,2353.818mil)(7684.686mil,2353.818mil) on Top Overlay And Pad R22_R10-2(7650.04mil,2313.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7609.252mil,2470.788mil)(7609.252mil,2522.756mil) on Top Overlay And Pad R23_R10-1(7650mil,2488.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7690.748mil,2470.788mil)(7690.748mil,2522.756mil) on Top Overlay And Pad R23_R10-1(7650mil,2488.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7609.252mil,2522.756mil)(7690.748mil,2522.756mil) on Top Overlay And Pad R23_R10-1(7650mil,2488.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7609.252mil,2383.386mil)(7609.252mil,2435.354mil) on Top Overlay And Pad R23_R10-2(7650mil,2418.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7690.748mil,2383.386mil)(7690.748mil,2435.354mil) on Top Overlay And Pad R23_R10-2(7650mil,2418.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7609.252mil,2383.386mil)(7690.748mil,2383.386mil) on Top Overlay And Pad R23_R10-2(7650mil,2418.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.252mil,2553.386mil)(7629.252mil,2605.354mil) on Top Overlay And Pad R24_R10-1(7670mil,2588.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7710.748mil,2553.386mil)(7710.748mil,2605.354mil) on Top Overlay And Pad R24_R10-1(7670mil,2588.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.252mil,2553.386mil)(7710.748mil,2553.386mil) on Top Overlay And Pad R24_R10-1(7670mil,2588.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.252mil,2640.788mil)(7629.252mil,2692.756mil) on Top Overlay And Pad R24_R10-2(7670mil,2658.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7710.748mil,2640.788mil)(7710.748mil,2692.756mil) on Top Overlay And Pad R24_R10-2(7670mil,2658.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.252mil,2692.756mil)(7710.748mil,2692.756mil) on Top Overlay And Pad R24_R10-2(7670mil,2658.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7571.496mil,2512.48mil)(7597.48mil,2512.48mil) on Top Overlay And Pad Q8_R10-3(7540mil,2488.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7482.52mil,2512.48mil)(7508.504mil,2512.48mil) on Top Overlay And Pad Q8_R10-3(7540mil,2488.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7482.52mil,2512.48mil)(7508.504mil,2512.48mil) on Top Overlay And Pad Q8_R10-3(7540mil,2488.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7482.52mil,2512.48mil)(7508.504mil,2512.48mil) on Top Overlay And Pad Q8_R10-3(7540mil,2488.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7528.19mil,2573.504mil)(7551.812mil,2573.504mil) on Top Overlay And Pad Q8_R10-2(7502.598mil,2587.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (7482.52mil,2512.48mil)(7482.52mil,2544.566mil) on Top Overlay And Pad Q8_R10-2(7502.598mil,2587.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7528.19mil,2573.504mil)(7551.812mil,2573.504mil) on Top Overlay And Pad Q8_R10-1(7577.402mil,2587.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (7597.48mil,2512.48mil)(7597.48mil,2544.566mil) on Top Overlay And Pad Q8_R10-1(7577.402mil,2587.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7609.686mil,2632.322mil)(7609.686mil,2713.818mil) on Top Overlay And Pad R25_R10-1(7575.04mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7557.716mil,2632.322mil)(7609.686mil,2632.322mil) on Top Overlay And Pad R25_R10-1(7575.04mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7557.716mil,2713.818mil)(7609.686mil,2713.818mil) on Top Overlay And Pad R25_R10-1(7575.04mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7470.316mil,2632.322mil)(7470.316mil,2713.818mil) on Top Overlay And Pad R25_R10-2(7504.96mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7470.316mil,2632.322mil)(7522.284mil,2632.322mil) on Top Overlay And Pad R25_R10-2(7504.96mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7470.316mil,2713.818mil)(7522.284mil,2713.818mil) on Top Overlay And Pad R25_R10-2(7504.96mil,2673.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7235.316mil,2269.252mil)(7235.316mil,2350.748mil) on Top Overlay And Pad R22_R9-1(7269.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7235.316mil,2269.252mil)(7287.284mil,2269.252mil) on Top Overlay And Pad R22_R9-1(7269.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7235.316mil,2350.748mil)(7287.284mil,2350.748mil) on Top Overlay And Pad R22_R9-1(7269.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7374.686mil,2269.252mil)(7374.686mil,2350.748mil) on Top Overlay And Pad R22_R9-2(7340.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7322.716mil,2269.252mil)(7374.686mil,2269.252mil) on Top Overlay And Pad R22_R9-2(7340.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7322.716mil,2350.748mil)(7374.686mil,2350.748mil) on Top Overlay And Pad R22_R9-2(7340.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7299.252mil,2467.716mil)(7299.252mil,2519.686mil) on Top Overlay And Pad R23_R9-1(7340mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7380.748mil,2467.716mil)(7380.748mil,2519.686mil) on Top Overlay And Pad R23_R9-1(7340mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7299.252mil,2519.686mil)(7380.748mil,2519.686mil) on Top Overlay And Pad R23_R9-1(7340mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7299.252mil,2380.316mil)(7299.252mil,2432.284mil) on Top Overlay And Pad R23_R9-2(7340mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7380.748mil,2380.316mil)(7380.748mil,2432.284mil) on Top Overlay And Pad R23_R9-2(7340mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7299.252mil,2380.316mil)(7380.748mil,2380.316mil) on Top Overlay And Pad R23_R9-2(7340mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7319.252mil,2550.316mil)(7319.252mil,2602.284mil) on Top Overlay And Pad R24_R9-1(7360mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7400.748mil,2550.316mil)(7400.748mil,2602.284mil) on Top Overlay And Pad R24_R9-1(7360mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7319.252mil,2550.316mil)(7400.748mil,2550.316mil) on Top Overlay And Pad R24_R9-1(7360mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7319.252mil,2637.716mil)(7319.252mil,2689.686mil) on Top Overlay And Pad R24_R9-2(7360mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7400.748mil,2637.716mil)(7400.748mil,2689.686mil) on Top Overlay And Pad R24_R9-2(7360mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7319.252mil,2689.686mil)(7400.748mil,2689.686mil) on Top Overlay And Pad R24_R9-2(7360mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7172.52mil,2509.41mil)(7198.504mil,2509.41mil) on Top Overlay And Pad Q8_R9-3(7230mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7172.52mil,2509.41mil)(7198.504mil,2509.41mil) on Top Overlay And Pad Q8_R9-3(7230mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7172.52mil,2509.41mil)(7198.504mil,2509.41mil) on Top Overlay And Pad Q8_R9-3(7230mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7261.496mil,2509.41mil)(7287.48mil,2509.41mil) on Top Overlay And Pad Q8_R9-3(7230mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7172.52mil,2509.41mil)(7172.52mil,2541.496mil) on Top Overlay And Pad Q8_R9-2(7192.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7218.19mil,2570.434mil)(7241.812mil,2570.434mil) on Top Overlay And Pad Q8_R9-2(7192.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7287.48mil,2509.41mil)(7287.48mil,2541.496mil) on Top Overlay And Pad Q8_R9-1(7267.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7218.19mil,2570.434mil)(7241.812mil,2570.434mil) on Top Overlay And Pad Q8_R9-1(7267.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7247.716mil,2629.252mil)(7299.686mil,2629.252mil) on Top Overlay And Pad R25_R9-1(7265.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7247.716mil,2710.748mil)(7299.686mil,2710.748mil) on Top Overlay And Pad R25_R9-1(7265.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7299.686mil,2629.252mil)(7299.686mil,2710.748mil) on Top Overlay And Pad R25_R9-1(7265.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.316mil,2629.252mil)(7212.284mil,2629.252mil) on Top Overlay And Pad R25_R9-2(7194.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.316mil,2710.748mil)(7212.284mil,2710.748mil) on Top Overlay And Pad R25_R9-2(7194.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7160.316mil,2629.252mil)(7160.316mil,2710.748mil) on Top Overlay And Pad R25_R9-2(7194.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6925.316mil,2269.252mil)(6977.284mil,2269.252mil) on Top Overlay And Pad R22_R8-1(6959.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6925.316mil,2350.748mil)(6977.284mil,2350.748mil) on Top Overlay And Pad R22_R8-1(6959.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6925.316mil,2269.252mil)(6925.316mil,2350.748mil) on Top Overlay And Pad R22_R8-1(6959.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7012.716mil,2269.252mil)(7064.686mil,2269.252mil) on Top Overlay And Pad R22_R8-2(7030.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7012.716mil,2350.748mil)(7064.686mil,2350.748mil) on Top Overlay And Pad R22_R8-2(7030.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7064.686mil,2269.252mil)(7064.686mil,2350.748mil) on Top Overlay And Pad R22_R8-2(7030.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6989.252mil,2467.716mil)(6989.252mil,2519.686mil) on Top Overlay And Pad R23_R8-1(7030mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7070.748mil,2467.716mil)(7070.748mil,2519.686mil) on Top Overlay And Pad R23_R8-1(7030mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6989.252mil,2519.686mil)(7070.748mil,2519.686mil) on Top Overlay And Pad R23_R8-1(7030mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6989.252mil,2380.316mil)(6989.252mil,2432.284mil) on Top Overlay And Pad R23_R8-2(7030mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7070.748mil,2380.316mil)(7070.748mil,2432.284mil) on Top Overlay And Pad R23_R8-2(7030mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6989.252mil,2380.316mil)(7070.748mil,2380.316mil) on Top Overlay And Pad R23_R8-2(7030mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7009.252mil,2550.316mil)(7009.252mil,2602.284mil) on Top Overlay And Pad R24_R8-1(7050mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7090.748mil,2550.316mil)(7090.748mil,2602.284mil) on Top Overlay And Pad R24_R8-1(7050mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7009.252mil,2550.316mil)(7090.748mil,2550.316mil) on Top Overlay And Pad R24_R8-1(7050mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7009.252mil,2637.716mil)(7009.252mil,2689.686mil) on Top Overlay And Pad R24_R8-2(7050mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7090.748mil,2637.716mil)(7090.748mil,2689.686mil) on Top Overlay And Pad R24_R8-2(7050mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7009.252mil,2689.686mil)(7090.748mil,2689.686mil) on Top Overlay And Pad R24_R8-2(7050mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6862.52mil,2509.41mil)(6888.504mil,2509.41mil) on Top Overlay And Pad Q8_R8-3(6920mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6862.52mil,2509.41mil)(6888.504mil,2509.41mil) on Top Overlay And Pad Q8_R8-3(6920mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6862.52mil,2509.41mil)(6888.504mil,2509.41mil) on Top Overlay And Pad Q8_R8-3(6920mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6951.496mil,2509.41mil)(6977.48mil,2509.41mil) on Top Overlay And Pad Q8_R8-3(6920mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6862.52mil,2509.41mil)(6862.52mil,2541.496mil) on Top Overlay And Pad Q8_R8-2(6882.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6908.19mil,2570.434mil)(6931.812mil,2570.434mil) on Top Overlay And Pad Q8_R8-2(6882.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6977.48mil,2509.41mil)(6977.48mil,2541.496mil) on Top Overlay And Pad Q8_R8-1(6957.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6908.19mil,2570.434mil)(6931.812mil,2570.434mil) on Top Overlay And Pad Q8_R8-1(6957.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6937.716mil,2629.252mil)(6989.686mil,2629.252mil) on Top Overlay And Pad R25_R8-1(6955.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6937.716mil,2710.748mil)(6989.686mil,2710.748mil) on Top Overlay And Pad R25_R8-1(6955.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6989.686mil,2629.252mil)(6989.686mil,2710.748mil) on Top Overlay And Pad R25_R8-1(6955.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6850.316mil,2629.252mil)(6902.284mil,2629.252mil) on Top Overlay And Pad R25_R8-2(6884.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6850.316mil,2710.748mil)(6902.284mil,2710.748mil) on Top Overlay And Pad R25_R8-2(6884.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6850.316mil,2629.252mil)(6850.316mil,2710.748mil) on Top Overlay And Pad R25_R8-2(6884.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6615.316mil,2269.252mil)(6667.284mil,2269.252mil) on Top Overlay And Pad R22_R7-1(6649.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6615.316mil,2350.748mil)(6667.284mil,2350.748mil) on Top Overlay And Pad R22_R7-1(6649.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6615.316mil,2269.252mil)(6615.316mil,2350.748mil) on Top Overlay And Pad R22_R7-1(6649.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6702.716mil,2269.252mil)(6754.686mil,2269.252mil) on Top Overlay And Pad R22_R7-2(6720.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6702.716mil,2350.748mil)(6754.686mil,2350.748mil) on Top Overlay And Pad R22_R7-2(6720.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6754.686mil,2269.252mil)(6754.686mil,2350.748mil) on Top Overlay And Pad R22_R7-2(6720.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6679.252mil,2467.716mil)(6679.252mil,2519.686mil) on Top Overlay And Pad R23_R7-1(6720mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6760.748mil,2467.716mil)(6760.748mil,2519.686mil) on Top Overlay And Pad R23_R7-1(6720mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6679.252mil,2519.686mil)(6760.748mil,2519.686mil) on Top Overlay And Pad R23_R7-1(6720mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6679.252mil,2380.316mil)(6679.252mil,2432.284mil) on Top Overlay And Pad R23_R7-2(6720mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6760.748mil,2380.316mil)(6760.748mil,2432.284mil) on Top Overlay And Pad R23_R7-2(6720mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6679.252mil,2380.316mil)(6760.748mil,2380.316mil) on Top Overlay And Pad R23_R7-2(6720mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6699.252mil,2550.316mil)(6699.252mil,2602.284mil) on Top Overlay And Pad R24_R7-1(6740mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6780.748mil,2550.316mil)(6780.748mil,2602.284mil) on Top Overlay And Pad R24_R7-1(6740mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6699.252mil,2550.316mil)(6780.748mil,2550.316mil) on Top Overlay And Pad R24_R7-1(6740mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6699.252mil,2637.716mil)(6699.252mil,2689.686mil) on Top Overlay And Pad R24_R7-2(6740mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6780.748mil,2637.716mil)(6780.748mil,2689.686mil) on Top Overlay And Pad R24_R7-2(6740mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6699.252mil,2689.686mil)(6780.748mil,2689.686mil) on Top Overlay And Pad R24_R7-2(6740mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6552.52mil,2509.41mil)(6578.504mil,2509.41mil) on Top Overlay And Pad Q8_R7-3(6610mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6552.52mil,2509.41mil)(6578.504mil,2509.41mil) on Top Overlay And Pad Q8_R7-3(6610mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6552.52mil,2509.41mil)(6578.504mil,2509.41mil) on Top Overlay And Pad Q8_R7-3(6610mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6641.496mil,2509.41mil)(6667.48mil,2509.41mil) on Top Overlay And Pad Q8_R7-3(6610mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6552.52mil,2509.41mil)(6552.52mil,2541.496mil) on Top Overlay And Pad Q8_R7-2(6572.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6598.19mil,2570.434mil)(6621.812mil,2570.434mil) on Top Overlay And Pad Q8_R7-2(6572.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6667.48mil,2509.41mil)(6667.48mil,2541.496mil) on Top Overlay And Pad Q8_R7-1(6647.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6598.19mil,2570.434mil)(6621.812mil,2570.434mil) on Top Overlay And Pad Q8_R7-1(6647.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6627.716mil,2629.252mil)(6679.686mil,2629.252mil) on Top Overlay And Pad R25_R7-1(6645.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6627.716mil,2710.748mil)(6679.686mil,2710.748mil) on Top Overlay And Pad R25_R7-1(6645.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6679.686mil,2629.252mil)(6679.686mil,2710.748mil) on Top Overlay And Pad R25_R7-1(6645.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6540.316mil,2629.252mil)(6592.284mil,2629.252mil) on Top Overlay And Pad R25_R7-2(6574.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6540.316mil,2710.748mil)(6592.284mil,2710.748mil) on Top Overlay And Pad R25_R7-2(6574.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6540.316mil,2629.252mil)(6540.316mil,2710.748mil) on Top Overlay And Pad R25_R7-2(6574.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6305.316mil,2269.252mil)(6305.316mil,2350.748mil) on Top Overlay And Pad R22_R6-1(6339.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6305.316mil,2269.252mil)(6357.284mil,2269.252mil) on Top Overlay And Pad R22_R6-1(6339.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6305.316mil,2350.748mil)(6357.284mil,2350.748mil) on Top Overlay And Pad R22_R6-1(6339.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6444.686mil,2269.252mil)(6444.686mil,2350.748mil) on Top Overlay And Pad R22_R6-2(6410.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6392.716mil,2269.252mil)(6444.686mil,2269.252mil) on Top Overlay And Pad R22_R6-2(6410.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6392.716mil,2350.748mil)(6444.686mil,2350.748mil) on Top Overlay And Pad R22_R6-2(6410.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6369.252mil,2467.716mil)(6369.252mil,2519.686mil) on Top Overlay And Pad R23_R6-1(6410mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6450.748mil,2467.716mil)(6450.748mil,2519.686mil) on Top Overlay And Pad R23_R6-1(6410mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6369.252mil,2519.686mil)(6450.748mil,2519.686mil) on Top Overlay And Pad R23_R6-1(6410mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6369.252mil,2380.316mil)(6369.252mil,2432.284mil) on Top Overlay And Pad R23_R6-2(6410mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6450.748mil,2380.316mil)(6450.748mil,2432.284mil) on Top Overlay And Pad R23_R6-2(6410mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6369.252mil,2380.316mil)(6450.748mil,2380.316mil) on Top Overlay And Pad R23_R6-2(6410mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6389.252mil,2550.316mil)(6389.252mil,2602.284mil) on Top Overlay And Pad R24_R6-1(6430mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6470.748mil,2550.316mil)(6470.748mil,2602.284mil) on Top Overlay And Pad R24_R6-1(6430mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6389.252mil,2550.316mil)(6470.748mil,2550.316mil) on Top Overlay And Pad R24_R6-1(6430mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6389.252mil,2637.716mil)(6389.252mil,2689.686mil) on Top Overlay And Pad R24_R6-2(6430mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6470.748mil,2637.716mil)(6470.748mil,2689.686mil) on Top Overlay And Pad R24_R6-2(6430mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6389.252mil,2689.686mil)(6470.748mil,2689.686mil) on Top Overlay And Pad R24_R6-2(6430mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6242.52mil,2509.41mil)(6268.504mil,2509.41mil) on Top Overlay And Pad Q8_R6-3(6300mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6242.52mil,2509.41mil)(6268.504mil,2509.41mil) on Top Overlay And Pad Q8_R6-3(6300mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6242.52mil,2509.41mil)(6268.504mil,2509.41mil) on Top Overlay And Pad Q8_R6-3(6300mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6331.496mil,2509.41mil)(6357.48mil,2509.41mil) on Top Overlay And Pad Q8_R6-3(6300mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6288.19mil,2570.434mil)(6311.812mil,2570.434mil) on Top Overlay And Pad Q8_R6-2(6262.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6242.52mil,2509.41mil)(6242.52mil,2541.496mil) on Top Overlay And Pad Q8_R6-2(6262.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6288.19mil,2570.434mil)(6311.812mil,2570.434mil) on Top Overlay And Pad Q8_R6-1(6337.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6357.48mil,2509.41mil)(6357.48mil,2541.496mil) on Top Overlay And Pad Q8_R6-1(6337.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6369.686mil,2629.252mil)(6369.686mil,2710.748mil) on Top Overlay And Pad R25_R6-1(6335.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6317.716mil,2629.252mil)(6369.686mil,2629.252mil) on Top Overlay And Pad R25_R6-1(6335.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6317.716mil,2710.748mil)(6369.686mil,2710.748mil) on Top Overlay And Pad R25_R6-1(6335.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6230.316mil,2629.252mil)(6230.316mil,2710.748mil) on Top Overlay And Pad R25_R6-2(6264.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6230.316mil,2629.252mil)(6282.284mil,2629.252mil) on Top Overlay And Pad R25_R6-2(6264.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6230.316mil,2710.748mil)(6282.284mil,2710.748mil) on Top Overlay And Pad R25_R6-2(6264.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5995.316mil,2269.252mil)(5995.316mil,2350.748mil) on Top Overlay And Pad R22_R5-1(6029.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5995.316mil,2269.252mil)(6047.284mil,2269.252mil) on Top Overlay And Pad R22_R5-1(6029.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5995.316mil,2350.748mil)(6047.284mil,2350.748mil) on Top Overlay And Pad R22_R5-1(6029.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6134.686mil,2269.252mil)(6134.686mil,2350.748mil) on Top Overlay And Pad R22_R5-2(6100.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6082.716mil,2269.252mil)(6134.686mil,2269.252mil) on Top Overlay And Pad R22_R5-2(6100.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6082.716mil,2350.748mil)(6134.686mil,2350.748mil) on Top Overlay And Pad R22_R5-2(6100.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6059.252mil,2467.716mil)(6059.252mil,2519.686mil) on Top Overlay And Pad R23_R5-1(6100mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6140.748mil,2467.716mil)(6140.748mil,2519.686mil) on Top Overlay And Pad R23_R5-1(6100mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6059.252mil,2519.686mil)(6140.748mil,2519.686mil) on Top Overlay And Pad R23_R5-1(6100mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6059.252mil,2380.316mil)(6059.252mil,2432.284mil) on Top Overlay And Pad R23_R5-2(6100mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6140.748mil,2380.316mil)(6140.748mil,2432.284mil) on Top Overlay And Pad R23_R5-2(6100mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6059.252mil,2380.316mil)(6140.748mil,2380.316mil) on Top Overlay And Pad R23_R5-2(6100mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6079.252mil,2550.316mil)(6079.252mil,2602.284mil) on Top Overlay And Pad R24_R5-1(6120mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6160.748mil,2550.316mil)(6160.748mil,2602.284mil) on Top Overlay And Pad R24_R5-1(6120mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6079.252mil,2550.316mil)(6160.748mil,2550.316mil) on Top Overlay And Pad R24_R5-1(6120mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6079.252mil,2637.716mil)(6079.252mil,2689.686mil) on Top Overlay And Pad R24_R5-2(6120mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6160.748mil,2637.716mil)(6160.748mil,2689.686mil) on Top Overlay And Pad R24_R5-2(6120mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6079.252mil,2689.686mil)(6160.748mil,2689.686mil) on Top Overlay And Pad R24_R5-2(6120mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6021.496mil,2509.41mil)(6047.48mil,2509.41mil) on Top Overlay And Pad Q8_R5-3(5990mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5932.52mil,2509.41mil)(5958.504mil,2509.41mil) on Top Overlay And Pad Q8_R5-3(5990mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5932.52mil,2509.41mil)(5958.504mil,2509.41mil) on Top Overlay And Pad Q8_R5-3(5990mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5932.52mil,2509.41mil)(5958.504mil,2509.41mil) on Top Overlay And Pad Q8_R5-3(5990mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5978.19mil,2570.434mil)(6001.812mil,2570.434mil) on Top Overlay And Pad Q8_R5-2(5952.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5932.52mil,2509.41mil)(5932.52mil,2541.496mil) on Top Overlay And Pad Q8_R5-2(5952.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5978.19mil,2570.434mil)(6001.812mil,2570.434mil) on Top Overlay And Pad Q8_R5-1(6027.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6047.48mil,2509.41mil)(6047.48mil,2541.496mil) on Top Overlay And Pad Q8_R5-1(6027.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6059.686mil,2629.252mil)(6059.686mil,2710.748mil) on Top Overlay And Pad R25_R5-1(6025.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6007.716mil,2629.252mil)(6059.686mil,2629.252mil) on Top Overlay And Pad R25_R5-1(6025.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6007.716mil,2710.748mil)(6059.686mil,2710.748mil) on Top Overlay And Pad R25_R5-1(6025.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5920.316mil,2629.252mil)(5920.316mil,2710.748mil) on Top Overlay And Pad R25_R5-2(5954.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5920.316mil,2629.252mil)(5972.284mil,2629.252mil) on Top Overlay And Pad R25_R5-2(5954.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5920.316mil,2710.748mil)(5972.284mil,2710.748mil) on Top Overlay And Pad R25_R5-2(5954.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5685.316mil,2269.252mil)(5685.316mil,2350.748mil) on Top Overlay And Pad R22_R4-1(5719.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5685.316mil,2269.252mil)(5737.284mil,2269.252mil) on Top Overlay And Pad R22_R4-1(5719.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5685.316mil,2350.748mil)(5737.284mil,2350.748mil) on Top Overlay And Pad R22_R4-1(5719.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5824.686mil,2269.252mil)(5824.686mil,2350.748mil) on Top Overlay And Pad R22_R4-2(5790.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5772.716mil,2269.252mil)(5824.686mil,2269.252mil) on Top Overlay And Pad R22_R4-2(5790.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5772.716mil,2350.748mil)(5824.686mil,2350.748mil) on Top Overlay And Pad R22_R4-2(5790.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5749.252mil,2467.716mil)(5749.252mil,2519.686mil) on Top Overlay And Pad R23_R4-1(5790mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5830.748mil,2467.716mil)(5830.748mil,2519.686mil) on Top Overlay And Pad R23_R4-1(5790mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5749.252mil,2519.686mil)(5830.748mil,2519.686mil) on Top Overlay And Pad R23_R4-1(5790mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5749.252mil,2380.316mil)(5749.252mil,2432.284mil) on Top Overlay And Pad R23_R4-2(5790mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5830.748mil,2380.316mil)(5830.748mil,2432.284mil) on Top Overlay And Pad R23_R4-2(5790mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5749.252mil,2380.316mil)(5830.748mil,2380.316mil) on Top Overlay And Pad R23_R4-2(5790mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5769.252mil,2550.316mil)(5769.252mil,2602.284mil) on Top Overlay And Pad R24_R4-1(5810mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5850.748mil,2550.316mil)(5850.748mil,2602.284mil) on Top Overlay And Pad R24_R4-1(5810mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5769.252mil,2550.316mil)(5850.748mil,2550.316mil) on Top Overlay And Pad R24_R4-1(5810mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5769.252mil,2637.716mil)(5769.252mil,2689.686mil) on Top Overlay And Pad R24_R4-2(5810mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5850.748mil,2637.716mil)(5850.748mil,2689.686mil) on Top Overlay And Pad R24_R4-2(5810mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5769.252mil,2689.686mil)(5850.748mil,2689.686mil) on Top Overlay And Pad R24_R4-2(5810mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5711.496mil,2509.41mil)(5737.48mil,2509.41mil) on Top Overlay And Pad Q8_R4-3(5680mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5622.52mil,2509.41mil)(5648.504mil,2509.41mil) on Top Overlay And Pad Q8_R4-3(5680mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5622.52mil,2509.41mil)(5648.504mil,2509.41mil) on Top Overlay And Pad Q8_R4-3(5680mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5622.52mil,2509.41mil)(5648.504mil,2509.41mil) on Top Overlay And Pad Q8_R4-3(5680mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5668.19mil,2570.434mil)(5691.812mil,2570.434mil) on Top Overlay And Pad Q8_R4-2(5642.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5622.52mil,2509.41mil)(5622.52mil,2541.496mil) on Top Overlay And Pad Q8_R4-2(5642.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5668.19mil,2570.434mil)(5691.812mil,2570.434mil) on Top Overlay And Pad Q8_R4-1(5717.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5737.48mil,2509.41mil)(5737.48mil,2541.496mil) on Top Overlay And Pad Q8_R4-1(5717.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5749.686mil,2629.252mil)(5749.686mil,2710.748mil) on Top Overlay And Pad R25_R4-1(5715.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5697.716mil,2629.252mil)(5749.686mil,2629.252mil) on Top Overlay And Pad R25_R4-1(5715.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5697.716mil,2710.748mil)(5749.686mil,2710.748mil) on Top Overlay And Pad R25_R4-1(5715.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5610.316mil,2629.252mil)(5610.316mil,2710.748mil) on Top Overlay And Pad R25_R4-2(5644.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5610.316mil,2629.252mil)(5662.284mil,2629.252mil) on Top Overlay And Pad R25_R4-2(5644.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5610.316mil,2710.748mil)(5662.284mil,2710.748mil) on Top Overlay And Pad R25_R4-2(5644.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5375.316mil,2269.252mil)(5375.316mil,2350.748mil) on Top Overlay And Pad R22_R3-1(5409.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5375.316mil,2269.252mil)(5427.284mil,2269.252mil) on Top Overlay And Pad R22_R3-1(5409.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5375.316mil,2350.748mil)(5427.284mil,2350.748mil) on Top Overlay And Pad R22_R3-1(5409.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5514.686mil,2269.252mil)(5514.686mil,2350.748mil) on Top Overlay And Pad R22_R3-2(5480.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5462.716mil,2269.252mil)(5514.686mil,2269.252mil) on Top Overlay And Pad R22_R3-2(5480.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5462.716mil,2350.748mil)(5514.686mil,2350.748mil) on Top Overlay And Pad R22_R3-2(5480.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5439.252mil,2467.716mil)(5439.252mil,2519.686mil) on Top Overlay And Pad R23_R3-1(5480mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5520.748mil,2467.716mil)(5520.748mil,2519.686mil) on Top Overlay And Pad R23_R3-1(5480mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5439.252mil,2519.686mil)(5520.748mil,2519.686mil) on Top Overlay And Pad R23_R3-1(5480mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5439.252mil,2380.316mil)(5439.252mil,2432.284mil) on Top Overlay And Pad R23_R3-2(5480mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5520.748mil,2380.316mil)(5520.748mil,2432.284mil) on Top Overlay And Pad R23_R3-2(5480mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5439.252mil,2380.316mil)(5520.748mil,2380.316mil) on Top Overlay And Pad R23_R3-2(5480mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5459.252mil,2550.316mil)(5459.252mil,2602.284mil) on Top Overlay And Pad R24_R3-1(5500mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5540.748mil,2550.316mil)(5540.748mil,2602.284mil) on Top Overlay And Pad R24_R3-1(5500mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5459.252mil,2550.316mil)(5540.748mil,2550.316mil) on Top Overlay And Pad R24_R3-1(5500mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5459.252mil,2637.716mil)(5459.252mil,2689.686mil) on Top Overlay And Pad R24_R3-2(5500mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5540.748mil,2637.716mil)(5540.748mil,2689.686mil) on Top Overlay And Pad R24_R3-2(5500mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5459.252mil,2689.686mil)(5540.748mil,2689.686mil) on Top Overlay And Pad R24_R3-2(5500mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5401.496mil,2509.41mil)(5427.48mil,2509.41mil) on Top Overlay And Pad Q8_R3-3(5370mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5312.52mil,2509.41mil)(5338.504mil,2509.41mil) on Top Overlay And Pad Q8_R3-3(5370mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5312.52mil,2509.41mil)(5338.504mil,2509.41mil) on Top Overlay And Pad Q8_R3-3(5370mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5312.52mil,2509.41mil)(5338.504mil,2509.41mil) on Top Overlay And Pad Q8_R3-3(5370mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5358.19mil,2570.434mil)(5381.812mil,2570.434mil) on Top Overlay And Pad Q8_R3-2(5332.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5312.52mil,2509.41mil)(5312.52mil,2541.496mil) on Top Overlay And Pad Q8_R3-2(5332.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5358.19mil,2570.434mil)(5381.812mil,2570.434mil) on Top Overlay And Pad Q8_R3-1(5407.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5427.48mil,2509.41mil)(5427.48mil,2541.496mil) on Top Overlay And Pad Q8_R3-1(5407.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5439.686mil,2629.252mil)(5439.686mil,2710.748mil) on Top Overlay And Pad R25_R3-1(5405.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5387.716mil,2629.252mil)(5439.686mil,2629.252mil) on Top Overlay And Pad R25_R3-1(5405.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5387.716mil,2710.748mil)(5439.686mil,2710.748mil) on Top Overlay And Pad R25_R3-1(5405.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5300.316mil,2629.252mil)(5300.316mil,2710.748mil) on Top Overlay And Pad R25_R3-2(5334.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5300.316mil,2629.252mil)(5352.284mil,2629.252mil) on Top Overlay And Pad R25_R3-2(5334.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5300.316mil,2710.748mil)(5352.284mil,2710.748mil) on Top Overlay And Pad R25_R3-2(5334.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5065.316mil,2269.252mil)(5065.316mil,2350.748mil) on Top Overlay And Pad R22_R2-1(5099.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5065.316mil,2269.252mil)(5117.284mil,2269.252mil) on Top Overlay And Pad R22_R2-1(5099.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5065.316mil,2350.748mil)(5117.284mil,2350.748mil) on Top Overlay And Pad R22_R2-1(5099.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5204.686mil,2269.252mil)(5204.686mil,2350.748mil) on Top Overlay And Pad R22_R2-2(5170.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5152.716mil,2269.252mil)(5204.686mil,2269.252mil) on Top Overlay And Pad R22_R2-2(5170.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5152.716mil,2350.748mil)(5204.686mil,2350.748mil) on Top Overlay And Pad R22_R2-2(5170.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5129.252mil,2467.716mil)(5129.252mil,2519.686mil) on Top Overlay And Pad R23_R2-1(5170mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5210.748mil,2467.716mil)(5210.748mil,2519.686mil) on Top Overlay And Pad R23_R2-1(5170mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5129.252mil,2519.686mil)(5210.748mil,2519.686mil) on Top Overlay And Pad R23_R2-1(5170mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5129.252mil,2380.316mil)(5129.252mil,2432.284mil) on Top Overlay And Pad R23_R2-2(5170mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5210.748mil,2380.316mil)(5210.748mil,2432.284mil) on Top Overlay And Pad R23_R2-2(5170mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5129.252mil,2380.316mil)(5210.748mil,2380.316mil) on Top Overlay And Pad R23_R2-2(5170mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2550.316mil)(5149.252mil,2602.284mil) on Top Overlay And Pad R24_R2-1(5190mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.748mil,2550.316mil)(5230.748mil,2602.284mil) on Top Overlay And Pad R24_R2-1(5190mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5149.252mil,2550.316mil)(5230.748mil,2550.316mil) on Top Overlay And Pad R24_R2-1(5190mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2637.716mil)(5149.252mil,2689.686mil) on Top Overlay And Pad R24_R2-2(5190mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.748mil,2637.716mil)(5230.748mil,2689.686mil) on Top Overlay And Pad R24_R2-2(5190mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2689.686mil)(5230.748mil,2689.686mil) on Top Overlay And Pad R24_R2-2(5190mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5091.496mil,2509.41mil)(5117.48mil,2509.41mil) on Top Overlay And Pad Q8_R2-3(5060mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5002.52mil,2509.41mil)(5028.504mil,2509.41mil) on Top Overlay And Pad Q8_R2-3(5060mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5002.52mil,2509.41mil)(5028.504mil,2509.41mil) on Top Overlay And Pad Q8_R2-3(5060mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5002.52mil,2509.41mil)(5028.504mil,2509.41mil) on Top Overlay And Pad Q8_R2-3(5060mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5048.19mil,2570.434mil)(5071.812mil,2570.434mil) on Top Overlay And Pad Q8_R2-2(5022.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5002.52mil,2509.41mil)(5002.52mil,2541.496mil) on Top Overlay And Pad Q8_R2-2(5022.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5048.19mil,2570.434mil)(5071.812mil,2570.434mil) on Top Overlay And Pad Q8_R2-1(5097.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5117.48mil,2509.41mil)(5117.48mil,2541.496mil) on Top Overlay And Pad Q8_R2-1(5097.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5129.686mil,2629.252mil)(5129.686mil,2710.748mil) on Top Overlay And Pad R25_R2-1(5095.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5077.716mil,2629.252mil)(5129.686mil,2629.252mil) on Top Overlay And Pad R25_R2-1(5095.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5077.716mil,2710.748mil)(5129.686mil,2710.748mil) on Top Overlay And Pad R25_R2-1(5095.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4990.316mil,2629.252mil)(4990.316mil,2710.748mil) on Top Overlay And Pad R25_R2-2(5024.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4990.316mil,2629.252mil)(5042.284mil,2629.252mil) on Top Overlay And Pad R25_R2-2(5024.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4990.316mil,2710.748mil)(5042.284mil,2710.748mil) on Top Overlay And Pad R25_R2-2(5024.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4755.316mil,2269.252mil)(4755.316mil,2350.748mil) on Top Overlay And Pad R22_R1-1(4789.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4755.316mil,2269.252mil)(4807.284mil,2269.252mil) on Top Overlay And Pad R22_R1-1(4789.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4755.316mil,2350.748mil)(4807.284mil,2350.748mil) on Top Overlay And Pad R22_R1-1(4789.96mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4894.686mil,2269.252mil)(4894.686mil,2350.748mil) on Top Overlay And Pad R22_R1-2(4860.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4842.716mil,2269.252mil)(4894.686mil,2269.252mil) on Top Overlay And Pad R22_R1-2(4860.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4842.716mil,2350.748mil)(4894.686mil,2350.748mil) on Top Overlay And Pad R22_R1-2(4860.04mil,2310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4819.252mil,2467.716mil)(4819.252mil,2519.686mil) on Top Overlay And Pad R23_R1-1(4860mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4900.748mil,2467.716mil)(4900.748mil,2519.686mil) on Top Overlay And Pad R23_R1-1(4860mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4819.252mil,2519.686mil)(4900.748mil,2519.686mil) on Top Overlay And Pad R23_R1-1(4860mil,2485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4819.252mil,2380.316mil)(4819.252mil,2432.284mil) on Top Overlay And Pad R23_R1-2(4860mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4900.748mil,2380.316mil)(4900.748mil,2432.284mil) on Top Overlay And Pad R23_R1-2(4860mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4819.252mil,2380.316mil)(4900.748mil,2380.316mil) on Top Overlay And Pad R23_R1-2(4860mil,2414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4839.252mil,2550.316mil)(4920.748mil,2550.316mil) on Top Overlay And Pad R24_R1-1(4880mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4839.252mil,2550.316mil)(4839.252mil,2602.284mil) on Top Overlay And Pad R24_R1-1(4880mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4920.748mil,2550.316mil)(4920.748mil,2602.284mil) on Top Overlay And Pad R24_R1-1(4880mil,2584.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4839.252mil,2689.686mil)(4920.748mil,2689.686mil) on Top Overlay And Pad R24_R1-2(4880mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4839.252mil,2637.716mil)(4839.252mil,2689.686mil) on Top Overlay And Pad R24_R1-2(4880mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4920.748mil,2637.716mil)(4920.748mil,2689.686mil) on Top Overlay And Pad R24_R1-2(4880mil,2655.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4692.52mil,2509.41mil)(4718.504mil,2509.41mil) on Top Overlay And Pad Q8_R1-3(4750mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4692.52mil,2509.41mil)(4718.504mil,2509.41mil) on Top Overlay And Pad Q8_R1-3(4750mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4692.52mil,2509.41mil)(4718.504mil,2509.41mil) on Top Overlay And Pad Q8_R1-3(4750mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4781.496mil,2509.41mil)(4807.48mil,2509.41mil) on Top Overlay And Pad Q8_R1-3(4750mil,2485.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4692.52mil,2509.41mil)(4692.52mil,2541.496mil) on Top Overlay And Pad Q8_R1-2(4712.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4738.19mil,2570.434mil)(4761.812mil,2570.434mil) on Top Overlay And Pad Q8_R1-2(4712.598mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4807.48mil,2509.41mil)(4807.48mil,2541.496mil) on Top Overlay And Pad Q8_R1-1(4787.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4738.19mil,2570.434mil)(4761.812mil,2570.434mil) on Top Overlay And Pad Q8_R1-1(4787.402mil,2584.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4767.716mil,2629.252mil)(4819.686mil,2629.252mil) on Top Overlay And Pad R25_R1-1(4785.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4767.716mil,2710.748mil)(4819.686mil,2710.748mil) on Top Overlay And Pad R25_R1-1(4785.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4819.686mil,2629.252mil)(4819.686mil,2710.748mil) on Top Overlay And Pad R25_R1-1(4785.04mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4680.316mil,2629.252mil)(4732.284mil,2629.252mil) on Top Overlay And Pad R25_R1-2(4714.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4680.316mil,2710.748mil)(4732.284mil,2710.748mil) on Top Overlay And Pad R25_R1-2(4714.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4680.316mil,2629.252mil)(4680.316mil,2710.748mil) on Top Overlay And Pad R25_R1-2(4714.96mil,2670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.314mil,2749.252mil)(2262.284mil,2749.252mil) on Top Overlay And Pad R16_C3-1(2244.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.314mil,2830.748mil)(2262.284mil,2830.748mil) on Top Overlay And Pad R16_C3-1(2244.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.314mil,2749.252mil)(2210.314mil,2830.748mil) on Top Overlay And Pad R16_C3-1(2244.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2749.252mil)(2349.684mil,2749.252mil) on Top Overlay And Pad R16_C3-2(2315.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2830.748mil)(2349.684mil,2830.748mil) on Top Overlay And Pad R16_C3-2(2315.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2349.684mil,2749.252mil)(2349.684mil,2830.748mil) on Top Overlay And Pad R16_C3-2(2315.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2222.521mil,2945.589mil)(2248.505mil,2945.589mil) on Top Overlay And Pad Q4_C3-3(2280.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2311.497mil,2945.589mil)(2337.481mil,2945.589mil) on Top Overlay And Pad Q4_C3-3(2280.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2311.497mil,2945.589mil)(2337.481mil,2945.589mil) on Top Overlay And Pad Q4_C3-3(2280.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2311.497mil,2945.589mil)(2337.481mil,2945.589mil) on Top Overlay And Pad Q4_C3-3(2280.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2337.481mil,2913.503mil)(2337.481mil,2945.589mil) on Top Overlay And Pad Q4_C3-2(2317.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (2268.189mil,2884.565mil)(2291.811mil,2884.565mil) on Top Overlay And Pad Q4_C3-2(2317.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2222.521mil,2913.503mil)(2222.521mil,2945.589mil) on Top Overlay And Pad Q4_C3-1(2242.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2268.189mil,2884.565mil)(2291.811mil,2884.565mil) on Top Overlay And Pad Q4_C3-1(2242.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2657.716mil)(2109.212mil,2709.684mil) on Top Overlay And Pad R19_C3-1(2149.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.708mil,2657.716mil)(2190.708mil,2709.684mil) on Top Overlay And Pad R19_C3-1(2149.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2109.212mil,2709.684mil)(2190.708mil,2709.684mil) on Top Overlay And Pad R19_C3-1(2149.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2570.314mil)(2109.212mil,2622.284mil) on Top Overlay And Pad R19_C3-2(2149.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.708mil,2570.314mil)(2190.708mil,2622.284mil) on Top Overlay And Pad R19_C3-2(2149.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.212mil,2570.314mil)(2190.708mil,2570.314mil) on Top Overlay And Pad R19_C3-2(2149.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2227.521mil,2680.589mil)(2253.505mil,2680.589mil) on Top Overlay And Pad Q6_C3-3(2285.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2316.497mil,2680.589mil)(2342.481mil,2680.589mil) on Top Overlay And Pad Q6_C3-3(2285.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2316.497mil,2680.589mil)(2342.481mil,2680.589mil) on Top Overlay And Pad Q6_C3-3(2285.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2316.497mil,2680.589mil)(2342.481mil,2680.589mil) on Top Overlay And Pad Q6_C3-3(2285.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2342.481mil,2648.503mil)(2342.481mil,2680.589mil) on Top Overlay And Pad Q6_C3-2(2322.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (2273.189mil,2619.565mil)(2296.811mil,2619.565mil) on Top Overlay And Pad Q6_C3-2(2322.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2227.521mil,2648.503mil)(2227.521mil,2680.589mil) on Top Overlay And Pad Q6_C3-1(2247.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (2273.189mil,2619.565mil)(2296.811mil,2619.565mil) on Top Overlay And Pad Q6_C3-1(2247.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2104.253mil,3022.717mil)(2104.253mil,3074.685mil) on Top Overlay And Pad R18_C3-1(2145.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2185.749mil,3022.717mil)(2185.749mil,3074.685mil) on Top Overlay And Pad R18_C3-1(2145.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2104.253mil,3074.685mil)(2185.749mil,3074.685mil) on Top Overlay And Pad R18_C3-1(2145.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2104.253mil,2935.315mil)(2104.253mil,2987.285mil) on Top Overlay And Pad R18_C3-2(2145.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2185.749mil,2935.315mil)(2185.749mil,2987.285mil) on Top Overlay And Pad R18_C3-2(2145.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2104.253mil,2935.315mil)(2185.749mil,2935.315mil) on Top Overlay And Pad R18_C3-2(2145.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.717mil,2474.253mil)(2354.685mil,2474.253mil) on Top Overlay And Pad R21_C3-1(2320.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.717mil,2555.749mil)(2354.685mil,2555.749mil) on Top Overlay And Pad R21_C3-1(2320.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2354.685mil,2474.253mil)(2354.685mil,2555.749mil) on Top Overlay And Pad R21_C3-1(2320.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.315mil,2474.253mil)(2267.285mil,2474.253mil) on Top Overlay And Pad R21_C3-2(2249.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.315mil,2555.749mil)(2267.285mil,2555.749mil) on Top Overlay And Pad R21_C3-2(2249.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.315mil,2474.253mil)(2215.315mil,2555.749mil) on Top Overlay And Pad R21_C3-2(2249.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2200.315mil,3019.253mil)(2200.315mil,3100.749mil) on Top Overlay And Pad R20_C3-1(2234.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2200.315mil,3019.253mil)(2252.285mil,3019.253mil) on Top Overlay And Pad R20_C3-1(2234.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2200.315mil,3100.749mil)(2252.285mil,3100.749mil) on Top Overlay And Pad R20_C3-1(2234.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2287.717mil,3019.253mil)(2339.685mil,3019.253mil) on Top Overlay And Pad R20_C3-2(2305.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2287.717mil,3100.749mil)(2339.685mil,3100.749mil) on Top Overlay And Pad R20_C3-2(2305.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2339.685mil,3019.253mil)(2339.685mil,3100.749mil) on Top Overlay And Pad R20_C3-2(2305.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1920.314mil,2749.252mil)(1920.314mil,2830.748mil) on Top Overlay And Pad R16_C2-1(1954.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1920.314mil,2749.252mil)(1972.284mil,2749.252mil) on Top Overlay And Pad R16_C2-1(1954.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1920.314mil,2830.748mil)(1972.284mil,2830.748mil) on Top Overlay And Pad R16_C2-1(1954.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2059.684mil,2749.252mil)(2059.684mil,2830.748mil) on Top Overlay And Pad R16_C2-2(2025.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2007.716mil,2749.252mil)(2059.684mil,2749.252mil) on Top Overlay And Pad R16_C2-2(2025.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2007.716mil,2830.748mil)(2059.684mil,2830.748mil) on Top Overlay And Pad R16_C2-2(2025.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1932.521mil,2945.589mil)(1958.505mil,2945.589mil) on Top Overlay And Pad Q4_C2-3(1990.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2021.497mil,2945.589mil)(2047.481mil,2945.589mil) on Top Overlay And Pad Q4_C2-3(1990.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2021.497mil,2945.589mil)(2047.481mil,2945.589mil) on Top Overlay And Pad Q4_C2-3(1990.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2021.497mil,2945.589mil)(2047.481mil,2945.589mil) on Top Overlay And Pad Q4_C2-3(1990.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1978.189mil,2884.565mil)(2001.811mil,2884.565mil) on Top Overlay And Pad Q4_C2-2(2027.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2047.481mil,2913.503mil)(2047.481mil,2945.589mil) on Top Overlay And Pad Q4_C2-2(2027.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1978.189mil,2884.565mil)(2001.811mil,2884.565mil) on Top Overlay And Pad Q4_C2-1(1952.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1932.521mil,2913.503mil)(1932.521mil,2945.589mil) on Top Overlay And Pad Q4_C2-1(1952.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2657.716mil)(1819.212mil,2709.684mil) on Top Overlay And Pad R19_C2-1(1859.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1900.708mil,2657.716mil)(1900.708mil,2709.684mil) on Top Overlay And Pad R19_C2-1(1859.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1819.212mil,2709.684mil)(1900.708mil,2709.684mil) on Top Overlay And Pad R19_C2-1(1859.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2570.314mil)(1819.212mil,2622.284mil) on Top Overlay And Pad R19_C2-2(1859.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1900.708mil,2570.314mil)(1900.708mil,2622.284mil) on Top Overlay And Pad R19_C2-2(1859.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1819.212mil,2570.314mil)(1900.708mil,2570.314mil) on Top Overlay And Pad R19_C2-2(1859.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1937.521mil,2680.589mil)(1963.505mil,2680.589mil) on Top Overlay And Pad Q6_C2-3(1995.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2026.497mil,2680.589mil)(2052.481mil,2680.589mil) on Top Overlay And Pad Q6_C2-3(1995.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2026.497mil,2680.589mil)(2052.481mil,2680.589mil) on Top Overlay And Pad Q6_C2-3(1995.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (2026.497mil,2680.589mil)(2052.481mil,2680.589mil) on Top Overlay And Pad Q6_C2-3(1995.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1983.189mil,2619.565mil)(2006.811mil,2619.565mil) on Top Overlay And Pad Q6_C2-2(2032.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (2052.481mil,2648.503mil)(2052.481mil,2680.589mil) on Top Overlay And Pad Q6_C2-2(2032.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1983.189mil,2619.565mil)(2006.811mil,2619.565mil) on Top Overlay And Pad Q6_C2-1(1957.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1937.521mil,2648.503mil)(1937.521mil,2680.589mil) on Top Overlay And Pad Q6_C2-1(1957.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1814.253mil,3022.717mil)(1814.253mil,3074.685mil) on Top Overlay And Pad R18_C2-1(1855.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1895.749mil,3022.717mil)(1895.749mil,3074.685mil) on Top Overlay And Pad R18_C2-1(1855.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1814.253mil,3074.685mil)(1895.749mil,3074.685mil) on Top Overlay And Pad R18_C2-1(1855.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1814.253mil,2935.315mil)(1814.253mil,2987.285mil) on Top Overlay And Pad R18_C2-2(1855.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1895.749mil,2935.315mil)(1895.749mil,2987.285mil) on Top Overlay And Pad R18_C2-2(1855.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1814.253mil,2935.315mil)(1895.749mil,2935.315mil) on Top Overlay And Pad R18_C2-2(1855.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2064.685mil,2474.253mil)(2064.685mil,2555.749mil) on Top Overlay And Pad R21_C2-1(2030.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2012.717mil,2474.253mil)(2064.685mil,2474.253mil) on Top Overlay And Pad R21_C2-1(2030.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2012.717mil,2555.749mil)(2064.685mil,2555.749mil) on Top Overlay And Pad R21_C2-1(2030.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1925.315mil,2474.253mil)(1925.315mil,2555.749mil) on Top Overlay And Pad R21_C2-2(1959.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1925.315mil,2474.253mil)(1977.285mil,2474.253mil) on Top Overlay And Pad R21_C2-2(1959.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1925.315mil,2555.749mil)(1977.285mil,2555.749mil) on Top Overlay And Pad R21_C2-2(1959.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1910.315mil,3019.253mil)(1910.315mil,3100.749mil) on Top Overlay And Pad R20_C2-1(1944.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1910.315mil,3019.253mil)(1962.285mil,3019.253mil) on Top Overlay And Pad R20_C2-1(1944.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1910.315mil,3100.749mil)(1962.285mil,3100.749mil) on Top Overlay And Pad R20_C2-1(1944.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2049.685mil,3019.253mil)(2049.685mil,3100.749mil) on Top Overlay And Pad R20_C2-2(2015.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1997.717mil,3019.253mil)(2049.685mil,3019.253mil) on Top Overlay And Pad R20_C2-2(2015.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1997.717mil,3100.749mil)(2049.685mil,3100.749mil) on Top Overlay And Pad R20_C2-2(2015.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1630.314mil,2749.252mil)(1630.314mil,2830.748mil) on Top Overlay And Pad R16_C1-1(1664.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1630.314mil,2749.252mil)(1682.284mil,2749.252mil) on Top Overlay And Pad R16_C1-1(1664.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1630.314mil,2830.748mil)(1682.284mil,2830.748mil) on Top Overlay And Pad R16_C1-1(1664.96mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1769.684mil,2749.252mil)(1769.684mil,2830.748mil) on Top Overlay And Pad R16_C1-2(1735.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1717.716mil,2749.252mil)(1769.684mil,2749.252mil) on Top Overlay And Pad R16_C1-2(1735.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1717.716mil,2830.748mil)(1769.684mil,2830.748mil) on Top Overlay And Pad R16_C1-2(1735.04mil,2790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1731.497mil,2945.589mil)(1757.481mil,2945.589mil) on Top Overlay And Pad Q4_C1-3(1700.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1731.497mil,2945.589mil)(1757.481mil,2945.589mil) on Top Overlay And Pad Q4_C1-3(1700.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1731.497mil,2945.589mil)(1757.481mil,2945.589mil) on Top Overlay And Pad Q4_C1-3(1700.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1642.521mil,2945.589mil)(1668.505mil,2945.589mil) on Top Overlay And Pad Q4_C1-3(1700.001mil,2969.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1688.189mil,2884.565mil)(1711.811mil,2884.565mil) on Top Overlay And Pad Q4_C1-2(1737.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1757.481mil,2913.503mil)(1757.481mil,2945.589mil) on Top Overlay And Pad Q4_C1-2(1737.403mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1688.189mil,2884.565mil)(1711.811mil,2884.565mil) on Top Overlay And Pad Q4_C1-1(1662.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1642.521mil,2913.503mil)(1642.521mil,2945.589mil) on Top Overlay And Pad Q4_C1-1(1662.599mil,2870.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2657.716mil)(1529.212mil,2709.684mil) on Top Overlay And Pad R19_C1-1(1569.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1610.708mil,2657.716mil)(1610.708mil,2709.684mil) on Top Overlay And Pad R19_C1-1(1569.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1529.212mil,2709.684mil)(1610.708mil,2709.684mil) on Top Overlay And Pad R19_C1-1(1569.96mil,2675.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2570.314mil)(1529.212mil,2622.284mil) on Top Overlay And Pad R19_C1-2(1569.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1610.708mil,2570.314mil)(1610.708mil,2622.284mil) on Top Overlay And Pad R19_C1-2(1569.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.212mil,2570.314mil)(1610.708mil,2570.314mil) on Top Overlay And Pad R19_C1-2(1569.96mil,2604.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1736.497mil,2680.589mil)(1762.481mil,2680.589mil) on Top Overlay And Pad Q6_C1-3(1705.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1736.497mil,2680.589mil)(1762.481mil,2680.589mil) on Top Overlay And Pad Q6_C1-3(1705.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1736.497mil,2680.589mil)(1762.481mil,2680.589mil) on Top Overlay And Pad Q6_C1-3(1705.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1647.521mil,2680.589mil)(1673.505mil,2680.589mil) on Top Overlay And Pad Q6_C1-3(1705.001mil,2704.211mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1762.481mil,2648.503mil)(1762.481mil,2680.589mil) on Top Overlay And Pad Q6_C1-2(1742.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1693.189mil,2619.565mil)(1716.811mil,2619.565mil) on Top Overlay And Pad Q6_C1-2(1742.403mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1693.189mil,2619.565mil)(1716.811mil,2619.565mil) on Top Overlay And Pad Q6_C1-1(1667.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1647.521mil,2648.503mil)(1647.521mil,2680.589mil) on Top Overlay And Pad Q6_C1-1(1667.599mil,2605.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1524.253mil,3022.717mil)(1524.253mil,3074.685mil) on Top Overlay And Pad R18_C1-1(1565.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.749mil,3022.717mil)(1605.749mil,3074.685mil) on Top Overlay And Pad R18_C1-1(1565.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1524.253mil,3074.685mil)(1605.749mil,3074.685mil) on Top Overlay And Pad R18_C1-1(1565.001mil,3040.041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1524.253mil,2935.315mil)(1524.253mil,2987.285mil) on Top Overlay And Pad R18_C1-2(1565.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.749mil,2935.315mil)(1605.749mil,2987.285mil) on Top Overlay And Pad R18_C1-2(1565.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1524.253mil,2935.315mil)(1605.749mil,2935.315mil) on Top Overlay And Pad R18_C1-2(1565.001mil,2969.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1774.685mil,2474.253mil)(1774.685mil,2555.749mil) on Top Overlay And Pad R21_C1-1(1740.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1722.717mil,2474.253mil)(1774.685mil,2474.253mil) on Top Overlay And Pad R21_C1-1(1740.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1722.717mil,2555.749mil)(1774.685mil,2555.749mil) on Top Overlay And Pad R21_C1-1(1740.041mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1635.315mil,2474.253mil)(1635.315mil,2555.749mil) on Top Overlay And Pad R21_C1-2(1669.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1635.315mil,2474.253mil)(1687.285mil,2474.253mil) on Top Overlay And Pad R21_C1-2(1669.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1635.315mil,2555.749mil)(1687.285mil,2555.749mil) on Top Overlay And Pad R21_C1-2(1669.961mil,2515.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.315mil,3019.253mil)(1620.315mil,3100.749mil) on Top Overlay And Pad R20_C1-1(1654.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.315mil,3019.253mil)(1672.285mil,3019.253mil) on Top Overlay And Pad R20_C1-1(1654.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.315mil,3100.749mil)(1672.285mil,3100.749mil) on Top Overlay And Pad R20_C1-1(1654.961mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1759.685mil,3019.253mil)(1759.685mil,3100.749mil) on Top Overlay And Pad R20_C1-2(1725.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.717mil,3019.253mil)(1759.685mil,3019.253mil) on Top Overlay And Pad R20_C1-2(1725.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.717mil,3100.749mil)(1759.685mil,3100.749mil) on Top Overlay And Pad R20_C1-2(1725.041mil,3060.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7475.354mil,874.252mil)(7475.354mil,955.748mil) on Top Overlay And Pad R16_C13-1(7510mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7475.354mil,874.252mil)(7527.322mil,874.252mil) on Top Overlay And Pad R16_C13-1(7510mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7475.354mil,955.748mil)(7527.322mil,955.748mil) on Top Overlay And Pad R16_C13-1(7510mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7614.724mil,874.252mil)(7614.724mil,955.748mil) on Top Overlay And Pad R16_C13-2(7580.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7562.756mil,874.252mil)(7614.724mil,874.252mil) on Top Overlay And Pad R16_C13-2(7580.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7562.756mil,955.748mil)(7614.724mil,955.748mil) on Top Overlay And Pad R16_C13-2(7580.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7576.536mil,1070.59mil)(7602.52mil,1070.59mil) on Top Overlay And Pad Q4_C13-3(7545.04mil,1094.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7576.536mil,1070.59mil)(7602.52mil,1070.59mil) on Top Overlay And Pad Q4_C13-3(7545.04mil,1094.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7576.536mil,1070.59mil)(7602.52mil,1070.59mil) on Top Overlay And Pad Q4_C13-3(7545.04mil,1094.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7487.56mil,1070.59mil)(7513.544mil,1070.59mil) on Top Overlay And Pad Q4_C13-3(7545.04mil,1094.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7602.52mil,1038.504mil)(7602.52mil,1070.59mil) on Top Overlay And Pad Q4_C13-2(7582.442mil,995.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7533.228mil,1009.566mil)(7556.85mil,1009.566mil) on Top Overlay And Pad Q4_C13-2(7582.442mil,995.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7533.228mil,1009.566mil)(7556.85mil,1009.566mil) on Top Overlay And Pad Q4_C13-1(7507.638mil,995.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7487.56mil,1038.504mil)(7487.56mil,1070.59mil) on Top Overlay And Pad Q4_C13-1(7507.638mil,995.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7434.292mil,522.716mil)(7434.292mil,574.686mil) on Top Overlay And Pad R19_C13-1(7475.04mil,540.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7515.788mil,522.716mil)(7515.788mil,574.686mil) on Top Overlay And Pad R19_C13-1(7475.04mil,540.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7434.292mil,574.686mil)(7515.788mil,574.686mil) on Top Overlay And Pad R19_C13-1(7475.04mil,540.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7434.292mil,435.316mil)(7434.292mil,487.284mil) on Top Overlay And Pad R19_C13-2(7475.04mil,469.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7515.788mil,435.316mil)(7515.788mil,487.284mil) on Top Overlay And Pad R19_C13-2(7475.04mil,469.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7434.292mil,435.316mil)(7515.788mil,435.316mil) on Top Overlay And Pad R19_C13-2(7475.04mil,469.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7452.56mil,805.59mil)(7478.544mil,805.59mil) on Top Overlay And Pad Q6_C13-3(7510.04mil,829.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7541.536mil,805.59mil)(7567.52mil,805.59mil) on Top Overlay And Pad Q6_C13-3(7510.04mil,829.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7541.536mil,805.59mil)(7567.52mil,805.59mil) on Top Overlay And Pad Q6_C13-3(7510.04mil,829.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7541.536mil,805.59mil)(7567.52mil,805.59mil) on Top Overlay And Pad Q6_C13-3(7510.04mil,829.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7498.228mil,744.566mil)(7521.85mil,744.566mil) on Top Overlay And Pad Q6_C13-2(7547.442mil,730.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7567.52mil,773.504mil)(7567.52mil,805.59mil) on Top Overlay And Pad Q6_C13-2(7547.442mil,730.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7452.56mil,773.504mil)(7452.56mil,805.59mil) on Top Overlay And Pad Q6_C13-1(7472.638mil,730.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7498.228mil,744.566mil)(7521.85mil,744.566mil) on Top Overlay And Pad Q6_C13-1(7472.638mil,730.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.292mil,1147.716mil)(7369.292mil,1199.686mil) on Top Overlay And Pad R18_C13-1(7410.04mil,1165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7450.788mil,1147.716mil)(7450.788mil,1199.686mil) on Top Overlay And Pad R18_C13-1(7410.04mil,1165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.292mil,1199.686mil)(7450.788mil,1199.686mil) on Top Overlay And Pad R18_C13-1(7410.04mil,1165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7369.292mil,1060.316mil)(7369.292mil,1112.284mil) on Top Overlay And Pad R18_C13-2(7410.04mil,1094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7450.788mil,1060.316mil)(7450.788mil,1112.284mil) on Top Overlay And Pad R18_C13-2(7410.04mil,1094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7369.292mil,1060.316mil)(7450.788mil,1060.316mil) on Top Overlay And Pad R18_C13-2(7410.04mil,1094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7579.724mil,599.252mil)(7579.724mil,680.748mil) on Top Overlay And Pad R21_C13-1(7545.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7527.756mil,599.252mil)(7579.724mil,599.252mil) on Top Overlay And Pad R21_C13-1(7545.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7527.756mil,680.748mil)(7579.724mil,680.748mil) on Top Overlay And Pad R21_C13-1(7545.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7440.354mil,599.252mil)(7440.354mil,680.748mil) on Top Overlay And Pad R21_C13-2(7475mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7440.354mil,599.252mil)(7492.322mil,599.252mil) on Top Overlay And Pad R21_C13-2(7475mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7440.354mil,680.748mil)(7492.322mil,680.748mil) on Top Overlay And Pad R21_C13-2(7475mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7465.354mil,1144.252mil)(7465.354mil,1225.748mil) on Top Overlay And Pad R20_C13-1(7500mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7465.354mil,1144.252mil)(7517.322mil,1144.252mil) on Top Overlay And Pad R20_C13-1(7500mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7465.354mil,1225.748mil)(7517.322mil,1225.748mil) on Top Overlay And Pad R20_C13-1(7500mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7604.724mil,1144.252mil)(7604.724mil,1225.748mil) on Top Overlay And Pad R20_C13-2(7570.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7552.756mil,1144.252mil)(7604.724mil,1144.252mil) on Top Overlay And Pad R20_C13-2(7570.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7552.756mil,1225.748mil)(7604.724mil,1225.748mil) on Top Overlay And Pad R20_C13-2(7570.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7185.354mil,874.252mil)(7185.354mil,955.748mil) on Top Overlay And Pad R16_C12-1(7220mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7185.354mil,874.252mil)(7237.322mil,874.252mil) on Top Overlay And Pad R16_C12-1(7220mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7185.354mil,955.748mil)(7237.322mil,955.748mil) on Top Overlay And Pad R16_C12-1(7220mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7324.724mil,874.252mil)(7324.724mil,955.748mil) on Top Overlay And Pad R16_C12-2(7290.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7272.756mil,874.252mil)(7324.724mil,874.252mil) on Top Overlay And Pad R16_C12-2(7290.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7272.756mil,955.748mil)(7324.724mil,955.748mil) on Top Overlay And Pad R16_C12-2(7290.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7197.56mil,1070.588mil)(7223.544mil,1070.588mil) on Top Overlay And Pad Q4_C12-3(7255.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7286.536mil,1070.588mil)(7312.52mil,1070.588mil) on Top Overlay And Pad Q4_C12-3(7255.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7286.536mil,1070.588mil)(7312.52mil,1070.588mil) on Top Overlay And Pad Q4_C12-3(7255.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7286.536mil,1070.588mil)(7312.52mil,1070.588mil) on Top Overlay And Pad Q4_C12-3(7255.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7243.228mil,1009.564mil)(7266.85mil,1009.564mil) on Top Overlay And Pad Q4_C12-2(7292.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7312.52mil,1038.502mil)(7312.52mil,1070.588mil) on Top Overlay And Pad Q4_C12-2(7292.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7197.56mil,1038.502mil)(7197.56mil,1070.588mil) on Top Overlay And Pad Q4_C12-1(7217.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7243.228mil,1009.564mil)(7266.85mil,1009.564mil) on Top Overlay And Pad Q4_C12-1(7217.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,522.714mil)(7144.292mil,574.684mil) on Top Overlay And Pad R19_C12-1(7185.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7225.788mil,522.714mil)(7225.788mil,574.684mil) on Top Overlay And Pad R19_C12-1(7185.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,574.684mil)(7225.788mil,574.684mil) on Top Overlay And Pad R19_C12-1(7185.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,435.314mil)(7144.292mil,487.282mil) on Top Overlay And Pad R19_C12-2(7185.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7225.788mil,435.314mil)(7225.788mil,487.282mil) on Top Overlay And Pad R19_C12-2(7185.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7144.292mil,435.314mil)(7225.788mil,435.314mil) on Top Overlay And Pad R19_C12-2(7185.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7251.536mil,805.588mil)(7277.52mil,805.588mil) on Top Overlay And Pad Q6_C12-3(7220.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7251.536mil,805.588mil)(7277.52mil,805.588mil) on Top Overlay And Pad Q6_C12-3(7220.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7251.536mil,805.588mil)(7277.52mil,805.588mil) on Top Overlay And Pad Q6_C12-3(7220.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7162.56mil,805.588mil)(7188.544mil,805.588mil) on Top Overlay And Pad Q6_C12-3(7220.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7208.228mil,744.564mil)(7231.85mil,744.564mil) on Top Overlay And Pad Q6_C12-2(7257.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7277.52mil,773.502mil)(7277.52mil,805.588mil) on Top Overlay And Pad Q6_C12-2(7257.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7208.228mil,744.564mil)(7231.85mil,744.564mil) on Top Overlay And Pad Q6_C12-1(7182.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7162.56mil,773.502mil)(7162.56mil,805.588mil) on Top Overlay And Pad Q6_C12-1(7182.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.292mil,1199.684mil)(7160.788mil,1199.684mil) on Top Overlay And Pad R18_C12-1(7120.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.788mil,1147.714mil)(7160.788mil,1199.684mil) on Top Overlay And Pad R18_C12-1(7120.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.292mil,1147.714mil)(7079.292mil,1199.684mil) on Top Overlay And Pad R18_C12-1(7120.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7079.292mil,1060.314mil)(7160.788mil,1060.314mil) on Top Overlay And Pad R18_C12-2(7120.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7160.788mil,1060.314mil)(7160.788mil,1112.282mil) on Top Overlay And Pad R18_C12-2(7120.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7079.292mil,1060.314mil)(7079.292mil,1112.282mil) on Top Overlay And Pad R18_C12-2(7120.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7289.724mil,599.252mil)(7289.724mil,680.748mil) on Top Overlay And Pad R21_C12-1(7255.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7237.756mil,599.252mil)(7289.724mil,599.252mil) on Top Overlay And Pad R21_C12-1(7255.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7237.756mil,680.748mil)(7289.724mil,680.748mil) on Top Overlay And Pad R21_C12-1(7255.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7150.354mil,599.252mil)(7150.354mil,680.748mil) on Top Overlay And Pad R21_C12-2(7185mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7150.354mil,599.252mil)(7202.322mil,599.252mil) on Top Overlay And Pad R21_C12-2(7185mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7150.354mil,680.748mil)(7202.322mil,680.748mil) on Top Overlay And Pad R21_C12-2(7185mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7175.354mil,1144.252mil)(7227.322mil,1144.252mil) on Top Overlay And Pad R20_C12-1(7210mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7175.354mil,1225.748mil)(7227.322mil,1225.748mil) on Top Overlay And Pad R20_C12-1(7210mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7175.354mil,1144.252mil)(7175.354mil,1225.748mil) on Top Overlay And Pad R20_C12-1(7210mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7262.756mil,1144.252mil)(7314.724mil,1144.252mil) on Top Overlay And Pad R20_C12-2(7280.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7262.756mil,1225.748mil)(7314.724mil,1225.748mil) on Top Overlay And Pad R20_C12-2(7280.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7314.724mil,1144.252mil)(7314.724mil,1225.748mil) on Top Overlay And Pad R20_C12-2(7280.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6895.354mil,874.252mil)(6895.354mil,955.748mil) on Top Overlay And Pad R16_C11-1(6930mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6895.354mil,874.252mil)(6947.322mil,874.252mil) on Top Overlay And Pad R16_C11-1(6930mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6895.354mil,955.748mil)(6947.322mil,955.748mil) on Top Overlay And Pad R16_C11-1(6930mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7034.724mil,874.252mil)(7034.724mil,955.748mil) on Top Overlay And Pad R16_C11-2(7000.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6982.756mil,874.252mil)(7034.724mil,874.252mil) on Top Overlay And Pad R16_C11-2(7000.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6982.756mil,955.748mil)(7034.724mil,955.748mil) on Top Overlay And Pad R16_C11-2(7000.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6907.56mil,1070.588mil)(6933.544mil,1070.588mil) on Top Overlay And Pad Q4_C11-3(6965.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6996.536mil,1070.588mil)(7022.52mil,1070.588mil) on Top Overlay And Pad Q4_C11-3(6965.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6996.536mil,1070.588mil)(7022.52mil,1070.588mil) on Top Overlay And Pad Q4_C11-3(6965.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6996.536mil,1070.588mil)(7022.52mil,1070.588mil) on Top Overlay And Pad Q4_C11-3(6965.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6953.228mil,1009.564mil)(6976.85mil,1009.564mil) on Top Overlay And Pad Q4_C11-2(7002.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7022.52mil,1038.502mil)(7022.52mil,1070.588mil) on Top Overlay And Pad Q4_C11-2(7002.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6953.228mil,1009.564mil)(6976.85mil,1009.564mil) on Top Overlay And Pad Q4_C11-1(6927.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6907.56mil,1038.502mil)(6907.56mil,1070.588mil) on Top Overlay And Pad Q4_C11-1(6927.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,522.714mil)(6854.292mil,574.684mil) on Top Overlay And Pad R19_C11-1(6895.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6935.788mil,522.714mil)(6935.788mil,574.684mil) on Top Overlay And Pad R19_C11-1(6895.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,574.684mil)(6935.788mil,574.684mil) on Top Overlay And Pad R19_C11-1(6895.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,435.314mil)(6854.292mil,487.282mil) on Top Overlay And Pad R19_C11-2(6895.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6935.788mil,435.314mil)(6935.788mil,487.282mil) on Top Overlay And Pad R19_C11-2(6895.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6854.292mil,435.314mil)(6935.788mil,435.314mil) on Top Overlay And Pad R19_C11-2(6895.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6872.56mil,805.588mil)(6898.544mil,805.588mil) on Top Overlay And Pad Q6_C11-3(6930.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6961.536mil,805.588mil)(6987.52mil,805.588mil) on Top Overlay And Pad Q6_C11-3(6930.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6961.536mil,805.588mil)(6987.52mil,805.588mil) on Top Overlay And Pad Q6_C11-3(6930.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6961.536mil,805.588mil)(6987.52mil,805.588mil) on Top Overlay And Pad Q6_C11-3(6930.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6987.52mil,773.502mil)(6987.52mil,805.588mil) on Top Overlay And Pad Q6_C11-2(6967.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6918.228mil,744.564mil)(6941.85mil,744.564mil) on Top Overlay And Pad Q6_C11-2(6967.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6872.56mil,773.502mil)(6872.56mil,805.588mil) on Top Overlay And Pad Q6_C11-1(6892.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6918.228mil,744.564mil)(6941.85mil,744.564mil) on Top Overlay And Pad Q6_C11-1(6892.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.292mil,1147.714mil)(6789.292mil,1199.684mil) on Top Overlay And Pad R18_C11-1(6830.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.788mil,1147.714mil)(6870.788mil,1199.684mil) on Top Overlay And Pad R18_C11-1(6830.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.292mil,1199.684mil)(6870.788mil,1199.684mil) on Top Overlay And Pad R18_C11-1(6830.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6789.292mil,1060.314mil)(6789.292mil,1112.282mil) on Top Overlay And Pad R18_C11-2(6830.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.788mil,1060.314mil)(6870.788mil,1112.282mil) on Top Overlay And Pad R18_C11-2(6830.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6789.292mil,1060.314mil)(6870.788mil,1060.314mil) on Top Overlay And Pad R18_C11-2(6830.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6947.756mil,599.252mil)(6999.724mil,599.252mil) on Top Overlay And Pad R21_C11-1(6965.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6947.756mil,680.748mil)(6999.724mil,680.748mil) on Top Overlay And Pad R21_C11-1(6965.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6999.724mil,599.252mil)(6999.724mil,680.748mil) on Top Overlay And Pad R21_C11-1(6965.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6860.354mil,599.252mil)(6912.322mil,599.252mil) on Top Overlay And Pad R21_C11-2(6895mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6860.354mil,680.748mil)(6912.322mil,680.748mil) on Top Overlay And Pad R21_C11-2(6895mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6860.354mil,599.252mil)(6860.354mil,680.748mil) on Top Overlay And Pad R21_C11-2(6895mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6885.354mil,1144.252mil)(6885.354mil,1225.748mil) on Top Overlay And Pad R20_C11-1(6920mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6885.354mil,1144.252mil)(6937.322mil,1144.252mil) on Top Overlay And Pad R20_C11-1(6920mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6885.354mil,1225.748mil)(6937.322mil,1225.748mil) on Top Overlay And Pad R20_C11-1(6920mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7024.724mil,1144.252mil)(7024.724mil,1225.748mil) on Top Overlay And Pad R20_C11-2(6990.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6972.756mil,1144.252mil)(7024.724mil,1144.252mil) on Top Overlay And Pad R20_C11-2(6990.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6972.756mil,1225.748mil)(7024.724mil,1225.748mil) on Top Overlay And Pad R20_C11-2(6990.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6600.354mil,874.252mil)(6652.322mil,874.252mil) on Top Overlay And Pad R16_C10-1(6635mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6600.354mil,955.748mil)(6652.322mil,955.748mil) on Top Overlay And Pad R16_C10-1(6635mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6600.354mil,874.252mil)(6600.354mil,955.748mil) on Top Overlay And Pad R16_C10-1(6635mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6687.756mil,874.252mil)(6739.724mil,874.252mil) on Top Overlay And Pad R16_C10-2(6705.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6687.756mil,955.748mil)(6739.724mil,955.748mil) on Top Overlay And Pad R16_C10-2(6705.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6739.724mil,874.252mil)(6739.724mil,955.748mil) on Top Overlay And Pad R16_C10-2(6705.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6612.56mil,1070.588mil)(6638.544mil,1070.588mil) on Top Overlay And Pad Q4_C10-3(6670.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6701.536mil,1070.588mil)(6727.52mil,1070.588mil) on Top Overlay And Pad Q4_C10-3(6670.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6701.536mil,1070.588mil)(6727.52mil,1070.588mil) on Top Overlay And Pad Q4_C10-3(6670.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6701.536mil,1070.588mil)(6727.52mil,1070.588mil) on Top Overlay And Pad Q4_C10-3(6670.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6727.52mil,1038.502mil)(6727.52mil,1070.588mil) on Top Overlay And Pad Q4_C10-2(6707.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6658.228mil,1009.564mil)(6681.85mil,1009.564mil) on Top Overlay And Pad Q4_C10-2(6707.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6612.56mil,1038.502mil)(6612.56mil,1070.588mil) on Top Overlay And Pad Q4_C10-1(6632.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6658.228mil,1009.564mil)(6681.85mil,1009.564mil) on Top Overlay And Pad Q4_C10-1(6632.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6559.292mil,522.714mil)(6559.292mil,574.684mil) on Top Overlay And Pad R19_C10-1(6600.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6640.788mil,522.714mil)(6640.788mil,574.684mil) on Top Overlay And Pad R19_C10-1(6600.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6559.292mil,574.684mil)(6640.788mil,574.684mil) on Top Overlay And Pad R19_C10-1(6600.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6559.292mil,435.314mil)(6559.292mil,487.282mil) on Top Overlay And Pad R19_C10-2(6600.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6640.788mil,435.314mil)(6640.788mil,487.282mil) on Top Overlay And Pad R19_C10-2(6600.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6559.292mil,435.314mil)(6640.788mil,435.314mil) on Top Overlay And Pad R19_C10-2(6600.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6577.56mil,805.588mil)(6603.544mil,805.588mil) on Top Overlay And Pad Q6_C10-3(6635.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6666.536mil,805.588mil)(6692.52mil,805.588mil) on Top Overlay And Pad Q6_C10-3(6635.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6666.536mil,805.588mil)(6692.52mil,805.588mil) on Top Overlay And Pad Q6_C10-3(6635.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6666.536mil,805.588mil)(6692.52mil,805.588mil) on Top Overlay And Pad Q6_C10-3(6635.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6623.228mil,744.564mil)(6646.85mil,744.564mil) on Top Overlay And Pad Q6_C10-2(6672.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6692.52mil,773.502mil)(6692.52mil,805.588mil) on Top Overlay And Pad Q6_C10-2(6672.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6577.56mil,773.502mil)(6577.56mil,805.588mil) on Top Overlay And Pad Q6_C10-1(6597.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6623.228mil,744.564mil)(6646.85mil,744.564mil) on Top Overlay And Pad Q6_C10-1(6597.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.292mil,1147.714mil)(6494.292mil,1199.684mil) on Top Overlay And Pad R18_C10-1(6535.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6575.788mil,1147.714mil)(6575.788mil,1199.684mil) on Top Overlay And Pad R18_C10-1(6535.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.292mil,1199.684mil)(6575.788mil,1199.684mil) on Top Overlay And Pad R18_C10-1(6535.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6494.292mil,1060.314mil)(6494.292mil,1112.282mil) on Top Overlay And Pad R18_C10-2(6535.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6575.788mil,1060.314mil)(6575.788mil,1112.282mil) on Top Overlay And Pad R18_C10-2(6535.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6494.292mil,1060.314mil)(6575.788mil,1060.314mil) on Top Overlay And Pad R18_C10-2(6535.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6704.724mil,599.252mil)(6704.724mil,680.748mil) on Top Overlay And Pad R21_C10-1(6670.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6652.756mil,599.252mil)(6704.724mil,599.252mil) on Top Overlay And Pad R21_C10-1(6670.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6652.756mil,680.748mil)(6704.724mil,680.748mil) on Top Overlay And Pad R21_C10-1(6670.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6565.354mil,599.252mil)(6565.354mil,680.748mil) on Top Overlay And Pad R21_C10-2(6600mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6565.354mil,599.252mil)(6617.322mil,599.252mil) on Top Overlay And Pad R21_C10-2(6600mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6565.354mil,680.748mil)(6617.322mil,680.748mil) on Top Overlay And Pad R21_C10-2(6600mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6590.354mil,1144.252mil)(6590.354mil,1225.748mil) on Top Overlay And Pad R20_C10-1(6625mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6590.354mil,1144.252mil)(6642.322mil,1144.252mil) on Top Overlay And Pad R20_C10-1(6625mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6590.354mil,1225.748mil)(6642.322mil,1225.748mil) on Top Overlay And Pad R20_C10-1(6625mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6729.724mil,1144.252mil)(6729.724mil,1225.748mil) on Top Overlay And Pad R20_C10-2(6695.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6677.756mil,1144.252mil)(6729.724mil,1144.252mil) on Top Overlay And Pad R20_C10-2(6695.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6677.756mil,1225.748mil)(6729.724mil,1225.748mil) on Top Overlay And Pad R20_C10-2(6695.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6305.354mil,874.252mil)(6305.354mil,955.748mil) on Top Overlay And Pad R16_C9-1(6340mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6305.354mil,874.252mil)(6357.322mil,874.252mil) on Top Overlay And Pad R16_C9-1(6340mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6305.354mil,955.748mil)(6357.322mil,955.748mil) on Top Overlay And Pad R16_C9-1(6340mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6444.724mil,874.252mil)(6444.724mil,955.748mil) on Top Overlay And Pad R16_C9-2(6410.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6392.756mil,874.252mil)(6444.724mil,874.252mil) on Top Overlay And Pad R16_C9-2(6410.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6392.756mil,955.748mil)(6444.724mil,955.748mil) on Top Overlay And Pad R16_C9-2(6410.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6317.56mil,1070.588mil)(6343.544mil,1070.588mil) on Top Overlay And Pad Q4_C9-3(6375.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6406.536mil,1070.588mil)(6432.52mil,1070.588mil) on Top Overlay And Pad Q4_C9-3(6375.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6406.536mil,1070.588mil)(6432.52mil,1070.588mil) on Top Overlay And Pad Q4_C9-3(6375.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6406.536mil,1070.588mil)(6432.52mil,1070.588mil) on Top Overlay And Pad Q4_C9-3(6375.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6363.228mil,1009.564mil)(6386.85mil,1009.564mil) on Top Overlay And Pad Q4_C9-2(6412.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6432.52mil,1038.502mil)(6432.52mil,1070.588mil) on Top Overlay And Pad Q4_C9-2(6412.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6317.56mil,1038.502mil)(6317.56mil,1070.588mil) on Top Overlay And Pad Q4_C9-1(6337.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6363.228mil,1009.564mil)(6386.85mil,1009.564mil) on Top Overlay And Pad Q4_C9-1(6337.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6264.292mil,522.714mil)(6264.292mil,574.684mil) on Top Overlay And Pad R19_C9-1(6305.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6345.788mil,522.714mil)(6345.788mil,574.684mil) on Top Overlay And Pad R19_C9-1(6305.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6264.292mil,574.684mil)(6345.788mil,574.684mil) on Top Overlay And Pad R19_C9-1(6305.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6264.292mil,435.314mil)(6264.292mil,487.282mil) on Top Overlay And Pad R19_C9-2(6305.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6345.788mil,435.314mil)(6345.788mil,487.282mil) on Top Overlay And Pad R19_C9-2(6305.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6264.292mil,435.314mil)(6345.788mil,435.314mil) on Top Overlay And Pad R19_C9-2(6305.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6371.536mil,805.588mil)(6397.52mil,805.588mil) on Top Overlay And Pad Q6_C9-3(6340.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6371.536mil,805.588mil)(6397.52mil,805.588mil) on Top Overlay And Pad Q6_C9-3(6340.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6371.536mil,805.588mil)(6397.52mil,805.588mil) on Top Overlay And Pad Q6_C9-3(6340.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6282.56mil,805.588mil)(6308.544mil,805.588mil) on Top Overlay And Pad Q6_C9-3(6340.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6328.228mil,744.564mil)(6351.85mil,744.564mil) on Top Overlay And Pad Q6_C9-2(6377.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6397.52mil,773.502mil)(6397.52mil,805.588mil) on Top Overlay And Pad Q6_C9-2(6377.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6328.228mil,744.564mil)(6351.85mil,744.564mil) on Top Overlay And Pad Q6_C9-1(6302.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6282.56mil,773.502mil)(6282.56mil,805.588mil) on Top Overlay And Pad Q6_C9-1(6302.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.292mil,1199.684mil)(6280.788mil,1199.684mil) on Top Overlay And Pad R18_C9-1(6240.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6280.788mil,1147.714mil)(6280.788mil,1199.684mil) on Top Overlay And Pad R18_C9-1(6240.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.292mil,1147.714mil)(6199.292mil,1199.684mil) on Top Overlay And Pad R18_C9-1(6240.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6199.292mil,1060.314mil)(6280.788mil,1060.314mil) on Top Overlay And Pad R18_C9-2(6240.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6280.788mil,1060.314mil)(6280.788mil,1112.282mil) on Top Overlay And Pad R18_C9-2(6240.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6199.292mil,1060.314mil)(6199.292mil,1112.282mil) on Top Overlay And Pad R18_C9-2(6240.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6409.724mil,599.252mil)(6409.724mil,680.748mil) on Top Overlay And Pad R21_C9-1(6375.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6357.756mil,599.252mil)(6409.724mil,599.252mil) on Top Overlay And Pad R21_C9-1(6375.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6357.756mil,680.748mil)(6409.724mil,680.748mil) on Top Overlay And Pad R21_C9-1(6375.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6270.354mil,599.252mil)(6270.354mil,680.748mil) on Top Overlay And Pad R21_C9-2(6305mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6270.354mil,599.252mil)(6322.322mil,599.252mil) on Top Overlay And Pad R21_C9-2(6305mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6270.354mil,680.748mil)(6322.322mil,680.748mil) on Top Overlay And Pad R21_C9-2(6305mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6295.354mil,1144.252mil)(6347.322mil,1144.252mil) on Top Overlay And Pad R20_C9-1(6330mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6295.354mil,1225.748mil)(6347.322mil,1225.748mil) on Top Overlay And Pad R20_C9-1(6330mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6295.354mil,1144.252mil)(6295.354mil,1225.748mil) on Top Overlay And Pad R20_C9-1(6330mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6382.756mil,1144.252mil)(6434.724mil,1144.252mil) on Top Overlay And Pad R20_C9-2(6400.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6382.756mil,1225.748mil)(6434.724mil,1225.748mil) on Top Overlay And Pad R20_C9-2(6400.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6434.724mil,1144.252mil)(6434.724mil,1225.748mil) on Top Overlay And Pad R20_C9-2(6400.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6005.354mil,874.252mil)(6005.354mil,955.748mil) on Top Overlay And Pad R16_C8-1(6040mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6005.354mil,874.252mil)(6057.322mil,874.252mil) on Top Overlay And Pad R16_C8-1(6040mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6005.354mil,955.748mil)(6057.322mil,955.748mil) on Top Overlay And Pad R16_C8-1(6040mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6144.724mil,874.252mil)(6144.724mil,955.748mil) on Top Overlay And Pad R16_C8-2(6110.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6092.756mil,874.252mil)(6144.724mil,874.252mil) on Top Overlay And Pad R16_C8-2(6110.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6092.756mil,955.748mil)(6144.724mil,955.748mil) on Top Overlay And Pad R16_C8-2(6110.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6017.56mil,1070.588mil)(6043.544mil,1070.588mil) on Top Overlay And Pad Q4_C8-3(6075.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6106.536mil,1070.588mil)(6132.52mil,1070.588mil) on Top Overlay And Pad Q4_C8-3(6075.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6106.536mil,1070.588mil)(6132.52mil,1070.588mil) on Top Overlay And Pad Q4_C8-3(6075.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6106.536mil,1070.588mil)(6132.52mil,1070.588mil) on Top Overlay And Pad Q4_C8-3(6075.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6063.228mil,1009.564mil)(6086.85mil,1009.564mil) on Top Overlay And Pad Q4_C8-2(6112.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6132.52mil,1038.502mil)(6132.52mil,1070.588mil) on Top Overlay And Pad Q4_C8-2(6112.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6063.228mil,1009.564mil)(6086.85mil,1009.564mil) on Top Overlay And Pad Q4_C8-1(6037.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6017.56mil,1038.502mil)(6017.56mil,1070.588mil) on Top Overlay And Pad Q4_C8-1(6037.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5964.292mil,522.714mil)(5964.292mil,574.684mil) on Top Overlay And Pad R19_C8-1(6005.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6045.788mil,522.714mil)(6045.788mil,574.684mil) on Top Overlay And Pad R19_C8-1(6005.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5964.292mil,574.684mil)(6045.788mil,574.684mil) on Top Overlay And Pad R19_C8-1(6005.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5964.292mil,435.314mil)(5964.292mil,487.282mil) on Top Overlay And Pad R19_C8-2(6005.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6045.788mil,435.314mil)(6045.788mil,487.282mil) on Top Overlay And Pad R19_C8-2(6005.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5964.292mil,435.314mil)(6045.788mil,435.314mil) on Top Overlay And Pad R19_C8-2(6005.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5982.56mil,805.588mil)(6008.544mil,805.588mil) on Top Overlay And Pad Q6_C8-3(6040.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6071.536mil,805.588mil)(6097.52mil,805.588mil) on Top Overlay And Pad Q6_C8-3(6040.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6071.536mil,805.588mil)(6097.52mil,805.588mil) on Top Overlay And Pad Q6_C8-3(6040.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6071.536mil,805.588mil)(6097.52mil,805.588mil) on Top Overlay And Pad Q6_C8-3(6040.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6097.52mil,773.502mil)(6097.52mil,805.588mil) on Top Overlay And Pad Q6_C8-2(6077.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6028.228mil,744.564mil)(6051.85mil,744.564mil) on Top Overlay And Pad Q6_C8-2(6077.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5982.56mil,773.502mil)(5982.56mil,805.588mil) on Top Overlay And Pad Q6_C8-1(6002.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6028.228mil,744.564mil)(6051.85mil,744.564mil) on Top Overlay And Pad Q6_C8-1(6002.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.292mil,1147.714mil)(5899.292mil,1199.684mil) on Top Overlay And Pad R18_C8-1(5940.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5980.788mil,1147.714mil)(5980.788mil,1199.684mil) on Top Overlay And Pad R18_C8-1(5940.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.292mil,1199.684mil)(5980.788mil,1199.684mil) on Top Overlay And Pad R18_C8-1(5940.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5899.292mil,1060.314mil)(5899.292mil,1112.282mil) on Top Overlay And Pad R18_C8-2(5940.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5980.788mil,1060.314mil)(5980.788mil,1112.282mil) on Top Overlay And Pad R18_C8-2(5940.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5899.292mil,1060.314mil)(5980.788mil,1060.314mil) on Top Overlay And Pad R18_C8-2(5940.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6057.756mil,599.252mil)(6109.724mil,599.252mil) on Top Overlay And Pad R21_C8-1(6075.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6057.756mil,680.748mil)(6109.724mil,680.748mil) on Top Overlay And Pad R21_C8-1(6075.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6109.724mil,599.252mil)(6109.724mil,680.748mil) on Top Overlay And Pad R21_C8-1(6075.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5970.354mil,599.252mil)(6022.322mil,599.252mil) on Top Overlay And Pad R21_C8-2(6005mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5970.354mil,680.748mil)(6022.322mil,680.748mil) on Top Overlay And Pad R21_C8-2(6005mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5970.354mil,599.252mil)(5970.354mil,680.748mil) on Top Overlay And Pad R21_C8-2(6005mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5995.354mil,1144.252mil)(5995.354mil,1225.748mil) on Top Overlay And Pad R20_C8-1(6030mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5995.354mil,1144.252mil)(6047.322mil,1144.252mil) on Top Overlay And Pad R20_C8-1(6030mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5995.354mil,1225.748mil)(6047.322mil,1225.748mil) on Top Overlay And Pad R20_C8-1(6030mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6134.724mil,1144.252mil)(6134.724mil,1225.748mil) on Top Overlay And Pad R20_C8-2(6100.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6082.756mil,1144.252mil)(6134.724mil,1144.252mil) on Top Overlay And Pad R20_C8-2(6100.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6082.756mil,1225.748mil)(6134.724mil,1225.748mil) on Top Overlay And Pad R20_C8-2(6100.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5705.354mil,874.252mil)(5705.354mil,955.748mil) on Top Overlay And Pad R16_C7-1(5740mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5705.354mil,874.252mil)(5757.322mil,874.252mil) on Top Overlay And Pad R16_C7-1(5740mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5705.354mil,955.748mil)(5757.322mil,955.748mil) on Top Overlay And Pad R16_C7-1(5740mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5844.724mil,874.252mil)(5844.724mil,955.748mil) on Top Overlay And Pad R16_C7-2(5810.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5792.756mil,874.252mil)(5844.724mil,874.252mil) on Top Overlay And Pad R16_C7-2(5810.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5792.756mil,955.748mil)(5844.724mil,955.748mil) on Top Overlay And Pad R16_C7-2(5810.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5717.56mil,1070.588mil)(5743.544mil,1070.588mil) on Top Overlay And Pad Q4_C7-3(5775.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5806.536mil,1070.588mil)(5832.52mil,1070.588mil) on Top Overlay And Pad Q4_C7-3(5775.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5806.536mil,1070.588mil)(5832.52mil,1070.588mil) on Top Overlay And Pad Q4_C7-3(5775.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5806.536mil,1070.588mil)(5832.52mil,1070.588mil) on Top Overlay And Pad Q4_C7-3(5775.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5763.228mil,1009.564mil)(5786.85mil,1009.564mil) on Top Overlay And Pad Q4_C7-2(5812.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5832.52mil,1038.502mil)(5832.52mil,1070.588mil) on Top Overlay And Pad Q4_C7-2(5812.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5763.228mil,1009.564mil)(5786.85mil,1009.564mil) on Top Overlay And Pad Q4_C7-1(5737.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5717.56mil,1038.502mil)(5717.56mil,1070.588mil) on Top Overlay And Pad Q4_C7-1(5737.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5664.292mil,522.714mil)(5664.292mil,574.684mil) on Top Overlay And Pad R19_C7-1(5705.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5745.788mil,522.714mil)(5745.788mil,574.684mil) on Top Overlay And Pad R19_C7-1(5705.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5664.292mil,574.684mil)(5745.788mil,574.684mil) on Top Overlay And Pad R19_C7-1(5705.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5664.292mil,435.314mil)(5664.292mil,487.282mil) on Top Overlay And Pad R19_C7-2(5705.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5745.788mil,435.314mil)(5745.788mil,487.282mil) on Top Overlay And Pad R19_C7-2(5705.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5664.292mil,435.314mil)(5745.788mil,435.314mil) on Top Overlay And Pad R19_C7-2(5705.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5682.56mil,805.588mil)(5708.544mil,805.588mil) on Top Overlay And Pad Q6_C7-3(5740.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5771.536mil,805.588mil)(5797.52mil,805.588mil) on Top Overlay And Pad Q6_C7-3(5740.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5771.536mil,805.588mil)(5797.52mil,805.588mil) on Top Overlay And Pad Q6_C7-3(5740.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5771.536mil,805.588mil)(5797.52mil,805.588mil) on Top Overlay And Pad Q6_C7-3(5740.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5728.228mil,744.564mil)(5751.85mil,744.564mil) on Top Overlay And Pad Q6_C7-2(5777.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5797.52mil,773.502mil)(5797.52mil,805.588mil) on Top Overlay And Pad Q6_C7-2(5777.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5682.56mil,773.502mil)(5682.56mil,805.588mil) on Top Overlay And Pad Q6_C7-1(5702.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5728.228mil,744.564mil)(5751.85mil,744.564mil) on Top Overlay And Pad Q6_C7-1(5702.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.292mil,1147.714mil)(5599.292mil,1199.684mil) on Top Overlay And Pad R18_C7-1(5640.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5680.788mil,1147.714mil)(5680.788mil,1199.684mil) on Top Overlay And Pad R18_C7-1(5640.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.292mil,1199.684mil)(5680.788mil,1199.684mil) on Top Overlay And Pad R18_C7-1(5640.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5599.292mil,1060.314mil)(5599.292mil,1112.282mil) on Top Overlay And Pad R18_C7-2(5640.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5680.788mil,1060.314mil)(5680.788mil,1112.282mil) on Top Overlay And Pad R18_C7-2(5640.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5599.292mil,1060.314mil)(5680.788mil,1060.314mil) on Top Overlay And Pad R18_C7-2(5640.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5809.724mil,599.252mil)(5809.724mil,680.748mil) on Top Overlay And Pad R21_C7-1(5775.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5757.756mil,599.252mil)(5809.724mil,599.252mil) on Top Overlay And Pad R21_C7-1(5775.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5757.756mil,680.748mil)(5809.724mil,680.748mil) on Top Overlay And Pad R21_C7-1(5775.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5670.354mil,599.252mil)(5670.354mil,680.748mil) on Top Overlay And Pad R21_C7-2(5705mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5670.354mil,599.252mil)(5722.322mil,599.252mil) on Top Overlay And Pad R21_C7-2(5705mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5670.354mil,680.748mil)(5722.322mil,680.748mil) on Top Overlay And Pad R21_C7-2(5705mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5695.354mil,1144.252mil)(5695.354mil,1225.748mil) on Top Overlay And Pad R20_C7-1(5730mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5695.354mil,1144.252mil)(5747.322mil,1144.252mil) on Top Overlay And Pad R20_C7-1(5730mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5695.354mil,1225.748mil)(5747.322mil,1225.748mil) on Top Overlay And Pad R20_C7-1(5730mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5834.724mil,1144.252mil)(5834.724mil,1225.748mil) on Top Overlay And Pad R20_C7-2(5800.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5782.756mil,1144.252mil)(5834.724mil,1144.252mil) on Top Overlay And Pad R20_C7-2(5800.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5782.756mil,1225.748mil)(5834.724mil,1225.748mil) on Top Overlay And Pad R20_C7-2(5800.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5410.354mil,874.252mil)(5462.322mil,874.252mil) on Top Overlay And Pad R16_C6-1(5445mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5410.354mil,955.748mil)(5462.322mil,955.748mil) on Top Overlay And Pad R16_C6-1(5445mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5410.354mil,874.252mil)(5410.354mil,955.748mil) on Top Overlay And Pad R16_C6-1(5445mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5497.756mil,874.252mil)(5549.724mil,874.252mil) on Top Overlay And Pad R16_C6-2(5515.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5497.756mil,955.748mil)(5549.724mil,955.748mil) on Top Overlay And Pad R16_C6-2(5515.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5549.724mil,874.252mil)(5549.724mil,955.748mil) on Top Overlay And Pad R16_C6-2(5515.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5422.56mil,1070.588mil)(5448.544mil,1070.588mil) on Top Overlay And Pad Q4_C6-3(5480.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5511.536mil,1070.588mil)(5537.52mil,1070.588mil) on Top Overlay And Pad Q4_C6-3(5480.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5511.536mil,1070.588mil)(5537.52mil,1070.588mil) on Top Overlay And Pad Q4_C6-3(5480.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5511.536mil,1070.588mil)(5537.52mil,1070.588mil) on Top Overlay And Pad Q4_C6-3(5480.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5537.52mil,1038.502mil)(5537.52mil,1070.588mil) on Top Overlay And Pad Q4_C6-2(5517.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5468.228mil,1009.564mil)(5491.85mil,1009.564mil) on Top Overlay And Pad Q4_C6-2(5517.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5422.56mil,1038.502mil)(5422.56mil,1070.588mil) on Top Overlay And Pad Q4_C6-1(5442.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5468.228mil,1009.564mil)(5491.85mil,1009.564mil) on Top Overlay And Pad Q4_C6-1(5442.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5369.292mil,522.714mil)(5369.292mil,574.684mil) on Top Overlay And Pad R19_C6-1(5410.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.788mil,522.714mil)(5450.788mil,574.684mil) on Top Overlay And Pad R19_C6-1(5410.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5369.292mil,574.684mil)(5450.788mil,574.684mil) on Top Overlay And Pad R19_C6-1(5410.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5369.292mil,435.314mil)(5369.292mil,487.282mil) on Top Overlay And Pad R19_C6-2(5410.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.788mil,435.314mil)(5450.788mil,487.282mil) on Top Overlay And Pad R19_C6-2(5410.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5369.292mil,435.314mil)(5450.788mil,435.314mil) on Top Overlay And Pad R19_C6-2(5410.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5387.56mil,805.588mil)(5413.544mil,805.588mil) on Top Overlay And Pad Q6_C6-3(5445.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5476.536mil,805.588mil)(5502.52mil,805.588mil) on Top Overlay And Pad Q6_C6-3(5445.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5476.536mil,805.588mil)(5502.52mil,805.588mil) on Top Overlay And Pad Q6_C6-3(5445.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5476.536mil,805.588mil)(5502.52mil,805.588mil) on Top Overlay And Pad Q6_C6-3(5445.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5433.228mil,744.564mil)(5456.85mil,744.564mil) on Top Overlay And Pad Q6_C6-2(5482.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5502.52mil,773.502mil)(5502.52mil,805.588mil) on Top Overlay And Pad Q6_C6-2(5482.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5387.56mil,773.502mil)(5387.56mil,805.588mil) on Top Overlay And Pad Q6_C6-1(5407.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5433.228mil,744.564mil)(5456.85mil,744.564mil) on Top Overlay And Pad Q6_C6-1(5407.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.292mil,1147.714mil)(5304.292mil,1199.684mil) on Top Overlay And Pad R18_C6-1(5345.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5385.788mil,1147.714mil)(5385.788mil,1199.684mil) on Top Overlay And Pad R18_C6-1(5345.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.292mil,1199.684mil)(5385.788mil,1199.684mil) on Top Overlay And Pad R18_C6-1(5345.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5304.292mil,1060.314mil)(5304.292mil,1112.282mil) on Top Overlay And Pad R18_C6-2(5345.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5385.788mil,1060.314mil)(5385.788mil,1112.282mil) on Top Overlay And Pad R18_C6-2(5345.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5304.292mil,1060.314mil)(5385.788mil,1060.314mil) on Top Overlay And Pad R18_C6-2(5345.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5514.724mil,599.252mil)(5514.724mil,680.748mil) on Top Overlay And Pad R21_C6-1(5480.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5462.756mil,599.252mil)(5514.724mil,599.252mil) on Top Overlay And Pad R21_C6-1(5480.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5462.756mil,680.748mil)(5514.724mil,680.748mil) on Top Overlay And Pad R21_C6-1(5480.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5375.354mil,599.252mil)(5375.354mil,680.748mil) on Top Overlay And Pad R21_C6-2(5410mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5375.354mil,599.252mil)(5427.322mil,599.252mil) on Top Overlay And Pad R21_C6-2(5410mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5375.354mil,680.748mil)(5427.322mil,680.748mil) on Top Overlay And Pad R21_C6-2(5410mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5400.354mil,1144.252mil)(5400.354mil,1225.748mil) on Top Overlay And Pad R20_C6-1(5435mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5400.354mil,1144.252mil)(5452.322mil,1144.252mil) on Top Overlay And Pad R20_C6-1(5435mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5400.354mil,1225.748mil)(5452.322mil,1225.748mil) on Top Overlay And Pad R20_C6-1(5435mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5487.756mil,1144.252mil)(5539.724mil,1144.252mil) on Top Overlay And Pad R20_C6-2(5505.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5487.756mil,1225.748mil)(5539.724mil,1225.748mil) on Top Overlay And Pad R20_C6-2(5505.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5539.724mil,1144.252mil)(5539.724mil,1225.748mil) on Top Overlay And Pad R20_C6-2(5505.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5120.354mil,874.252mil)(5120.354mil,955.748mil) on Top Overlay And Pad R16_C5-1(5155mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5120.354mil,874.252mil)(5172.322mil,874.252mil) on Top Overlay And Pad R16_C5-1(5155mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5120.354mil,955.748mil)(5172.322mil,955.748mil) on Top Overlay And Pad R16_C5-1(5155mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5259.724mil,874.252mil)(5259.724mil,955.748mil) on Top Overlay And Pad R16_C5-2(5225.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5207.756mil,874.252mil)(5259.724mil,874.252mil) on Top Overlay And Pad R16_C5-2(5225.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5207.756mil,955.748mil)(5259.724mil,955.748mil) on Top Overlay And Pad R16_C5-2(5225.078mil,915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5132.56mil,1070.588mil)(5158.544mil,1070.588mil) on Top Overlay And Pad Q4_C5-3(5190.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5221.536mil,1070.588mil)(5247.52mil,1070.588mil) on Top Overlay And Pad Q4_C5-3(5190.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5221.536mil,1070.588mil)(5247.52mil,1070.588mil) on Top Overlay And Pad Q4_C5-3(5190.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5221.536mil,1070.588mil)(5247.52mil,1070.588mil) on Top Overlay And Pad Q4_C5-3(5190.04mil,1094.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5178.228mil,1009.564mil)(5201.85mil,1009.564mil) on Top Overlay And Pad Q4_C5-2(5227.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5247.52mil,1038.502mil)(5247.52mil,1070.588mil) on Top Overlay And Pad Q4_C5-2(5227.442mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5178.228mil,1009.564mil)(5201.85mil,1009.564mil) on Top Overlay And Pad Q4_C5-1(5152.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5132.56mil,1038.502mil)(5132.56mil,1070.588mil) on Top Overlay And Pad Q4_C5-1(5152.638mil,995.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,522.714mil)(5079.292mil,574.684mil) on Top Overlay And Pad R19_C5-1(5120.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5160.788mil,522.714mil)(5160.788mil,574.684mil) on Top Overlay And Pad R19_C5-1(5120.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,574.684mil)(5160.788mil,574.684mil) on Top Overlay And Pad R19_C5-1(5120.04mil,540.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,435.314mil)(5079.292mil,487.282mil) on Top Overlay And Pad R19_C5-2(5120.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5160.788mil,435.314mil)(5160.788mil,487.282mil) on Top Overlay And Pad R19_C5-2(5120.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5079.292mil,435.314mil)(5160.788mil,435.314mil) on Top Overlay And Pad R19_C5-2(5120.04mil,469.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5097.56mil,805.588mil)(5123.544mil,805.588mil) on Top Overlay And Pad Q6_C5-3(5155.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5186.536mil,805.588mil)(5212.52mil,805.588mil) on Top Overlay And Pad Q6_C5-3(5155.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5186.536mil,805.588mil)(5212.52mil,805.588mil) on Top Overlay And Pad Q6_C5-3(5155.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5186.536mil,805.588mil)(5212.52mil,805.588mil) on Top Overlay And Pad Q6_C5-3(5155.04mil,829.21mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5212.52mil,773.502mil)(5212.52mil,805.588mil) on Top Overlay And Pad Q6_C5-2(5192.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5143.228mil,744.564mil)(5166.85mil,744.564mil) on Top Overlay And Pad Q6_C5-2(5192.442mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5097.56mil,773.502mil)(5097.56mil,805.588mil) on Top Overlay And Pad Q6_C5-1(5117.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5143.228mil,744.564mil)(5166.85mil,744.564mil) on Top Overlay And Pad Q6_C5-1(5117.638mil,730.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.292mil,1147.714mil)(5014.292mil,1199.684mil) on Top Overlay And Pad R18_C5-1(5055.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5095.788mil,1147.714mil)(5095.788mil,1199.684mil) on Top Overlay And Pad R18_C5-1(5055.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.292mil,1199.684mil)(5095.788mil,1199.684mil) on Top Overlay And Pad R18_C5-1(5055.04mil,1165.038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5014.292mil,1060.314mil)(5014.292mil,1112.282mil) on Top Overlay And Pad R18_C5-2(5055.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5095.788mil,1060.314mil)(5095.788mil,1112.282mil) on Top Overlay And Pad R18_C5-2(5055.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5014.292mil,1060.314mil)(5095.788mil,1060.314mil) on Top Overlay And Pad R18_C5-2(5055.04mil,1094.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5172.756mil,599.252mil)(5224.724mil,599.252mil) on Top Overlay And Pad R21_C5-1(5190.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5172.756mil,680.748mil)(5224.724mil,680.748mil) on Top Overlay And Pad R21_C5-1(5190.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5224.724mil,599.252mil)(5224.724mil,680.748mil) on Top Overlay And Pad R21_C5-1(5190.078mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.354mil,599.252mil)(5137.322mil,599.252mil) on Top Overlay And Pad R21_C5-2(5120mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.354mil,680.748mil)(5137.322mil,680.748mil) on Top Overlay And Pad R21_C5-2(5120mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.354mil,599.252mil)(5085.354mil,680.748mil) on Top Overlay And Pad R21_C5-2(5120mil,640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5110.354mil,1144.252mil)(5110.354mil,1225.748mil) on Top Overlay And Pad R20_C5-1(5145mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5110.354mil,1144.252mil)(5162.322mil,1144.252mil) on Top Overlay And Pad R20_C5-1(5145mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5110.354mil,1225.748mil)(5162.322mil,1225.748mil) on Top Overlay And Pad R20_C5-1(5145mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5249.724mil,1144.252mil)(5249.724mil,1225.748mil) on Top Overlay And Pad R20_C5-2(5215.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5197.756mil,1144.252mil)(5249.724mil,1144.252mil) on Top Overlay And Pad R20_C5-2(5215.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5197.756mil,1225.748mil)(5249.724mil,1225.748mil) on Top Overlay And Pad R20_C5-2(5215.078mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4830.354mil,875.04mil)(4830.354mil,956.536mil) on Top Overlay And Pad R16_C4-1(4865mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4830.354mil,875.04mil)(4882.322mil,875.04mil) on Top Overlay And Pad R16_C4-1(4865mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4830.354mil,956.536mil)(4882.322mil,956.536mil) on Top Overlay And Pad R16_C4-1(4865mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4969.724mil,875.04mil)(4969.724mil,956.536mil) on Top Overlay And Pad R16_C4-2(4935.078mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4917.756mil,875.04mil)(4969.724mil,875.04mil) on Top Overlay And Pad R16_C4-2(4935.078mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4917.756mil,956.536mil)(4969.724mil,956.536mil) on Top Overlay And Pad R16_C4-2(4935.078mil,915.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4931.536mil,1071.378mil)(4957.52mil,1071.378mil) on Top Overlay And Pad Q4_C4-3(4900.04mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4931.536mil,1071.378mil)(4957.52mil,1071.378mil) on Top Overlay And Pad Q4_C4-3(4900.04mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4931.536mil,1071.378mil)(4957.52mil,1071.378mil) on Top Overlay And Pad Q4_C4-3(4900.04mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4842.56mil,1071.378mil)(4868.544mil,1071.378mil) on Top Overlay And Pad Q4_C4-3(4900.04mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4888.228mil,1010.354mil)(4911.85mil,1010.354mil) on Top Overlay And Pad Q4_C4-2(4937.44mil,996.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4957.52mil,1039.292mil)(4957.52mil,1071.378mil) on Top Overlay And Pad Q4_C4-2(4937.44mil,996.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4888.228mil,1010.354mil)(4911.85mil,1010.354mil) on Top Overlay And Pad Q4_C4-1(4862.638mil,996.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4842.56mil,1039.292mil)(4842.56mil,1071.378mil) on Top Overlay And Pad Q4_C4-1(4862.638mil,996.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,523.504mil)(4789.292mil,575.472mil) on Top Overlay And Pad R19_C4-1(4830.04mil,540.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4870.788mil,523.504mil)(4870.788mil,575.472mil) on Top Overlay And Pad R19_C4-1(4830.04mil,540.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,575.472mil)(4870.788mil,575.472mil) on Top Overlay And Pad R19_C4-1(4830.04mil,540.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,436.102mil)(4789.292mil,488.07mil) on Top Overlay And Pad R19_C4-2(4830.04mil,470.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4870.788mil,436.102mil)(4870.788mil,488.07mil) on Top Overlay And Pad R19_C4-2(4830.04mil,470.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,436.102mil)(4870.788mil,436.102mil) on Top Overlay And Pad R19_C4-2(4830.04mil,470.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4896.536mil,806.378mil)(4922.52mil,806.378mil) on Top Overlay And Pad Q6_C4-3(4865.04mil,830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4896.536mil,806.378mil)(4922.52mil,806.378mil) on Top Overlay And Pad Q6_C4-3(4865.04mil,830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4896.536mil,806.378mil)(4922.52mil,806.378mil) on Top Overlay And Pad Q6_C4-3(4865.04mil,830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4807.56mil,806.378mil)(4833.544mil,806.378mil) on Top Overlay And Pad Q6_C4-3(4865.04mil,830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4853.228mil,745.354mil)(4876.85mil,745.354mil) on Top Overlay And Pad Q6_C4-2(4902.44mil,731.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4922.52mil,774.292mil)(4922.52mil,806.378mil) on Top Overlay And Pad Q6_C4-2(4902.44mil,731.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4807.56mil,774.292mil)(4807.56mil,806.378mil) on Top Overlay And Pad Q6_C4-1(4827.638mil,731.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4853.228mil,745.354mil)(4876.85mil,745.354mil) on Top Overlay And Pad Q6_C4-1(4827.638mil,731.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.292mil,1148.504mil)(4724.292mil,1200.472mil) on Top Overlay And Pad R18_C4-1(4765.04mil,1165.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4805.788mil,1148.504mil)(4805.788mil,1200.472mil) on Top Overlay And Pad R18_C4-1(4765.04mil,1165.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.292mil,1200.472mil)(4805.788mil,1200.472mil) on Top Overlay And Pad R18_C4-1(4765.04mil,1165.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.292mil,1061.102mil)(4724.292mil,1113.07mil) on Top Overlay And Pad R18_C4-2(4765.04mil,1095.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4805.788mil,1061.102mil)(4805.788mil,1113.07mil) on Top Overlay And Pad R18_C4-2(4765.04mil,1095.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4724.292mil,1061.102mil)(4805.788mil,1061.102mil) on Top Overlay And Pad R18_C4-2(4765.04mil,1095.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4934.724mil,600.04mil)(4934.724mil,681.536mil) on Top Overlay And Pad R21_C4-1(4900.078mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4882.756mil,600.04mil)(4934.724mil,600.04mil) on Top Overlay And Pad R21_C4-1(4900.078mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4882.756mil,681.536mil)(4934.724mil,681.536mil) on Top Overlay And Pad R21_C4-1(4900.078mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4795.354mil,600.04mil)(4795.354mil,681.536mil) on Top Overlay And Pad R21_C4-2(4830mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4795.354mil,600.04mil)(4847.322mil,600.04mil) on Top Overlay And Pad R21_C4-2(4830mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4795.354mil,681.536mil)(4847.322mil,681.536mil) on Top Overlay And Pad R21_C4-2(4830mil,640.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4820.354mil,1145.04mil)(4820.354mil,1226.536mil) on Top Overlay And Pad R20_C4-1(4855mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4820.354mil,1145.04mil)(4872.322mil,1145.04mil) on Top Overlay And Pad R20_C4-1(4855mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4820.354mil,1226.536mil)(4872.322mil,1226.536mil) on Top Overlay And Pad R20_C4-1(4855mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4959.724mil,1145.04mil)(4959.724mil,1226.536mil) on Top Overlay And Pad R20_C4-2(4925.078mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4907.756mil,1145.04mil)(4959.724mil,1145.04mil) on Top Overlay And Pad R20_C4-2(4925.078mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4907.756mil,1226.536mil)(4959.724mil,1226.536mil) on Top Overlay And Pad R20_C4-2(4925.078mil,1185.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4214.252mil,3211.062mil)(4214.252mil,3247.284mil) on Top Overlay And Pad C32-1(4255mil,3229.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4295.748mil,3211.064mil)(4295.748mil,3247.284mil) on Top Overlay And Pad C32-1(4255mil,3229.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4230mil,3195.314mil)(4280mil,3195.314mil) on Top Overlay And Pad C32-1(4255mil,3229.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4214.252mil,3282.716mil)(4214.252mil,3318.938mil) on Top Overlay And Pad C32-2(4255mil,3300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4295.748mil,3282.716mil)(4295.748mil,3318.938mil) on Top Overlay And Pad C32-2(4255mil,3300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4230mil,3334.686mil)(4280mil,3334.686mil) on Top Overlay And Pad C32-2(4255mil,3300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4462.716mil,2819.252mil)(4498.938mil,2819.252mil) on Top Overlay And Pad C33-1(4480.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4462.716mil,2900.748mil)(4498.936mil,2900.748mil) on Top Overlay And Pad C33-1(4480.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4514.686mil,2835mil)(4514.686mil,2885mil) on Top Overlay And Pad C33-1(4480.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4391.062mil,2819.252mil)(4427.284mil,2819.252mil) on Top Overlay And Pad C33-2(4409.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4391.062mil,2900.748mil)(4427.284mil,2900.748mil) on Top Overlay And Pad C33-2(4409.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4375.314mil,2835mil)(4375.314mil,2885mil) on Top Overlay And Pad C33-2(4409.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3764.684mil,3579.252mil)(3764.684mil,3660.748mil) on Top Overlay And Pad R29-1(3730.04mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3712.716mil,3579.252mil)(3764.684mil,3579.252mil) on Top Overlay And Pad R29-1(3730.04mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3712.716mil,3660.748mil)(3764.684mil,3660.748mil) on Top Overlay And Pad R29-1(3730.04mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,3579.252mil)(3625.314mil,3660.748mil) on Top Overlay And Pad R29-2(3659.96mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,3579.252mil)(3677.284mil,3579.252mil) on Top Overlay And Pad R29-2(3659.96mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,3660.748mil)(3677.284mil,3660.748mil) on Top Overlay And Pad R29-2(3659.96mil,3620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.314mil,3580mil)(3390.314mil,3630mil) on Top Overlay And Pad C31-1(3424.96mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3406.064mil,3564.252mil)(3442.284mil,3564.252mil) on Top Overlay And Pad C31-1(3424.96mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3406.062mil,3645.748mil)(3442.284mil,3645.748mil) on Top Overlay And Pad C31-1(3424.96mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3529.686mil,3580mil)(3529.686mil,3630mil) on Top Overlay And Pad C31-2(3495.04mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3564.252mil)(3513.938mil,3564.252mil) on Top Overlay And Pad C31-2(3495.04mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3645.748mil)(3513.938mil,3645.748mil) on Top Overlay And Pad C31-2(3495.04mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (407.52mil,2450.944mil)(407.52mil,2458.818mil) on Top Overlay And Pad D4-1(397.678mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (407.52mil,2561.182mil)(407.52mil,2569.056mil) on Top Overlay And Pad D4-1(397.678mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (222.48mil,2450.944mil)(407.52mil,2450.944mil) on Top Overlay And Pad D4-1(397.678mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (222.48mil,2569.056mil)(407.52mil,2569.056mil) on Top Overlay And Pad D4-1(397.678mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (222.48mil,2450.944mil)(222.48mil,2458.818mil) on Top Overlay And Pad D4-2(232.322mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (222.48mil,2561.182mil)(222.48mil,2569.056mil) on Top Overlay And Pad D4-2(232.322mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (285.472mil,2450.944mil)(285.472mil,2569.056mil) on Top Overlay And Pad D4-2(232.322mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (222.48mil,2450.944mil)(407.52mil,2450.944mil) on Top Overlay And Pad D4-2(232.322mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (222.48mil,2569.056mil)(407.52mil,2569.056mil) on Top Overlay And Pad D4-2(232.322mil,2510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1379.252mil,3477.716mil)(1379.252mil,3513.936mil) on Top Overlay And Pad C19-1(1420mil,3495.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1460.748mil,3477.716mil)(1460.748mil,3513.938mil) on Top Overlay And Pad C19-1(1420mil,3495.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1395mil,3529.686mil)(1445mil,3529.686mil) on Top Overlay And Pad C19-1(1420mil,3495.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1379.252mil,3406.062mil)(1379.252mil,3442.284mil) on Top Overlay And Pad C19-2(1420mil,3424.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1460.748mil,3406.062mil)(1460.748mil,3442.284mil) on Top Overlay And Pad C19-2(1420mil,3424.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1395mil,3390.314mil)(1445mil,3390.314mil) on Top Overlay And Pad C19-2(1420mil,3424.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (794.252mil,1271.062mil)(794.252mil,1307.284mil) on Top Overlay And Pad C24-1(835mil,1289.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (875.748mil,1271.064mil)(875.748mil,1307.284mil) on Top Overlay And Pad C24-1(835mil,1289.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (810mil,1255.314mil)(860mil,1255.314mil) on Top Overlay And Pad C24-1(835mil,1289.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (794.252mil,1342.716mil)(794.252mil,1378.938mil) on Top Overlay And Pad C24-2(835mil,1360.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (875.748mil,1342.716mil)(875.748mil,1378.938mil) on Top Overlay And Pad C24-2(835mil,1360.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (810mil,1394.686mil)(860mil,1394.686mil) on Top Overlay And Pad C24-2(835mil,1360.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (49.252mil,1832.716mil)(49.252mil,1868.936mil) on Top Overlay And Pad C25-1(90mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (65mil,1884.686mil)(115mil,1884.686mil) on Top Overlay And Pad C25-1(90mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (130.748mil,1832.716mil)(130.748mil,1868.938mil) on Top Overlay And Pad C25-1(90mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (65mil,1745.314mil)(115mil,1745.314mil) on Top Overlay And Pad C25-2(90mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (49.252mil,1761.062mil)(49.252mil,1797.284mil) on Top Overlay And Pad C25-2(90mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (130.748mil,1761.062mil)(130.748mil,1797.284mil) on Top Overlay And Pad C25-2(90mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (922.48mil,3751.182mil)(922.48mil,3759.056mil) on Top Overlay And Pad D5-1(932.322mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (922.48mil,3640.944mil)(922.48mil,3648.818mil) on Top Overlay And Pad D5-1(932.322mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (922.48mil,3759.056mil)(1107.52mil,3759.056mil) on Top Overlay And Pad D5-1(932.322mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (922.48mil,3640.944mil)(1107.52mil,3640.944mil) on Top Overlay And Pad D5-1(932.322mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1107.52mil,3751.182mil)(1107.52mil,3759.056mil) on Top Overlay And Pad D5-2(1097.678mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (1044.528mil,3640.944mil)(1044.528mil,3759.056mil) on Top Overlay And Pad D5-2(1097.678mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1107.52mil,3640.944mil)(1107.52mil,3648.818mil) on Top Overlay And Pad D5-2(1097.678mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (922.48mil,3759.056mil)(1107.52mil,3759.056mil) on Top Overlay And Pad D5-2(1097.678mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (922.48mil,3640.944mil)(1107.52mil,3640.944mil) on Top Overlay And Pad D5-2(1097.678mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (972.52mil,2465.944mil)(972.52mil,2473.818mil) on Top Overlay And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (972.52mil,2576.182mil)(972.52mil,2584.056mil) on Top Overlay And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (787.48mil,2465.944mil)(972.52mil,2465.944mil) on Top Overlay And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (787.48mil,2584.056mil)(972.52mil,2584.056mil) on Top Overlay And Pad D6-1(962.678mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (787.48mil,2465.944mil)(787.48mil,2473.818mil) on Top Overlay And Pad D6-2(797.322mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (787.48mil,2576.182mil)(787.48mil,2584.056mil) on Top Overlay And Pad D6-2(797.322mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (850.472mil,2465.944mil)(850.472mil,2584.056mil) on Top Overlay And Pad D6-2(797.322mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (787.48mil,2465.944mil)(972.52mil,2465.944mil) on Top Overlay And Pad D6-2(797.322mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (787.48mil,2584.056mil)(972.52mil,2584.056mil) on Top Overlay And Pad D6-2(797.322mil,2525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (589.252mil,1832.716mil)(589.252mil,1868.936mil) on Top Overlay And Pad C30-1(630mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (670.748mil,1832.716mil)(670.748mil,1868.938mil) on Top Overlay And Pad C30-1(630mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (605mil,1884.686mil)(655mil,1884.686mil) on Top Overlay And Pad C30-1(630mil,1850.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (605mil,1745.314mil)(655mil,1745.314mil) on Top Overlay And Pad C30-2(630mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (589.252mil,1761.062mil)(589.252mil,1797.284mil) on Top Overlay And Pad C30-2(630mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (670.748mil,1761.062mil)(670.748mil,1797.284mil) on Top Overlay And Pad C30-2(630mil,1779.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,1023.898mil)(244.252mil,1023.898mil) on Top Overlay And Pad LED4-K(229.686mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,1086.102mil)(244.252mil,1086.102mil) on Top Overlay And Pad LED4-K(229.686mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,1031.496mil)(208.818mil,1023.898mil) on Top Overlay And Pad LED4-K(229.686mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (200.944mil,1031.496mil)(200.944mil,1078.504mil) on Top Overlay And Pad LED4-K(229.686mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,1078.504mil)(208.818mil,1086.102mil) on Top Overlay And Pad LED4-K(229.686mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (320.434mil,1023.898mil)(320.434mil,1086.102mil) on Top Overlay And Pad LED4-A(290.316mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,1023.898mil)(320.434mil,1023.898mil) on Top Overlay And Pad LED4-A(290.316mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,1086.102mil)(320.434mil,1086.102mil) on Top Overlay And Pad LED4-A(290.316mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,928.898mil)(244.252mil,928.898mil) on Top Overlay And Pad LED3-K(229.686mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,991.102mil)(244.252mil,991.102mil) on Top Overlay And Pad LED3-K(229.686mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (200.944mil,936.496mil)(200.944mil,983.504mil) on Top Overlay And Pad LED3-K(229.686mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,983.504mil)(208.818mil,991.102mil) on Top Overlay And Pad LED3-K(229.686mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,936.496mil)(208.818mil,928.898mil) on Top Overlay And Pad LED3-K(229.686mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (320.434mil,928.898mil)(320.434mil,991.102mil) on Top Overlay And Pad LED3-A(290.316mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,928.898mil)(320.434mil,928.898mil) on Top Overlay And Pad LED3-A(290.316mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,991.102mil)(320.434mil,991.102mil) on Top Overlay And Pad LED3-A(290.316mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,743.898mil)(244.252mil,743.898mil) on Top Overlay And Pad LED1-K(229.686mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (208.818mil,806.102mil)(244.252mil,806.102mil) on Top Overlay And Pad LED1-K(229.686mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,751.496mil)(208.818mil,743.898mil) on Top Overlay And Pad LED1-K(229.686mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (200.944mil,798.504mil)(208.818mil,806.102mil) on Top Overlay And Pad LED1-K(229.686mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (200.944mil,751.496mil)(200.944mil,798.504mil) on Top Overlay And Pad LED1-K(229.686mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (320.434mil,743.898mil)(320.434mil,806.102mil) on Top Overlay And Pad LED1-A(290.316mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,743.898mil)(320.434mil,743.898mil) on Top Overlay And Pad LED1-A(290.316mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (275.748mil,806.102mil)(320.434mil,806.102mil) on Top Overlay And Pad LED1-A(290.316mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (20.316mil,1014.252mil)(20.316mil,1095.748mil) on Top Overlay And Pad R15-1(54.96mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,1014.252mil)(72.284mil,1014.252mil) on Top Overlay And Pad R15-1(54.96mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,1095.748mil)(72.284mil,1095.748mil) on Top Overlay And Pad R15-1(54.96mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.686mil,1014.252mil)(159.686mil,1095.748mil) on Top Overlay And Pad R15-2(125.04mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,1014.252mil)(159.686mil,1014.252mil) on Top Overlay And Pad R15-2(125.04mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,1095.748mil)(159.686mil,1095.748mil) on Top Overlay And Pad R15-2(125.04mil,1055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (20.316mil,919.252mil)(20.316mil,1000.748mil) on Top Overlay And Pad R14-1(54.96mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,919.252mil)(72.284mil,919.252mil) on Top Overlay And Pad R14-1(54.96mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,1000.748mil)(72.284mil,1000.748mil) on Top Overlay And Pad R14-1(54.96mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.686mil,919.252mil)(159.686mil,1000.748mil) on Top Overlay And Pad R14-2(125.04mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,919.252mil)(159.686mil,919.252mil) on Top Overlay And Pad R14-2(125.04mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,1000.748mil)(159.686mil,1000.748mil) on Top Overlay And Pad R14-2(125.04mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (20.316mil,729.252mil)(20.316mil,810.748mil) on Top Overlay And Pad R12-1(54.96mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,729.252mil)(72.284mil,729.252mil) on Top Overlay And Pad R12-1(54.96mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (20.316mil,810.748mil)(72.284mil,810.748mil) on Top Overlay And Pad R12-1(54.96mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.686mil,729.252mil)(159.686mil,810.748mil) on Top Overlay And Pad R12-2(125.04mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,729.252mil)(159.686mil,729.252mil) on Top Overlay And Pad R12-2(125.04mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (107.716mil,810.748mil)(159.686mil,810.748mil) on Top Overlay And Pad R12-2(125.04mil,770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.252mil,2286.062mil)(2084.252mil,2322.284mil) on Top Overlay And Pad C6-1(2125mil,2304.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165.748mil,2286.064mil)(2165.748mil,2322.284mil) on Top Overlay And Pad C6-1(2125mil,2304.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100mil,2270.314mil)(2150mil,2270.314mil) on Top Overlay And Pad C6-1(2125mil,2304.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.252mil,2357.716mil)(2084.252mil,2393.938mil) on Top Overlay And Pad C6-2(2125mil,2375.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165.748mil,2357.716mil)(2165.748mil,2393.938mil) on Top Overlay And Pad C6-2(2125mil,2375.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100mil,2409.686mil)(2150mil,2409.686mil) on Top Overlay And Pad C6-2(2125mil,2375.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.252mil,2192.716mil)(2084.252mil,2244.684mil) on Top Overlay And Pad R10-1(2125mil,2210.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165.748mil,2192.716mil)(2165.748mil,2244.684mil) on Top Overlay And Pad R10-1(2125mil,2210.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2084.252mil,2244.684mil)(2165.748mil,2244.684mil) on Top Overlay And Pad R10-1(2125mil,2210.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.252mil,2105.314mil)(2084.252mil,2157.284mil) on Top Overlay And Pad R10-2(2125mil,2139.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165.748mil,2105.314mil)(2165.748mil,2157.284mil) on Top Overlay And Pad R10-2(2125mil,2139.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.252mil,2105.314mil)(2165.748mil,2105.314mil) on Top Overlay And Pad R10-2(2125mil,2139.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2349.686mil,2029.252mil)(2349.686mil,2110.748mil) on Top Overlay And Pad FB1-2(2315.04mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2029.252mil)(2349.686mil,2029.252mil) on Top Overlay And Pad FB1-2(2315.04mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2110.748mil)(2349.686mil,2110.748mil) on Top Overlay And Pad FB1-2(2315.04mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2210.316mil,2029.252mil)(2210.316mil,2110.748mil) on Top Overlay And Pad FB1-1(2244.96mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2029.252mil)(2349.686mil,2029.252mil) on Top Overlay And Pad FB1-1(2244.96mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2110.748mil)(2349.686mil,2110.748mil) on Top Overlay And Pad FB1-1(2244.96mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2349.686mil,2124.252mil)(2349.686mil,2205.748mil) on Top Overlay And Pad FB2-2(2315.04mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2124.252mil)(2349.686mil,2124.252mil) on Top Overlay And Pad FB2-2(2315.04mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2205.748mil)(2349.686mil,2205.748mil) on Top Overlay And Pad FB2-2(2315.04mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2210.316mil,2124.252mil)(2210.316mil,2205.748mil) on Top Overlay And Pad FB2-1(2244.96mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2124.252mil)(2349.686mil,2124.252mil) on Top Overlay And Pad FB2-1(2244.96mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.316mil,2205.748mil)(2349.686mil,2205.748mil) on Top Overlay And Pad FB2-1(2244.96mil,2165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3060.316mil)(3164.252mil,3112.284mil) on Top Overlay And Pad R11-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3245.748mil,3060.316mil)(3245.748mil,3112.284mil) on Top Overlay And Pad R11-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3164.252mil,3060.316mil)(3245.748mil,3060.316mil) on Top Overlay And Pad R11-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3147.716mil)(3164.252mil,3199.686mil) on Top Overlay And Pad R11-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3245.748mil,3147.716mil)(3245.748mil,3199.686mil) on Top Overlay And Pad R11-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3199.686mil)(3245.748mil,3199.686mil) on Top Overlay And Pad R11-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2334.252mil)(2333.938mil,2334.252mil) on Top Overlay And Pad C7-1(2315.04mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2415.748mil)(2333.936mil,2415.748mil) on Top Overlay And Pad C7-1(2315.04mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2349.686mil,2350mil)(2349.686mil,2400mil) on Top Overlay And Pad C7-1(2315.04mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2226.062mil,2334.252mil)(2262.284mil,2334.252mil) on Top Overlay And Pad C7-2(2244.96mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2226.062mil,2415.748mil)(2262.284mil,2415.748mil) on Top Overlay And Pad C7-2(2244.96mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.314mil,2350mil)(2210.314mil,2400mil) on Top Overlay And Pad C7-2(2244.96mil,2375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2397.008mil,2149.094mil)(2397.008mil,2410.906mil) on Top Overlay And Pad Y1-2(2460mil,2199.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2487.56mil,2149.094mil)(2522.992mil,2149.094mil) on Top Overlay And Pad Y1-2(2460mil,2199.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2397.008mil,2149.094mil)(2432.44mil,2149.094mil) on Top Overlay And Pad Y1-2(2460mil,2199.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2522.992mil,2149.094mil)(2522.992mil,2410.906mil) on Top Overlay And Pad Y1-2(2460mil,2199.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2397.008mil,2149.094mil)(2397.008mil,2410.906mil) on Top Overlay And Pad Y1-1(2460mil,2360.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2487.56mil,2410.906mil)(2522.992mil,2410.906mil) on Top Overlay And Pad Y1-1(2460mil,2360.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2397.008mil,2410.906mil)(2432.44mil,2410.906mil) on Top Overlay And Pad Y1-1(2460mil,2360.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2522.992mil,2149.094mil)(2522.992mil,2410.906mil) on Top Overlay And Pad Y1-1(2460mil,2360.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2229.252mil)(2333.938mil,2229.252mil) on Top Overlay And Pad C8-1(2315.04mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2297.716mil,2310.748mil)(2333.936mil,2310.748mil) on Top Overlay And Pad C8-1(2315.04mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2349.686mil,2245mil)(2349.686mil,2295mil) on Top Overlay And Pad C8-1(2315.04mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2226.062mil,2229.252mil)(2262.284mil,2229.252mil) on Top Overlay And Pad C8-2(2244.96mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2226.062mil,2310.748mil)(2262.284mil,2310.748mil) on Top Overlay And Pad C8-2(2244.96mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2210.314mil,2245mil)(2210.314mil,2295mil) on Top Overlay And Pad C8-2(2244.96mil,2270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3989.252mil,1242.716mil)(3989.252mil,1294.684mil) on Top Overlay And Pad R31-1(4030mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4070.748mil,1242.716mil)(4070.748mil,1294.684mil) on Top Overlay And Pad R31-1(4030mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3989.252mil,1294.684mil)(4070.748mil,1294.684mil) on Top Overlay And Pad R31-1(4030mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3989.252mil,1155.314mil)(3989.252mil,1207.284mil) on Top Overlay And Pad R31-2(4030mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4070.748mil,1155.314mil)(4070.748mil,1207.284mil) on Top Overlay And Pad R31-2(4030mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3989.252mil,1155.314mil)(4070.748mil,1155.314mil) on Top Overlay And Pad R31-2(4030mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4084.252mil,1242.716mil)(4084.252mil,1294.684mil) on Top Overlay And Pad R32-1(4125mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4165.748mil,1242.716mil)(4165.748mil,1294.684mil) on Top Overlay And Pad R32-1(4125mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4084.252mil,1294.684mil)(4165.748mil,1294.684mil) on Top Overlay And Pad R32-1(4125mil,1260.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4084.252mil,1155.314mil)(4084.252mil,1207.284mil) on Top Overlay And Pad R32-2(4125mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4165.748mil,1155.314mil)(4165.748mil,1207.284mil) on Top Overlay And Pad R32-2(4125mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4084.252mil,1155.314mil)(4165.748mil,1155.314mil) on Top Overlay And Pad R32-2(4125mil,1189.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4094.252mil,812.716mil)(4094.252mil,864.684mil) on Top Overlay And Pad R1-1(4135mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4175.748mil,812.716mil)(4175.748mil,864.684mil) on Top Overlay And Pad R1-1(4135mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4094.252mil,864.684mil)(4175.748mil,864.684mil) on Top Overlay And Pad R1-1(4135mil,830.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4094.252mil,725.314mil)(4094.252mil,777.284mil) on Top Overlay And Pad R1-2(4135mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4175.748mil,725.314mil)(4175.748mil,777.284mil) on Top Overlay And Pad R1-2(4135mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4094.252mil,725.314mil)(4175.748mil,725.314mil) on Top Overlay And Pad R1-2(4135mil,759.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3764.684mil,769.252mil)(3764.684mil,850.748mil) on Top Overlay And Pad R2-1(3730.04mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3712.716mil,769.252mil)(3764.684mil,769.252mil) on Top Overlay And Pad R2-1(3730.04mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3712.716mil,850.748mil)(3764.684mil,850.748mil) on Top Overlay And Pad R2-1(3730.04mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,769.252mil)(3625.314mil,850.748mil) on Top Overlay And Pad R2-2(3659.96mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,769.252mil)(3677.284mil,769.252mil) on Top Overlay And Pad R2-2(3659.96mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.314mil,850.748mil)(3677.284mil,850.748mil) on Top Overlay And Pad R2-2(3659.96mil,810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4231.064mil,2819.252mil)(4267.284mil,2819.252mil) on Top Overlay And Pad C34-1(4249.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4231.062mil,2900.748mil)(4267.284mil,2900.748mil) on Top Overlay And Pad C34-1(4249.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4215.314mil,2835mil)(4215.314mil,2885mil) on Top Overlay And Pad C34-1(4249.96mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4302.716mil,2819.252mil)(4338.938mil,2819.252mil) on Top Overlay And Pad C34-2(4320.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4302.716mil,2900.748mil)(4338.938mil,2900.748mil) on Top Overlay And Pad C34-2(4320.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4354.686mil,2835mil)(4354.686mil,2885mil) on Top Overlay And Pad C34-2(4320.04mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4465.59mil,777.52mil)(4465.59mil,803.504mil) on Top Overlay And Pad Q1-3(4489.212mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4465.59mil,777.52mil)(4465.59mil,803.504mil) on Top Overlay And Pad Q1-3(4489.212mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4465.59mil,777.52mil)(4465.59mil,803.504mil) on Top Overlay And Pad Q1-3(4489.212mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4465.59mil,866.496mil)(4465.59mil,892.48mil) on Top Overlay And Pad Q1-3(4489.212mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4404.566mil,823.188mil)(4404.566mil,846.81mil) on Top Overlay And Pad Q1-2(4390.788mil,797.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4433.504mil,777.52mil)(4465.59mil,777.52mil) on Top Overlay And Pad Q1-2(4390.788mil,797.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4404.566mil,823.188mil)(4404.566mil,846.81mil) on Top Overlay And Pad Q1-1(4390.788mil,872.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4433.504mil,892.48mil)(4465.59mil,892.48mil) on Top Overlay And Pad Q1-1(4390.788mil,872.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4436.496mil,974.41mil)(4462.48mil,974.41mil) on Top Overlay And Pad Q2-3(4405mil,950.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4347.52mil,974.41mil)(4373.504mil,974.41mil) on Top Overlay And Pad Q2-3(4405mil,950.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4347.52mil,974.41mil)(4373.504mil,974.41mil) on Top Overlay And Pad Q2-3(4405mil,950.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4347.52mil,974.41mil)(4373.504mil,974.41mil) on Top Overlay And Pad Q2-3(4405mil,950.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4393.188mil,1035.434mil)(4416.81mil,1035.434mil) on Top Overlay And Pad Q2-2(4367.598mil,1049.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4347.52mil,974.41mil)(4347.52mil,1006.496mil) on Top Overlay And Pad Q2-2(4367.598mil,1049.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4393.188mil,1035.434mil)(4416.81mil,1035.434mil) on Top Overlay And Pad Q2-1(4442.402mil,1049.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4462.48mil,974.41mil)(4462.48mil,1006.496mil) on Top Overlay And Pad Q2-1(4442.402mil,1049.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4395mil,310mil)(4395mil,339.488mil) on Top Overlay And Pad Q3-3(4405mil,366.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4205mil,339.488mil)(4505mil,339.488mil) on Top Overlay And Pad Q3-3(4405mil,366.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,697.716mil)(4244.252mil,749.684mil) on Top Overlay And Pad R4-1(4285mil,715.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4325.748mil,697.716mil)(4325.748mil,749.684mil) on Top Overlay And Pad R4-1(4285mil,715.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4244.252mil,749.684mil)(4325.748mil,749.684mil) on Top Overlay And Pad R4-1(4285mil,715.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,610.314mil)(4244.252mil,662.284mil) on Top Overlay And Pad R4-2(4285mil,644.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4325.748mil,610.314mil)(4325.748mil,662.284mil) on Top Overlay And Pad R4-2(4285mil,644.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,610.314mil)(4325.748mil,610.314mil) on Top Overlay And Pad R4-2(4285mil,644.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,770.316mil)(4244.252mil,822.284mil) on Top Overlay And Pad R5-1(4285mil,804.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4325.748mil,770.316mil)(4325.748mil,822.284mil) on Top Overlay And Pad R5-1(4285mil,804.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4244.252mil,770.316mil)(4325.748mil,770.316mil) on Top Overlay And Pad R5-1(4285mil,804.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,857.716mil)(4244.252mil,909.686mil) on Top Overlay And Pad R5-2(4285mil,875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4325.748mil,857.716mil)(4325.748mil,909.686mil) on Top Overlay And Pad R5-2(4285mil,875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.252mil,909.686mil)(4325.748mil,909.686mil) on Top Overlay And Pad R5-2(4285mil,875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4474.684mil,1214.252mil)(4474.684mil,1295.748mil) on Top Overlay And Pad R6-1(4440.04mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,1214.252mil)(4474.684mil,1214.252mil) on Top Overlay And Pad R6-1(4440.04mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,1295.748mil)(4474.684mil,1295.748mil) on Top Overlay And Pad R6-1(4440.04mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,1214.252mil)(4335.314mil,1295.748mil) on Top Overlay And Pad R6-2(4369.96mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,1214.252mil)(4387.284mil,1214.252mil) on Top Overlay And Pad R6-2(4369.96mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,1295.748mil)(4387.284mil,1295.748mil) on Top Overlay And Pad R6-2(4369.96mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,615.276mil)(4399.252mil,667.244mil) on Top Overlay And Pad R7-1(4440mil,649.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,615.276mil)(4480.748mil,667.244mil) on Top Overlay And Pad R7-1(4440mil,649.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4399.252mil,615.276mil)(4480.748mil,615.276mil) on Top Overlay And Pad R7-1(4440mil,649.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,702.676mil)(4399.252mil,754.646mil) on Top Overlay And Pad R7-2(4440mil,720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,702.676mil)(4480.748mil,754.646mil) on Top Overlay And Pad R7-2(4440mil,720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,754.646mil)(4480.748mil,754.646mil) on Top Overlay And Pad R7-2(4440mil,720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4335.316mil,1109.252mil)(4335.316mil,1190.748mil) on Top Overlay And Pad R8-1(4369.96mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.316mil,1109.252mil)(4387.284mil,1109.252mil) on Top Overlay And Pad R8-1(4369.96mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.316mil,1190.748mil)(4387.284mil,1190.748mil) on Top Overlay And Pad R8-1(4369.96mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4474.686mil,1109.252mil)(4474.686mil,1190.748mil) on Top Overlay And Pad R8-2(4440.04mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,1109.252mil)(4474.686mil,1109.252mil) on Top Overlay And Pad R8-2(4440.04mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,1190.748mil)(4474.686mil,1190.748mil) on Top Overlay And Pad R8-2(4440.04mil,1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4474.684mil,524.252mil)(4474.684mil,605.748mil) on Top Overlay And Pad R9-1(4440.04mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,524.252mil)(4474.684mil,524.252mil) on Top Overlay And Pad R9-1(4440.04mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4422.716mil,605.748mil)(4474.684mil,605.748mil) on Top Overlay And Pad R9-1(4440.04mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,524.252mil)(4335.314mil,605.748mil) on Top Overlay And Pad R9-2(4369.96mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,524.252mil)(4387.284mil,524.252mil) on Top Overlay And Pad R9-2(4369.96mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4335.314mil,605.748mil)(4387.284mil,605.748mil) on Top Overlay And Pad R9-2(4369.96mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-9(4562.362mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4404.882mil,3144.134mil)(4515.118mil,3144.134mil) on Top Overlay And Pad U7-9(4562.362mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-10(4562.362mil,3215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-11(4562.362mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-12(4562.362mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-13(4562.362mil,3365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-14(4562.362mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-15(4562.362mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4515.118mil,3144.134mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-16(4562.362mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4404.882mil,3535.866mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-16(4562.362mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-8(4357.638mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4404.882mil,3144.134mil)(4515.118mil,3144.134mil) on Top Overlay And Pad U7-8(4357.638mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-7(4357.638mil,3215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-6(4357.638mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-5(4357.638mil,3315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-4(4357.638mil,3365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-3(4357.638mil,3415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-2(4357.638mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4404.882mil,3144.134mil)(4404.882mil,3535.866mil) on Top Overlay And Pad U7-1(4357.638mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4404.882mil,3535.866mil)(4515.118mil,3535.866mil) on Top Overlay And Pad U7-1(4357.638mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (132.324mil,2775.552mil)(132.324mil,2803.11mil) on Top Overlay And Pad U3-1(148.072mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (132.324mil,2775.552mil)(163.82mil,2775.552mil) on Top Overlay And Pad U3-1(148.072mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (163.82mil,2775.552mil)(163.82mil,2807.048mil) on Top Overlay And Pad U3-1(148.072mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (230.748mil,2775.552mil)(230.748mil,2807.048mil) on Top Overlay And Pad U3-2(215mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (199.252mil,2775.552mil)(230.748mil,2775.552mil) on Top Overlay And Pad U3-2(215mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (199.252mil,2775.552mil)(199.252mil,2803.11mil) on Top Overlay And Pad U3-2(215mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (266.182mil,2775.552mil)(266.182mil,2803.11mil) on Top Overlay And Pad U3-3(281.93mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (297.678mil,2775.552mil)(297.678mil,2807.048mil) on Top Overlay And Pad U3-3(281.93mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (266.182mil,2775.552mil)(297.678mil,2775.552mil) on Top Overlay And Pad U3-3(281.93mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (333.112mil,2775.552mil)(333.112mil,2803.11mil) on Top Overlay And Pad U3-4(348.86mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (364.608mil,2775.552mil)(364.608mil,2807.048mil) on Top Overlay And Pad U3-4(348.86mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (333.112mil,2775.552mil)(364.608mil,2775.552mil) on Top Overlay And Pad U3-4(348.86mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (400.04mil,2775.552mil)(400.04mil,2803.11mil) on Top Overlay And Pad U3-5(415.788mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (431.536mil,2775.552mil)(431.536mil,2807.048mil) on Top Overlay And Pad U3-5(415.788mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (400.04mil,2775.552mil)(431.536mil,2775.552mil) on Top Overlay And Pad U3-5(415.788mil,2685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (71.3mil,2807.048mil)(71.3mil,2907.44mil) on Top Overlay And Pad U3-0(281.93mil,3090.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (492.56mil,2807.048mil)(492.56mil,2907.44mil) on Top Overlay And Pad U3-0(281.93mil,3090.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (171.89mil,1360.118mil)(408.11mil,1360.118mil) on Top Overlay And Pad VR1-2(290mil,1423.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (171.89mil,1249.882mil)(408.11mil,1249.882mil) on Top Overlay And Pad VR1-3(380.552mil,1186.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (171.89mil,1249.882mil)(408.11mil,1249.882mil) on Top Overlay And Pad VR1-2(290mil,1186.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (171.89mil,1249.882mil)(408.11mil,1249.882mil) on Top Overlay And Pad VR1-1(199.448mil,1186.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1880mil,2235mil)(1880mil,2375mil) on Top Overlay And Pad key1-1(1940mil,2305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1643.78mil,2235mil)(1643.78mil,2375mil) on Top Overlay And Pad key1-2(1585mil,2305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (48.779mil,2388.15mil)(521.221mil,2388.15mil) on Top Overlay And Pad L1-1(285mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (48.779mil,1911.929mil)(521.221mil,1911.929mil) on Top Overlay And Pad L1-2(285mil,1951.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (588.779mil,2385mil)(1061.22mil,2385mil) on Top Overlay And Pad L2-1(825mil,2341.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (588.779mil,1908.78mil)(1061.22mil,1908.78mil) on Top Overlay And Pad L2-2(825mil,1948.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (1375mil,-95mil)(1375mil,440mil) on Top Overlay And Pad USB1-5(1440.197mil,344.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-5(1440.197mil,344.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (905mil,-95mil)(905mil,440mil) on Top Overlay And Pad USB1-6(839.803mil,344.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-6(839.803mil,344.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-4(1277.795mil,480.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-3(1179.37mil,480.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-2(1100.63mil,480.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (905mil,440mil)(1375mil,440mil) on Top Overlay And Pad USB1-1(1002.205mil,480.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (656.221mil,43.11mil)(656.221mil,476.181mil) on Top Overlay And Pad PJ1-1(690mil,125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (420mil,43.11mil)(420mil,476.181mil) on Top Overlay And Pad PJ1-2(390mil,205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (656.221mil,43.11mil)(656.221mil,476.181mil) on Top Overlay And Pad PJ1-3(690mil,400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4554.921mil,3744.331mil)(4569.606mil,3729.646mil) on Top Overlay And Pad USB2-1(4544.921mil,3749.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Track (4671.26mil,3904.646mil)(4671.26mil,3959.331mil) on Top Overlay And Pad USB2-0(4651.22mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4643.15mil,3731.535mil)(4643.15mil,3947.756mil) on Top Overlay And Pad USB2-0(4651.22mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4671.26mil,3729.646mil)(4671.26mil,3919.646mil) on Top Overlay And Pad USB2-0(4651.22mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Track (4285mil,3730mil)(4285mil,3830mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (4316.26mil,3899.646mil)(4316.26mil,3959.331mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4344.37mil,3731.535mil)(4344.921mil,3959.331mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4316.26mil,3729.646mil)(4316.26mil,3919.646mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Track (3785mil,3830mil)(4285mil,3830mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.624mil < 10mil) Between Text "NC SCK DIO GND V3.3" (3735mil,3860mil) on Top Overlay And Pad USB2-0(4336.26mil,3854.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.732mil < 10mil) Between Track (4415.236mil,3729.646mil)(4429.921mil,3744.331mil) on Top Overlay And Pad USB2-5(4442.559mil,3749.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Track (453.464mil,3320.472mil)(544.016mil,3320.472mil) on Top Overlay And Pad PWR1-1(630.63mil,3355.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Track (717.244mil,3320.472mil)(807.796mil,3320.472mil) on Top Overlay And Pad PWR1-1(630.63mil,3355.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (453.464mil,3320.472mil)(453.464mil,3395.276mil) on Top Overlay And Pad PWR1-3(433.78mil,3481.89mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (453.464mil,3568.504mil)(453.464mil,3895.276mil) on Top Overlay And Pad PWR1-3(433.78mil,3481.89mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (2780mil,780mil)(2810mil,760mil) on Top Overlay And Pad U2-1(2780mil,820mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (2750mil,760mil)(2780mil,780mil) on Top Overlay And Pad U2-1(2780mil,820mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1300mil,2040mil)(1300mil,2335mil) on Top Overlay And Pad C9-2(1318.898mil,2185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1350mil,2070mil)(1350mil,2305mil) on Top Overlay And Pad C9-2(1318.898mil,2185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1090mil,3355mil)(1325mil,3355mil) on Top Overlay And Pad C18-2(1205mil,3386.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1060mil,3405mil)(1355mil,3405mil) on Top Overlay And Pad C18-2(1205mil,3386.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (450mil,1340mil)(745mil,1340mil) on Top Overlay And Pad C20-2(600mil,1358.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (480mil,1390mil)(715mil,1390mil) on Top Overlay And Pad C20-2(600mil,1358.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (210mil,1525mil)(210mil,1760mil) on Top Overlay And Pad C23-2(241.102mil,1645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (260mil,1495mil)(260mil,1790mil) on Top Overlay And Pad C23-2(241.102mil,1645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (743.898mil,1525mil)(743.898mil,1760mil) on Top Overlay And Pad C29-2(775mil,1645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (793.898mil,1495mil)(793.898mil,1790mil) on Top Overlay And Pad C29-2(775mil,1645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :1652

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.072mil < 10mil) Between Text "1" (1980mil,300mil) on Top Overlay And Track (2010mil,270mil)(2010mil,470mil) on Top Overlay Silk Text to Silk Clearance [5.072mil]
   Violation between Silk To Silk Clearance Constraint: (8.411mil < 10mil) Between Text "2" (1960mil,400mil) on Top Overlay And Track (2010mil,270mil)(2010mil,470mil) on Top Overlay Silk Text to Silk Clearance [8.411mil]
   Violation between Silk To Silk Clearance Constraint: (1.733mil < 10mil) Between Text "9" (2520mil,300mil) on Top Overlay And Track (2510mil,270mil)(2510mil,470mil) on Top Overlay Silk Text to Silk Clearance [1.733mil]
   Violation between Silk To Silk Clearance Constraint: (1.733mil < 10mil) Between Text "10" (2520mil,400mil) on Top Overlay And Track (2510mil,270mil)(2510mil,470mil) on Top Overlay Silk Text to Silk Clearance [1.733mil]
   Violation between Silk To Silk Clearance Constraint: (9.312mil < 10mil) Between Text "P8" (2640mil,3520mil) on Top Overlay And Track (2519.724mil,3500.276mil)(2913.425mil,3500.276mil) on Top Overlay Silk Text to Silk Clearance [9.312mil]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 1865
Time Elapsed        : 00:00:07