

================================================================
== Vitis HLS Report for 'KB'
================================================================
* Date:           Wed Jan 19 13:55:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        KB
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4247|     4247|  14.155 us|  14.155 us|  4248|  4248|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_KB_Pipeline_VITIS_LOOP_44_1_fu_95   |KB_Pipeline_VITIS_LOOP_44_1  |     3076|     3076|  10.252 us|  10.252 us|  3076|  3076|       no|
        |grp_KB_Pipeline_VITIS_LOOP_48_2_fu_103  |KB_Pipeline_VITIS_LOOP_48_2  |     1028|     1028|   3.426 us|   3.426 us|  1028|  1028|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      10|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       30|     -|     3540|    2868|    0|
|Memory               |        0|     -|        0|       0|    2|
|Multiplexer          |        -|     -|        -|    1133|    -|
|Register             |        -|     -|      269|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       30|     0|     3809|    4011|    2|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|     0|       ~0|      ~0|   ~0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     0|       ~0|      ~0|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_KB_Pipeline_VITIS_LOOP_44_1_fu_95   |KB_Pipeline_VITIS_LOOP_44_1  |        0|   0|  1249|   259|    0|
    |grp_KB_Pipeline_VITIS_LOOP_48_2_fu_103  |KB_Pipeline_VITIS_LOOP_48_2  |        0|   0|   693|   726|    0|
    |control_s_axi_U                         |control_s_axi                |        0|   0|   183|   298|    0|
    |gmem_m_axi_U                            |gmem_m_axi                   |       30|   0|  1415|  1585|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |       30|   0|  3540|  2868|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TMP_BUF_U  |TMP_BUF_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    2|  3072|   32|     1|        98304|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                            |        0|  0|   0|    2|  3072|   32|     1|        98304|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |TMP_BUF_address0  |   14|          3|   12|         36|
    |TMP_BUF_ce0       |   14|          3|    1|          3|
    |TMP_BUF_ce1       |    9|          2|    1|          2|
    |TMP_BUF_ce2       |    9|          2|    1|          2|
    |TMP_BUF_we0       |    9|          2|    1|          2|
    |ap_NS_fsm         |  764|        145|    1|        145|
    |ap_done           |    9|          2|    1|          2|
    |gmem_ARADDR       |   14|          3|   64|        192|
    |gmem_ARBURST      |    9|          2|    2|          4|
    |gmem_ARCACHE      |    9|          2|    4|          8|
    |gmem_ARID         |    9|          2|    1|          2|
    |gmem_ARLEN        |   14|          3|   32|         96|
    |gmem_ARLOCK       |    9|          2|    2|          4|
    |gmem_ARPROT       |    9|          2|    3|          6|
    |gmem_ARQOS        |    9|          2|    4|          8|
    |gmem_ARREGION     |    9|          2|    4|          8|
    |gmem_ARSIZE       |    9|          2|    3|          6|
    |gmem_ARUSER       |    9|          2|    1|          2|
    |gmem_ARVALID      |   14|          3|    1|          3|
    |gmem_AWADDR       |   14|          3|   64|        192|
    |gmem_AWBURST      |    9|          2|    2|          4|
    |gmem_AWCACHE      |    9|          2|    4|          8|
    |gmem_AWID         |    9|          2|    1|          2|
    |gmem_AWLEN        |   14|          3|   32|         96|
    |gmem_AWLOCK       |    9|          2|    2|          4|
    |gmem_AWPROT       |    9|          2|    3|          6|
    |gmem_AWQOS        |    9|          2|    4|          8|
    |gmem_AWREGION     |    9|          2|    4|          8|
    |gmem_AWSIZE       |    9|          2|    3|          6|
    |gmem_AWUSER       |    9|          2|    1|          2|
    |gmem_AWVALID      |   14|          3|    1|          3|
    |gmem_BREADY       |   14|          3|    1|          3|
    |gmem_RREADY       |    9|          2|    1|          2|
    |gmem_WVALID       |    9|          2|    1|          2|
    |gmem_blk_n_AR     |    9|          2|    1|          2|
    |gmem_blk_n_AW     |    9|          2|    1|          2|
    |gmem_blk_n_B      |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             | 1133|        226|  266|        883|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+-----+----+-----+-----------+
    |                         Name                        |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                            |  144|   0|  144|          0|
    |ap_done_reg                                          |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                |    1|   0|    1|          0|
    |ap_rst_n_inv                                         |    1|   0|    1|          0|
    |ap_rst_reg_1                                         |    1|   0|    1|          0|
    |ap_rst_reg_2                                         |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                |    1|   0|    1|          0|
    |grp_KB_Pipeline_VITIS_LOOP_44_1_fu_95_ap_start_reg   |    1|   0|    1|          0|
    |grp_KB_Pipeline_VITIS_LOOP_48_2_fu_103_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln1_reg_157                                    |   58|   0|   58|          0|
    |trunc_ln_reg_151                                     |   58|   0|   58|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |Total                                                |  269|   0|  269|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|            KB|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|            KB|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|            KB|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|            KB|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|            KB|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|            KB|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|            KB|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

